(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "FIC")
 (DATE "Thu Aug 27 10:01:54 2015")
 (VENDOR "MICROSEMI")
 (PROGRAM "Microsemi Libero Software, Copyright (C) 1989-2013 Microsemi Corp.")
 (VERSION "v11.5 SP311.5.3.10")
 (DIVIDER /)
 (VOLTAGE 1.26:1.20:1.14)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:85)
 (TIMESCALE 100ps)

//SDF Writer Software Tag: 1.0
//Data source: Production

 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.44:0.48:0.56))
     (PORT B (3.03:3.34:3.81) (2.86:3.15:3.62))
     (PORT C (7.91:8.72:9.96) (7.51:8.29:9.51))
     (PORT D (8.01:8.82:10.08) (7.50:8.28:9.51))
     (IOPATH A Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_30_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:7.87:8.99) (6.67:7.37:8.45))
     (PORT B (3.68:4.05:4.63) (3.46:3.82:4.38))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.52:14.89:17.01) (12.66:13.97:16.03))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (8.84:9.75:11.13) (8.36:9.24:10.60))
     (PORT ALn (10.02:11.05:12.61) (9.46:10.45:11.99))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.13:15.57:17.78) (13.25:14.63:16.79))
     (PORT CLK (3.70:4.07:4.65) (3.43:3.79:4.35))
     (PORT EN (12.82:14.12:16.13) (12.07:13.32:15.29))
     (PORT ALn (8.56:9.43:10.77) (8.10:8.94:10.26))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.INTR_reg_373_0_o2_0_0\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.74:3.02:3.45) (2.65:2.93:3.36))
     (PORT B (0.51:0.56:0.64) (0.49:0.54:0.62))
     (PORT C (2.77:3.06:3.49) (2.63:2.90:3.33))
     (PORT D (5.69:6.27:7.16) (5.36:5.92:6.79))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.79:5.28:6.03) (4.49:4.96:5.69))
     (PORT B (2.67:2.95:3.36) (2.55:2.81:3.23))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.95:9.08) (6.70:7.39:8.48))
     (PORT B (1.84:2.03:2.32) (1.77:1.95:2.24))
     (PORT C (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT D (6.13:6.76:7.72) (5.62:6.21:7.12))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.60:19.40:22.15) (16.43:18.14:20.81))
     (PORT CLK (3.73:4.11:4.70) (3.47:3.83:4.39))
     (PORT EN (7.47:8.23:9.40) (7.10:7.84:9.00))
     (PORT ALn (5.65:6.22:7.11) (5.35:5.90:6.77))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.91:16.43:18.77) (13.83:15.27:17.52))
     (PORT CLK (3.70:4.08:4.66) (3.42:3.78:4.34))
     (PORT EN (10.61:11.69:13.35) (10.03:11.08:12.71))
     (PORT ALn (5.64:6.22:7.10) (5.38:5.94:6.82))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_RAS_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_238_rs_RNIQOHL)
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:2.94:3.36) (2.52:2.79:3.20))
     (PORT B (3.79:4.17:4.77) (3.56:3.93:4.51))
     (PORT C (2.85:3.14:3.58) (2.68:2.96:3.40))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_131_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.11:11.14:12.72) (9.55:10.54:12.09))
     (PORT ALn (5.74:6.33:7.22) (5.46:6.02:6.91))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_9_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.52:8.28:9.46) (6.97:7.69:8.83))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.41))
     (PORT EN (7.54:8.31:9.49) (7.14:7.88:9.04))
     (PORT ALn (3.67:4.04:4.61) (3.72:4.11:4.71))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.GPOUT_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.80:9.70:11.07) (8.25:9.11:10.45))
     (PORT CLK (3.75:4.14:4.73) (3.48:3.84:4.41))
     (PORT EN (7.60:8.38:9.57) (7.19:7.94:9.11))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.88:2.07:2.38))
     (PORT B (7.40:8.15:9.31) (6.97:7.69:8.83))
     (PORT C (18.04:19.88:22.70) (16.77:18.51:21.24))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_6)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:7.34:8.39) (6.31:6.97:8.00))
     (PORT B (0.79:0.87:1.00) (0.79:0.87:1.00))
     (PORT C (5.02:5.53:6.32) (4.71:5.20:5.97))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_12_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.17:4.59:5.24) (3.90:4.30:4.94))
     (PORT B (1.90:2.09:2.39) (1.80:1.99:2.28))
     (PORT C (6.03:6.65:7.59) (5.66:6.25:7.18))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_36)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.17:20.03:22.87) (17.08:18.86:21.64))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT EN (5.80:6.39:7.30) (5.52:6.10:7.00))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.66))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_152)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.54:6.10:6.97) (5.16:5.69:6.53))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (8.02:8.84:10.10) (7.50:8.28:9.50))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.64:19.44:22.20) (16.43:18.14:20.82))
     (PORT CLK (3.61:3.98:4.54) (3.35:3.70:4.25))
     (PORT EN (7.38:8.14:9.29) (7.00:7.73:8.87))
     (PORT ALn (4.28:4.72:5.39) (4.07:4.49:5.16))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (7.46:8.22:9.38) (6.98:7.70:8.84))
     (PORT B (11.07:12.20:13.94) (10.31:11.39:13.07))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.40:11.46:13.09) (9.75:10.76:12.35))
     (PORT CLK (3.85:4.25:4.85) (3.56:3.93:4.51))
     (PORT EN (6.14:6.76:7.72) (5.82:6.42:7.37))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_132_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.82:10.82:12.36) (9.28:10.25:11.76))
     (PORT ALn (8.93:9.84:11.24) (8.47:9.35:10.73))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.91:21.94:25.05) (18.46:20.38:23.38))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.86:4.42))
     (PORT EN (9.75:10.74:12.27) (9.22:10.18:11.68))
     (PORT ALn (5.68:6.26:7.15) (5.38:5.94:6.81))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.edge_both_RNO\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.98:4.38:5.01) (3.74:4.13:4.73))
     (PORT B (9.30:10.25:11.71) (8.80:9.71:11.15))
     (PORT C (3.88:4.28:4.89) (3.65:4.03:4.62))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/rd_enable_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (7.29:8.03:9.18) (6.95:7.67:8.80))
     (PORT B (3.01:3.31:3.78) (2.88:3.18:3.65))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_109)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_105)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_147)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.45) (1.84:2.03:2.33))
     (PORT B (5.96:6.57:7.50) (5.59:6.18:7.09))
     (PORT C (12.04:13.27:15.15) (11.11:12.27:14.08))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_100)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.33:2.67) (1.97:2.18:2.50))
     (PORT B (5.74:6.33:7.23) (5.42:5.99:6.87))
     (PORT C (12.40:13.67:15.61) (11.45:12.64:14.51))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[4\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.61:31.49:37.63) (15.56:26.47:32.10))
     (IOPATH OIN_VDD PAD_P (13.22:14.64:17.49) (13.53:15.03:18.22))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[4\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.52:8.47:10.35) (7.71:8.67:10.52))
     (IOPATH OIN_P OIN_VDD (6.00:6.76:8.25) (6.44:7.25:8.80))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.32:19.09:21.80) (16.18:17.87:20.50))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (5.78:6.37:7.27) (5.51:6.08:6.98))
     (PORT ALn (3.83:4.22:4.82) (3.56:3.93:4.51))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.69:12.89:14.72) (10.95:12.09:13.87))
     (PORT CLK (4.00:4.41:5.04) (3.71:4.09:4.70))
     (PORT EN (10.56:11.64:13.29) (9.98:11.02:12.64))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_120)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_245)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.87:2.06:2.37))
     (PORT B (8.98:9.90:11.30) (8.40:9.28:10.64))
     (PORT C (23.50:25.90:29.57) (21.95:24.24:27.81))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_226)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_11_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.18:2.49) (1.85:2.04:2.35))
     (PORT B (9.40:10.36:11.84) (8.82:9.74:11.18))
     (PORT C (7.54:8.31:9.49) (6.99:7.72:8.86))
     (PORT D (7.04:7.75:8.86) (6.60:7.29:8.36))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.edge_pos\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.48:2.73:3.12) (2.32:2.56:2.93))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.02:4.62))
     (PORT EN (4.24:4.67:5.33) (4.06:4.48:5.14))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_11)
 (DELAY
  (ABSOLUTE
     (PORT A (6.98:7.69:8.79) (6.57:7.26:8.33))
     (PORT B (4.36:4.80:5.48) (4.08:4.51:5.17))
     (PORT C (1.98:2.18:2.49) (1.86:2.05:2.36))
     (PORT D (0.75:0.83:0.95) (0.75:0.83:0.95))
     (IOPATH A Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_51)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_251)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.22:2.54) (1.90:2.09:2.40))
     (PORT B (7.41:8.16:9.32) (7.07:7.80:8.95))
     (PORT C (14.20:15.65:17.87) (13.21:14.58:16.73))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.22:11.26:12.86) (9.61:10.61:12.17))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (PORT EN (5.89:6.49:7.41) (5.63:6.22:7.13))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_90)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:9.74:11.12) (8.27:9.13:10.48))
     (PORT CLK (3.87:4.27:4.87) (3.60:3.97:4.56))
     (PORT EN (7.22:7.95:9.08) (6.85:7.56:8.68))
     (PORT ALn (3.92:4.32:4.94) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.17:10.10:11.54) (8.54:9.43:10.82))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.03:4.63))
     (PORT EN (5.83:6.43:7.34) (5.51:6.09:6.99))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIQB2N\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.55:3.92:4.47) (3.31:3.65:4.19))
     (PORT B (2.51:2.77:3.16) (2.42:2.68:3.07))
     (PORT C (3.56:3.93:4.48) (3.32:3.67:4.21))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_76)
 (DELAY
  (ABSOLUTE
     (PORT A (3.83:4.22:4.82) (3.57:3.94:4.52))
     (PORT B (4.48:4.94:5.64) (4.21:4.65:5.33))
     (PORT C (17.09:18.83:21.51) (15.95:17.61:20.21))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_105)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.82:2.01:2.30))
     (PORT B (7.14:7.87:8.99) (6.67:7.37:8.45))
     (PORT C (16.72:18.43:21.05) (15.55:17.17:19.70))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_10_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (5.74:6.33:7.22) (5.40:5.96:6.84))
     (PORT B (3.11:3.43:3.92) (3.01:3.32:3.81))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.41:9.27:10.59) (7.91:8.73:10.02))
     (PORT B (7.55:8.33:9.51) (7.15:7.89:9.06))
     (PORT C (4.42:4.87:5.56) (4.15:4.58:5.25))
     (PORT D (5.08:5.60:6.39) (4.76:5.26:6.03))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.54:10.51:12.00) (8.97:9.90:11.36))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (5.75:6.33:7.23) (5.46:6.03:6.92))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]2_0_a4_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.80:8.91) (6.66:7.35:8.43))
     (PORT B (7.48:8.25:9.42) (7.07:7.81:8.96))
     (PORT C (6.80:7.49:8.56) (6.41:7.08:8.12))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (3.60:3.97:4.54) (3.34:3.69:4.24))
     (PORT C (8.32:9.17:10.47) (7.87:8.69:9.97))
     (PORT D (8.14:8.97:10.24) (7.63:8.43:9.67))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_164)
 (DELAY
  (ABSOLUTE
     (PORT A (1.88:2.07:2.37) (1.78:1.96:2.25))
     (PORT B (5.14:5.67:6.47) (4.83:5.33:6.12))
     (PORT C (14.56:16.04:18.32) (13.56:14.97:17.18))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[1\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (5.71:6.30:7.19) (5.35:5.91:6.78))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (5.79:6.38:7.29) (5.53:6.11:7.01))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.79:5.28:6.03) (4.49:4.96:5.69))
     (PORT B (2.64:2.91:3.33) (2.53:2.79:3.20))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_121_set)
 (DELAY
  (ABSOLUTE
     (PORT D (10.94:12.06:13.77) (10.16:11.21:12.87))
     (PORT CLK (3.67:4.04:4.62) (3.41:3.77:4.32))
     (PORT EN (8.89:9.79:11.18) (8.43:9.31:10.69))
     (PORT ALn (3.67:4.04:4.62) (3.71:4.10:4.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_7)
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.46:0.52) (0.41:0.45:0.51))
     (PORT B (4.52:4.98:5.69) (4.18:4.62:5.30))
     (PORT C (4.34:4.79:5.47) (4.06:4.48:5.14))
     (PORT D (0.74:0.82:0.94) (0.74:0.82:0.94))
     (IOPATH A Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (5.31:5.85:6.68) (4.96:5.47:6.28))
     (PORT B (0.67:0.74:0.85) (0.68:0.75:0.86))
     (PORT C (6.10:6.73:7.68) (5.66:6.25:7.17))
     (PORT D (1.89:2.08:2.38) (1.76:1.94:2.23))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (2.82:3.11:3.55) (3.07:3.39:3.89))
     (IOPATH D Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreAPB3_0\/iPSELS\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.79:0.87:1.00) (0.79:0.87:1.00))
     (PORT B (6.66:7.34:8.39) (6.31:6.97:8.00))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.07:9.99:11.41) (8.46:9.34:10.72))
     (PORT B (10.14:11.17:12.76) (9.50:10.49:12.04))
     (PORT C (7.27:8.01:9.15) (6.75:7.46:8.56))
     (PORT D (5.33:5.87:6.70) (4.97:5.49:6.30))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_21)
 (DELAY
  (ABSOLUTE
     (PORT A (5.49:6.05:6.91) (5.13:5.66:6.50))
     (PORT B (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT D (5.86:6.46:7.37) (5.43:5.99:6.88))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.edge_both\[23\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.50))
     (PORT EN (8.58:9.46:10.80) (8.15:9.00:10.32))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_87)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_268)
 (DELAY
  (ABSOLUTE
     (PORT B (3.15:3.47:3.96) (2.84:3.14:3.60))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_10)
 (DELAY
  (ABSOLUTE
     (PORT B (9.18:10.11:11.55) (8.55:9.44:10.83))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.INTR_reg_126_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.44:0.48:0.55))
     (PORT B (6.29:6.93:7.92) (5.91:6.52:7.48))
     (PORT C (9.98:11.00:12.56) (9.42:10.40:11.93))
     (PORT D (6.54:7.20:8.23) (6.11:6.75:7.74))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.19:7.92:9.04) (6.70:7.40:8.49))
     (PORT B (5.67:6.25:7.14) (5.33:5.89:6.76))
     (PORT C (6.94:7.65:8.73) (6.54:7.22:8.28))
     (PORT D (5.46:6.01:6.87) (5.09:5.62:6.45))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.54:3.90:4.45) (3.29:3.64:4.17))
     (PORT B (5.79:6.38:7.29) (5.42:5.98:6.86))
     (PORT C (6.07:6.69:7.64) (5.64:6.23:7.14))
     (PORT D (6.08:6.70:7.65) (5.64:6.23:7.15))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_246)
 (DELAY
  (ABSOLUTE
     (PORT A (3.53:3.89:4.44) (3.28:3.63:4.16))
     (PORT B (4.58:5.05:5.76) (4.29:4.74:5.43))
     (PORT C (22.58:24.89:28.42) (21.13:23.33:26.76))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_8\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.68:6.26:7.15) (5.29:5.84:6.70))
     (PORT B (4.26:4.70:5.36) (4.02:4.44:5.10))
     (PORT C (6.32:6.97:7.96) (5.89:6.50:7.46))
     (PORT D (5.37:5.92:6.76) (5.00:5.52:6.33))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_238)
 (DELAY
  (ABSOLUTE
     (PORT A (1.99:2.20:2.51) (1.86:2.05:2.36))
     (PORT B (5.81:6.41:7.32) (5.43:6.00:6.88))
     (PORT C (22.37:24.65:28.15) (20.92:23.10:26.50))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1)
 (DELAY
  (ABSOLUTE
     (PORT An (2.28:2.51:2.87) (2.18:2.41:2.76))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.82:2.00:2.29) (1.71:1.89:2.17))
     (PORT B (2.81:3.09:3.53) (2.64:2.91:3.34))
     (PORT C (4.39:4.84:5.53) (4.10:4.52:5.19))
     (PORT D (5.49:6.05:6.90) (5.11:5.64:6.47))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_11__2_i_a2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.97:14.29:16.32) (12.12:13.38:15.36))
     (PORT B (12.35:13.61:15.54) (11.48:12.67:14.54))
     (PORT C (11.24:12.39:14.15) (10.54:11.64:13.35))
     (PORT D (10.81:11.92:13.61) (10.13:11.18:12.83))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_121)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_34_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.79:10.79:12.32) (9.07:10.01:11.49))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (8.75:9.64:11.01) (8.27:9.13:10.47))
     (PORT ALn (9.97:10.99:12.55) (10.41:11.50:13.19))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.31:8.06:9.20) (6.78:7.49:8.59))
     (PORT B (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT C (3.25:3.59:4.10) (3.11:3.43:3.94))
     (PORT D (7.61:8.39:9.58) (7.05:7.79:8.93))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_191_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.68:10.67:12.18) (9.15:10.10:11.59))
     (PORT ALn (11.48:12.66:14.45) (10.85:11.98:13.75))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_neg_51_iv_i_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.52:5.16) (3.85:4.25:4.88))
     (PORT B (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (11.71:12.91:14.74) (11.07:12.22:14.02))
     (PORT D (1.94:2.13:2.44) (1.82:2.01:2.31))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[1\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_219_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.28:4.72:5.39) (4.08:4.50:5.16))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.97:9.88:11.29) (8.38:9.26:10.62))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (4.29:4.73:5.40) (4.09:4.52:5.19))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.GPOUT_reg\[27\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.41:8.17:9.33) (6.96:7.69:8.82))
     (PORT CLK (3.88:4.27:4.88) (3.60:3.97:4.55))
     (PORT EN (6.10:6.72:7.68) (5.81:6.41:7.36))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.12:7.84:8.96) (6.66:7.35:8.43))
     (PORT CLK (3.93:4.34:4.95) (3.64:4.02:4.62))
     (PORT EN (5.80:6.39:7.29) (5.55:6.13:7.03))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_62)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_16_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.85:14.17:16.18) (11.95:13.19:15.14))
     (PORT CLK (3.81:4.20:4.80) (3.54:3.91:4.49))
     (PORT EN (13.40:14.76:16.86) (12.64:13.96:16.01))
     (PORT ALn (9.47:10.44:11.92) (9.86:10.89:12.49))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_192_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.01:11.03:12.59) (9.46:10.44:11.98))
     (PORT ALn (5.73:6.32:7.22) (5.45:6.02:6.91))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_99)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.INTR_reg_386_0_o2_0_0\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.44:0.49:0.56))
     (PORT B (2.75:3.03:3.46) (2.64:2.91:3.34))
     (PORT C (3.09:3.41:3.89) (2.96:3.27:3.75))
     (PORT D (3.98:4.39:5.01) (3.74:4.13:4.74))
     (IOPATH A Y (2.92:3.46:3.95) (3.13:3.62:4.16))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_214)
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.02:4.59) (3.40:3.75:4.30))
     (PORT B (6.72:7.40:8.46) (6.27:6.93:7.95))
     (PORT C (19.88:21.91:25.02) (18.63:20.57:23.60))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[6\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_89_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.14:6.77:7.73) (5.69:6.28:7.21))
     (PORT CLK (3.73:4.11:4.69) (3.47:3.83:4.39))
     (PORT EN (11.05:12.18:13.91) (10.42:11.51:13.21))
     (PORT ALn (3.67:4.04:4.62) (3.72:4.11:4.72))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.INTR_reg_269_0_o2_0_0\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.44:6.00:6.85) (5.10:5.63:6.46))
     (PORT B (7.21:7.94:9.07) (6.82:7.53:8.64))
     (PORT C (5.52:6.08:6.95) (5.15:5.68:6.52))
     (PORT D (5.14:5.66:6.47) (4.83:5.33:6.11))
     (IOPATH A Y (2.82:3.41:3.89) (3.07:3.57:4.10))
     (IOPATH B Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH C Y (1.57:2.11:2.41) (1.56:2.04:2.34))
     (IOPATH D Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.edge_both\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.55:0.60:0.69) (0.53:0.59:0.67))
     (PORT CLK (3.84:4.23:4.83) (3.57:3.94:4.53))
     (PORT EN (4.26:4.69:5.36) (4.08:4.51:5.17))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_71)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.21:2.53) (1.88:2.07:2.38))
     (PORT B (7.49:8.26:9.43) (6.99:7.72:8.86))
     (PORT C (12.19:13.44:15.35) (11.40:12.59:14.45))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_neg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.80:4.19:4.79) (3.53:3.90:4.47))
     (PORT EN (4.30:4.73:5.41) (4.10:4.52:5.19))
     (PORT ALn (3.90:4.30:4.91) (3.63:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.40:11.46:13.09) (9.74:10.76:12.34))
     (PORT CLK (3.85:4.25:4.85) (3.56:3.93:4.51))
     (PORT EN (11.46:12.63:14.43) (10.84:11.97:13.73))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_75_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.47:10.44:11.92) (8.77:9.68:11.11))
     (PORT CLK (3.70:4.08:4.66) (3.43:3.79:4.34))
     (PORT EN (6.09:6.71:7.67) (5.74:6.33:7.27))
     (PORT ALn (7.84:8.64:9.87) (8.12:8.96:10.29))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_12__2_i_a2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.93:15.36:17.54) (12.98:14.33:16.44))
     (PORT B (14.84:16.35:18.68) (13.80:15.23:17.48))
     (PORT C (12.87:14.19:16.20) (12.07:13.33:15.30))
     (PORT D (13.44:14.82:16.92) (12.47:13.77:15.80))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DM_RDQS_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.19:11.23:12.83) (9.55:10.55:12.10))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (5.87:6.47:7.39) (5.59:6.18:7.09))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_7\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.30:7.20) (5.31:5.86:6.73))
     (PORT B (5.84:6.44:7.36) (5.47:6.04:6.93))
     (PORT C (6.29:6.93:7.92) (5.92:6.53:7.49))
     (PORT D (8.41:9.27:10.59) (7.89:8.71:9.99))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_119_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.49:10.46:11.95) (8.83:9.75:11.18))
     (PORT CLK (3.77:4.16:4.75) (3.49:3.85:4.42))
     (PORT EN (7.62:8.40:9.59) (7.18:7.93:9.09))
     (PORT ALn (3.70:4.08:4.66) (3.76:4.15:4.76))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.58:20.48:23.39) (17.22:19.01:21.81))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (8.20:9.04:10.33) (7.68:8.48:9.73))
     (PORT ALn (4.10:4.52:5.17) (3.93:4.34:4.98))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_114)
 (DELAY
  (ABSOLUTE
     (PORT A (5.14:5.66:6.47) (4.80:5.30:6.08))
     (PORT B (8.98:9.90:11.30) (8.40:9.28:10.64))
     (PORT C (23.50:25.90:29.57) (21.95:24.24:27.81))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:9.79:11.18) (8.33:9.20:10.56))
     (PORT B (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT C (2.97:3.28:3.74) (2.79:3.08:3.54))
     (PORT D (6.65:7.33:8.37) (6.24:6.89:7.90))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_22_i_0_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.38:4.83:5.52) (4.08:4.51:5.17))
     (PORT B (3.74:4.12:4.71) (3.52:3.88:4.46))
     (PORT C (7.46:8.22:9.38) (6.99:7.72:8.86))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.edge_both\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.58:0.64:0.74))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.49))
     (PORT EN (7.59:8.36:9.55) (7.19:7.94:9.11))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.edge_both\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.79:4.18:4.78) (3.51:3.88:4.45))
     (PORT EN (5.64:6.21:7.09) (5.40:5.96:6.84))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.57:9.45:10.79) (8.07:8.91:10.23))
     (PORT CLK (3.92:4.32:4.94) (3.64:4.02:4.61))
     (PORT EN (10.84:11.94:13.64) (10.23:11.29:12.96))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_127)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.11:2.41) (1.81:1.99:2.29))
     (PORT B (6.02:6.64:7.58) (5.63:6.22:7.14))
     (PORT C (16.51:18.19:20.77) (15.34:16.94:19.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_225)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.18:2.49) (1.83:2.02:2.32))
     (PORT B (7.41:8.16:9.32) (6.93:7.65:8.78))
     (PORT C (10.79:11.89:13.58) (10.05:11.10:12.74))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_26)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_224)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.57:19.36:22.11) (16.38:18.08:20.75))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (4.37:4.82:5.50) (4.18:4.62:5.30))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.37:21.34:24.37) (17.88:19.74:22.65))
     (PORT CLK (3.70:4.08:4.66) (3.43:3.79:4.34))
     (PORT EN (8.02:8.84:10.09) (7.59:8.38:9.62))
     (PORT ALn (8.49:9.35:10.68) (8.05:8.89:10.20))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.15:17.80:20.33) (15.09:16.66:19.12))
     (PORT CLK (3.74:4.12:4.71) (3.46:3.82:4.39))
     (PORT EN (8.64:9.52:10.88) (8.17:9.03:10.36))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.84:18.56:21.20) (15.84:17.49:20.07))
     (PORT CLK (3.92:4.32:4.94) (3.64:4.02:4.61))
     (PORT EN (5.78:6.37:7.27) (5.50:6.07:6.97))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB")
 (INSTANCE FCCC_0\/GL1_INST)
 (DELAY
  (ABSOLUTE
     (PORT An (1.91:2.11:2.41) (1.91:2.11:2.42))
     (IOPATH An YNn (1.38:1.52:1.73) (1.30:1.44:1.65))
     (IOPATH An YSn (1.38:1.52:1.73) (1.31:1.44:1.66))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (1.81:1.81:1.81))
     (WIDTH (negedge An) (1.46:1.46:1.46))
     (SETUP (posedge ENn) (posedge An) (1.45:1.59:1.82))
     (SETUP (negedge ENn) (posedge An) (0:0:0))
     (HOLD (posedge ENn) (posedge An) (0.04:0.05:0.05))
     (HOLD (negedge ENn) (posedge An) (0.40:0.45:0.51))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/iPSELS\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.30:8.04:9.19) (6.90:7.62:8.74))
     (PORT B (6.14:6.76:7.72) (5.77:6.37:7.31))
     (PORT C (6.36:7.01:8.01) (6.04:6.67:7.65))
     (PORT D (1.87:2.06:2.35) (1.76:1.95:2.23))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_9)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_45_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.43:7.08:8.09) (5.91:6.53:7.49))
     (PORT CLK (3.70:4.08:4.66) (3.43:3.79:4.35))
     (PORT EN (7.30:8.04:9.19) (6.93:7.65:8.78))
     (PORT ALn (10.00:11.02:12.59) (10.43:11.52:13.21))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.34:14.70:16.79) (12.39:13.68:15.70))
     (PORT CLK (3.66:4.04:4.61) (3.39:3.74:4.30))
     (PORT EN (7.61:8.39:9.58) (7.21:7.96:9.13))
     (PORT ALn (7.03:7.75:8.85) (6.67:7.36:8.45))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_262)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.56:17.14:19.58) (14.47:15.98:18.33))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (8.79:9.68:11.06) (8.35:9.22:10.58))
     (PORT ALn (8.56:9.44:10.78) (8.10:8.94:10.26))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_64)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_5__2_i_0_0_a2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.20:16.75:19.13) (14.20:15.68:17.99))
     (PORT B (14.89:16.41:18.74) (13.89:15.33:17.59))
     (PORT C (14.11:15.55:17.76) (13.24:14.61:16.77))
     (PORT D (14.04:15.48:17.67) (13.17:14.54:16.69))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_4\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.80:1.98:2.28))
     (PORT B (5.96:6.56:7.50) (5.58:6.16:7.07))
     (PORT C (4.24:4.68:5.34) (3.97:4.39:5.04))
     (PORT D (4.65:5.12:5.85) (4.35:4.80:5.51))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.17) (5.31:5.86:6.72))
     (PORT B (11.23:12.37:14.13) (10.46:11.55:13.25))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__RNISIGN\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.48:3.83:4.38) (3.26:3.60:4.13))
     (PORT C (3.55:3.91:4.46) (3.36:3.71:4.25))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.73:21.75:24.84) (18.32:20.22:23.21))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (7.32:8.06:9.21) (6.95:7.67:8.80))
     (PORT ALn (7.23:7.96:9.10) (6.83:7.54:8.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_226)
 (DELAY
  (ABSOLUTE
     (PORT A (3.72:4.10:4.69) (3.46:3.82:4.38))
     (PORT B (2.14:2.36:2.69) (2.03:2.24:2.57))
     (PORT C (16.18:17.83:20.36) (15.07:16.64:19.09))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_INT\.un34_intr_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:2.96:3.38) (2.60:2.87:3.30))
     (PORT B (5.17:5.70:6.51) (4.81:5.31:6.09))
     (PORT C (3.50:3.85:4.40) (3.41:3.76:4.32))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.83:9.73:11.11) (8.26:9.12:10.46))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (4.40:4.85:5.53) (4.21:4.65:5.33))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.45:0.50:0.57))
     (PORT B (2.69:2.96:3.38) (2.55:2.82:3.23))
     (PORT C (7.88:8.68:9.92) (7.49:8.28:9.49))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.77))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.05:2.26:2.58) (1.91:2.11:2.42))
     (PORT B (6.35:7.00:7.99) (5.91:6.53:7.49))
     (PORT C (8.97:9.88:11.28) (8.38:9.25:10.62))
     (PORT D (6.99:7.71:8.80) (6.56:7.24:8.31))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_167)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.67:6.25:7.13) (5.31:5.87:6.73))
     (PORT B (2.63:2.90:3.31) (2.51:2.77:3.18))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_21_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.26:8.00:9.13) (6.80:7.50:8.61))
     (PORT B (2.89:3.18:3.64) (2.73:3.01:3.46))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.INTR_reg_334_0_o2_1_0\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.84:4.23:4.83) (3.60:3.97:4.56))
     (PORT B (3.60:3.97:4.53) (3.37:3.73:4.27))
     (PORT C (5.02:5.54:6.32) (4.75:5.25:6.02))
     (PORT D (4.51:4.97:5.68) (4.20:4.64:5.32))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (9.60:10.58:12.08) (9.00:9.93:11.40))
     (PORT B (10.40:11.46:13.09) (9.72:10.74:12.32))
     (PORT C (7.49:8.26:9.43) (6.99:7.72:8.86))
     (PORT D (5.19:5.72:6.53) (4.86:5.37:6.16))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_40_set_RNIQICR)
 (DELAY
  (ABSOLUTE
     (PORT A (3.55:3.91:4.47) (3.33:3.68:4.22))
     (PORT B (2.84:3.13:3.58) (2.67:2.95:3.39))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:4.69:5.36) (4.02:4.44:5.10))
     (PORT B (12.41:13.67:15.61) (11.54:12.74:14.62))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.28:14.63:16.71) (12.53:13.84:15.88))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (5.76:6.35:7.25) (5.51:6.08:6.98))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.52:11.59:13.23) (9.84:10.87:12.47))
     (PORT CLK (3.92:4.32:4.93) (3.64:4.02:4.61))
     (PORT EN (8.65:9.53:10.88) (8.19:9.04:10.37))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[5\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_47_set_RNIO6TL)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.43:2.68:3.08))
     (PORT B (4.29:4.72:5.40) (4.02:4.44:5.09))
     (PORT C (3.50:3.86:4.41) (3.28:3.62:4.15))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_61)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.61:22.72:25.94) (19.21:21.21:24.34))
     (PORT CLK (3.71:4.08:4.66) (3.44:3.80:4.35))
     (PORT EN (6.08:6.70:7.66) (5.80:6.40:7.34))
     (PORT ALn (5.61:6.18:7.06) (5.36:5.92:6.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_160_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.15:4.57:5.22) (3.93:4.34:4.98))
     (PORT ALn (4.22:4.65:5.31) (4.00:4.42:5.07))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_8\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.95:4.52) (3.35:3.70:4.24))
     (PORT B (4.60:5.07:5.79) (4.30:4.75:5.45))
     (PORT C (6.16:6.79:7.75) (5.74:6.33:7.27))
     (PORT D (5.69:6.27:7.16) (5.28:5.83:6.69))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (3.09:3.41:3.89) (3.23:3.57:4.10))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_4_set_RNI519S)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.05:4.63) (3.46:3.82:4.38))
     (PORT B (2.57:2.83:3.23) (2.44:2.69:3.09))
     (PORT C (2.49:2.74:3.13) (2.43:2.68:3.07))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIJLTN\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.13:3.58) (2.67:2.95:3.39))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (2.59:2.85:3.26) (2.45:2.71:3.11))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_66)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.18:2.49) (1.83:2.02:2.32))
     (PORT B (7.41:8.16:9.32) (6.93:7.65:8.78))
     (PORT C (10.79:11.89:13.58) (10.05:11.10:12.74))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_3_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.INTR_reg_386_0\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (6.58:7.25:8.28) (6.17:6.81:7.81))
     (PORT C (6.84:7.54:8.61) (6.46:7.13:8.18))
     (PORT D (6.10:6.72:7.67) (5.72:6.32:7.25))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH D Y (0.59:0.86:0.98) (0.66:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.69:6.50) (4.82:5.32:6.11))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (10.96:12.08:13.79) (10.29:11.37:13.04))
     (PORT D (5.09:5.61:6.40) (4.78:5.28:6.06))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_136)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_88)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_79)
 (DELAY
  (ABSOLUTE
     (PORT A (2.04:2.25:2.57) (1.90:2.10:2.41))
     (PORT B (4.77:5.26:6.01) (4.45:4.92:5.64))
     (PORT C (15.48:17.06:19.49) (14.31:15.80:18.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.edge_both\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.94:4.52))
     (PORT EN (4.21:4.64:5.29) (4.03:4.45:5.11))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.INTR_reg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.55:0.60:0.69) (0.53:0.59:0.67))
     (PORT CLK (3.84:4.23:4.83) (3.58:3.95:4.53))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.22:11.26:12.86) (9.60:10.60:12.17))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.50))
     (PORT EN (5.88:6.48:7.40) (5.59:6.18:7.09))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.07:9.99:11.41) (8.46:9.34:10.72))
     (PORT B (10.14:11.17:12.76) (9.50:10.49:12.04))
     (PORT C (3.64:4.01:4.58) (3.42:3.78:4.33))
     (PORT D (5.38:5.93:6.77) (5.07:5.60:6.42))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_26)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.84:2.03:2.33))
     (PORT B (7.61:8.38:9.57) (7.14:7.88:9.04))
     (PORT C (18.16:20.01:22.85) (16.87:18.63:21.37))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.edge_both_RNO\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.03:4.60) (3.41:3.77:4.32))
     (PORT B (6.35:7.00:7.99) (6.04:6.67:7.66))
     (PORT C (2.62:2.88:3.29) (2.48:2.74:3.15))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_84)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.13:2.44) (1.83:2.02:2.32))
     (PORT B (7.63:8.40:9.60) (7.13:7.88:9.04))
     (PORT C (12.55:13.83:15.80) (11.68:12.90:14.80))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.GPOUT_reg\[20\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.01:8.82:10.08) (7.56:8.35:9.58))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.55))
     (PORT EN (8.08:8.91:10.17) (7.62:8.41:9.65))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_73)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_194)
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.00:4.57) (3.37:3.73:4.28))
     (PORT B (8.51:9.38:10.71) (7.98:8.82:10.11))
     (PORT C (14.92:16.44:18.78) (13.88:15.32:17.58))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_211_rs_RNI25BI)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (4.31:4.75:5.43) (4.04:4.46:5.12))
     (PORT C (3.57:3.94:4.49) (3.32:3.67:4.21))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.GPOUT_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:7.15:8.17) (6.15:6.79:7.79))
     (PORT CLK (3.88:4.28:4.89) (3.60:3.97:4.56))
     (PORT EN (9.10:10.03:11.46) (8.63:9.52:10.93))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.58:3.95:4.51) (3.36:3.71:4.26))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (8.14:8.97:10.24) (7.63:8.42:9.67))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_159_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.03:11.05:12.62) (9.49:10.48:12.02))
     (PORT ALn (5.64:6.22:7.10) (5.38:5.94:6.82))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.82:16.33:18.65) (13.86:15.31:17.56))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (5.87:6.47:7.39) (5.59:6.18:7.09))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.45:20.33:23.21) (17.10:18.89:21.67))
     (PORT CLK (3.79:4.17:4.77) (3.51:3.88:4.45))
     (PORT EN (7.92:8.73:9.97) (7.49:8.27:9.49))
     (PORT ALn (11.90:13.12:14.98) (11.20:12.36:14.18))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_11_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_94)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.13:2.43) (1.82:2.01:2.31))
     (PORT B (8.79:9.69:11.07) (8.23:9.09:10.43))
     (PORT C (19.67:21.67:24.75) (18.39:20.31:23.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.13:3.58) (2.67:2.95:3.39))
     (PORT B (1.83:2.02:2.31) (1.74:1.92:2.20))
     (PORT C (5.79:6.38:7.29) (5.42:5.99:6.87))
     (PORT D (5.14:5.66:6.47) (4.78:5.27:6.05))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.79:12.99:14.83) (10.97:12.12:13.90))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_37)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:3.76:4.29) (3.31:3.65:4.19))
     (PORT B (2.68:2.95:3.37) (2.56:2.82:3.24))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.19:10.12:11.56) (8.57:9.46:10.85))
     (PORT CLK (3.96:4.36:4.98) (3.66:4.04:4.64))
     (PORT EN (5.76:6.35:7.25) (5.48:6.05:6.95))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.91:18.64:21.28) (15.71:17.34:19.90))
     (PORT CLK (3.71:4.09:4.68) (3.44:3.79:4.35))
     (PORT EN (6.02:6.63:7.57) (5.74:6.34:7.27))
     (PORT ALn (5.76:6.34:7.25) (5.47:6.04:6.93))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.INTR_reg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.86:4.43))
     (PORT ALn (3.86:4.25:4.86) (3.59:3.96:4.55))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[1\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.61:31.49:37.63) (15.56:26.47:32.10))
     (IOPATH OIN_VDD PAD_P (13.22:14.64:17.49) (13.53:15.03:18.22))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[1\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.52:8.47:10.35) (7.71:8.67:10.52))
     (IOPATH OIN_P OIN_VDD (6.00:6.76:8.25) (6.44:7.25:8.80))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_231)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.55:9.42:10.76) (8.01:8.84:10.14))
     (PORT CLK (3.83:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (5.78:6.37:7.27) (5.50:6.07:6.97))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_236_rs_RNITBIQ)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.66) (2.75:3.04:3.48))
     (PORT B (2.71:2.99:3.41) (2.58:2.85:3.27))
     (PORT C (0.42:0.46:0.53) (0.41:0.45:0.52))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (3.15:3.47:3.97) (3.42:3.78:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.03) (5.26:5.81:6.66))
     (PORT B (3.66:4.04:4.61) (3.45:3.81:4.37))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.10:7.84:9.00))
     (PORT B (2.69:2.97:3.39) (2.58:2.84:3.26))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_133)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_both\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (4.29:4.73:5.40) (4.11:4.54:5.21))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_13)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.96:7.67:8.76) (6.62:7.31:8.39))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.02:4.62))
     (PORT EN (9.13:10.07:11.50) (8.67:9.57:10.98))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_3\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.53:8.29:9.47) (7.01:7.74:8.88))
     (PORT B (5.13:5.66:6.46) (4.82:5.32:6.11))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:17.36:19.82) (14.68:16.21:18.60))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (5.83:6.43:7.34) (5.51:6.09:6.99))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.03:4.60) (3.41:3.77:4.32))
     (PORT B (0.47:0.52:0.60) (0.45:0.50:0.58))
     (PORT C (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT D (7.96:8.77:10.01) (7.50:8.28:9.50))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (4.93:5.44:6.21) (4.64:5.12:5.87))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (6.04:6.66:7.61) (5.71:6.31:7.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_50)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.43) (1.81:2.00:2.29))
     (PORT B (7.44:8.20:9.37) (6.98:7.71:8.85))
     (PORT C (14.09:15.52:17.73) (13.13:14.49:16.63))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_192)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_61)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.42) (1.80:1.99:2.29))
     (PORT B (7.41:8.16:9.32) (7.07:7.80:8.95))
     (PORT C (14.23:15.68:17.90) (13.23:14.61:16.77))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_173_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.26:4.69:5.36) (4.04:4.46:5.12))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.24:11.29:12.89) (9.60:10.60:12.16))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (8.58:9.46:10.80) (8.14:8.99:10.31))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.81:13.01:14.86) (11.06:12.22:14.02))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.50))
     (PORT EN (5.89:6.49:7.41) (5.63:6.22:7.13))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.81:4.20:4.80) (3.53:3.90:4.47))
     (PORT B (2.77:3.05:3.49) (2.61:2.88:3.31))
     (PORT C (6.81:7.50:8.57) (6.38:7.04:8.08))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT CLK (3.92:4.33:4.94) (3.63:4.01:4.60))
     (PORT EN (6.14:6.76:7.72) (5.82:6.42:7.37))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.INTR_reg_399_0\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (4.92:5.42:6.19) (4.59:5.07:5.82))
     (PORT C (10.15:11.18:12.77) (9.50:10.49:12.03))
     (PORT D (6.17:6.80:7.77) (5.77:6.37:7.30))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.67:4.04:4.62) (3.40:3.75:4.30))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:2.97:3.39) (2.54:2.81:3.22))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (8.25:9.09:10.38) (7.81:8.63:9.90))
     (PORT D (8.38:9.23:10.54) (7.87:8.69:9.97))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_254)
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.04:4.61) (3.43:3.79:4.34))
     (PORT B (7.34:8.09:9.24) (6.85:7.56:8.68))
     (PORT C (9.56:10.53:12.03) (8.84:9.75:11.19))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_21)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:2.00:2.29))
     (PORT B (4.65:5.12:5.85) (4.35:4.80:5.51))
     (PORT C (14.73:16.23:18.54) (13.68:15.10:17.33))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (5.11:5.63:6.43) (4.76:5.25:6.02))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.21:9.05:10.34) (7.65:8.44:9.69))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.51:11.58:13.22) (9.82:10.84:12.44))
     (PORT CLK (3.62:3.99:4.56) (3.35:3.70:4.24))
     (PORT EN (8.10:8.93:10.20) (7.68:8.48:9.72))
     (PORT ALn (11.92:13.14:15.01) (11.26:12.43:14.27))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.INTR_reg_360_0\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:3.82:4.37) (3.33:3.68:4.22))
     (PORT B (5.03:5.54:6.33) (4.74:5.23:6.00))
     (PORT C (6.81:7.50:8.56) (6.41:7.08:8.12))
     (PORT D (7.50:8.26:9.43) (7.03:7.76:8.91))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_16)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_75)
 (DELAY
  (ABSOLUTE
     (PORT A (0.78:0.86:0.98) (0.77:0.85:0.98))
     (PORT B (5.69:6.27:7.16) (5.27:5.81:6.67))
     (PORT C (18.70:20.60:23.53) (17.51:19.33:22.18))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_54)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.INTR_reg\[21\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.39))
     (PORT ALn (3.90:4.30:4.91) (3.62:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.23:14.58:16.65) (12.38:13.67:15.68))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (4.40:4.85:5.53) (4.21:4.65:5.33))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.70:11.79:13.46) (10.08:11.13:12.77))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.50))
     (PORT EN (6.05:6.67:7.62) (5.74:6.34:7.28))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_25)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_154)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.96:4.53) (3.37:3.72:4.27))
     (PORT B (8.33:9.18:10.49) (7.81:8.63:9.90))
     (PORT C (18.72:20.63:23.56) (17.42:19.23:22.07))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_10\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.27:5.81:6.64) (4.96:5.48:6.29))
     (PORT B (5.35:5.89:6.73) (5.00:5.52:6.34))
     (PORT C (5.86:6.46:7.38) (5.52:6.10:6.99))
     (PORT D (5.46:6.01:6.87) (5.09:5.62:6.45))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.INTR_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.79:4.17:4.77) (3.51:3.87:4.44))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_85)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both_37_iv_i_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.31:5.85:6.69) (4.93:5.45:6.25))
     (PORT B (0.44:0.49:0.56) (0.43:0.48:0.55))
     (PORT C (11.31:12.46:14.23) (10.63:11.74:13.47))
     (PORT D (3.50:3.86:4.41) (3.26:3.60:4.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.35:13.61:15.54) (11.55:12.75:14.63))
     (PORT CLK (3.65:4.03:4.60) (3.39:3.74:4.29))
     (PORT EN (12.92:14.24:16.27) (12.12:13.38:15.35))
     (PORT ALn (5.81:6.41:7.32) (5.51:6.09:6.98))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_4_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_171)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_28_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.63:16.12:18.42) (13.59:15.00:17.21))
     (PORT CLK (3.75:4.14:4.73) (3.48:3.85:4.41))
     (PORT EN (9.09:10.02:11.44) (8.62:9.52:10.92))
     (PORT ALn (3.69:4.07:4.64) (3.73:4.12:4.73))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_12_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.11:6.73:7.69) (5.70:6.30:7.22))
     (PORT CLK (3.65:4.02:4.59) (3.38:3.73:4.28))
     (PORT EN (7.35:8.10:9.25) (6.97:7.70:8.84))
     (PORT ALn (10.10:11.13:12.72) (10.54:11.64:13.35))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.68:9.56:10.92) (8.24:9.09:10.43))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (7.34:8.09:9.24) (6.93:7.65:8.78))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_129_rs_RNIPFDM)
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:2.74:3.13) (2.43:2.68:3.07))
     (PORT B (2.74:3.02:3.45) (2.59:2.86:3.28))
     (PORT C (2.69:2.96:3.38) (2.55:2.82:3.24))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.31:20.18:23.05) (17.02:18.79:21.56))
     (PORT CLK (3.74:4.12:4.70) (3.47:3.83:4.40))
     (PORT EN (10.11:11.14:12.73) (9.55:10.55:12.10))
     (PORT ALn (8.81:9.71:11.09) (8.35:9.22:10.57))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__RNIDMMI\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.76:3.05:3.48) (2.64:2.92:3.35))
     (PORT B (4.23:4.66:5.32) (3.98:4.39:5.04))
     (PORT C (3.66:4.03:4.60) (3.42:3.77:4.33))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_neg_93_iv_i_0_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.39:4.83:5.52) (4.08:4.51:5.17))
     (PORT B (0.45:0.50:0.57) (0.43:0.48:0.55))
     (PORT C (11.75:12.95:14.79) (11.07:12.23:14.03))
     (PORT D (5.04:5.55:6.34) (4.70:5.19:5.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_200_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (8.58:9.46:10.80) (8.13:8.98:10.30))
     (PORT ALn (5.83:6.43:7.34) (5.53:6.10:7.00))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_44)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_82)
 (DELAY
  (ABSOLUTE
     (PORT A (5.43:5.98:6.83) (5.07:5.60:6.42))
     (PORT B (7.68:8.46:9.66) (7.19:7.93:9.10))
     (PORT C (13.75:15.15:17.30) (12.86:14.20:16.29))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.52:3.88:4.43) (3.31:3.65:4.19))
     (PORT B (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT C (7.28:8.02:9.16) (6.86:7.58:8.70))
     (PORT D (5.34:5.89:6.72) (4.97:5.48:6.29))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.gpin1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.70:10.69:12.21) (9.01:9.95:11.42))
     (PORT CLK (3.81:4.20:4.79) (3.54:3.90:4.48))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_4_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.47:8.24:9.41) (6.97:7.69:8.83))
     (PORT CLK (3.75:4.13:4.72) (3.49:3.85:4.42))
     (PORT EN (5.99:6.60:7.54) (5.71:6.31:7.24))
     (PORT ALn (7.86:8.66:9.89) (8.15:9.00:10.33))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.96:5.47:6.25) (4.67:5.16:5.92))
     (PORT B (0.67:0.74:0.84) (0.68:0.75:0.86))
     (PORT C (9.09:10.02:11.45) (8.53:9.41:10.80))
     (PORT D (5.12:5.65:6.45) (4.81:5.31:6.09))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH C Y (2.77:3.46:3.96) (2.97:3.59:4.12))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.INTR_reg_308_0_o2_1_0\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.13:3.45:3.94) (3.00:3.31:3.79))
     (PORT B (2.99:3.29:3.76) (2.85:3.15:3.61))
     (PORT C (1.90:2.10:2.39) (1.78:1.97:2.26))
     (PORT D (0.49:0.54:0.62) (0.46:0.51:0.59))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.36:11.42:13.04) (9.69:10.70:12.27))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.58))
     (PORT EN (5.75:6.34:7.24) (5.52:6.09:6.99))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.16:20.02:22.86) (16.87:18.63:21.38))
     (PORT CLK (3.73:4.11:4.70) (3.45:3.81:4.37))
     (PORT EN (4.41:4.86:5.54) (4.19:4.63:5.31))
     (PORT ALn (8.74:9.64:11.01) (8.28:9.15:10.50))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.INTR_reg_87_0_0_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.71:6.29:7.18) (5.37:5.93:6.80))
     (PORT B (4.39:4.83:5.52) (4.08:4.51:5.17))
     (PORT C (1.86:2.05:2.34) (1.75:1.93:2.22))
     (PORT D (1.84:2.02:2.31) (1.76:1.94:2.23))
     (IOPATH A Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.62:7.30:8.34) (6.24:6.89:7.91))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (7.15:7.88:9.00) (6.79:7.49:8.60))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT B (2.56:2.83:3.23) (2.43:2.68:3.08))
     (PORT C (8.87:9.77:11.16) (8.33:9.20:10.55))
     (PORT D (8.74:9.63:11.00) (8.15:8.99:10.32))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (8.27:9.12:10.41) (7.79:8.60:9.86))
     (PORT D (8.02:8.84:10.10) (7.50:8.28:9.50))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_51)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.23:5.77:6.59) (4.88:5.39:6.18))
     (PORT B (2.55:2.81:3.21) (2.41:2.66:3.05))
     (PORT C (3.02:3.33:3.81) (2.83:3.13:3.59))
     (PORT D (4.45:4.91:5.60) (4.18:4.61:5.29))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_14_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_92)
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.02:4.59) (3.40:3.75:4.30))
     (PORT B (6.72:7.40:8.46) (6.27:6.93:7.95))
     (PORT C (19.88:21.90:25.01) (18.62:20.56:23.59))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.23:9.07:10.36) (7.74:8.55:9.81))
     (PORT CLK (3.95:4.35:4.97) (3.65:4.04:4.63))
     (PORT EN (8.86:9.77:11.15) (8.36:9.23:10.59))
     (PORT ALn (4.09:4.50:5.14) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_10__2_i_a2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.70:16.19:18.50) (13.66:15.08:17.31))
     (PORT B (12.60:13.89:15.86) (11.82:13.05:14.97))
     (PORT C (12.63:13.92:15.90) (11.78:13.01:14.92))
     (PORT D (13.66:15.06:17.19) (12.75:14.07:16.15))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_84_set_RNIK14P)
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (2.51:2.77:3.16) (2.42:2.68:3.07))
     (PORT C (2.61:2.88:3.29) (2.48:2.74:3.14))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_16)
 (DELAY
  (ABSOLUTE
     (PORT A (3.70:4.08:4.66) (3.47:3.83:4.39))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (6.32:6.97:7.96) (5.92:6.54:7.50))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_238)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_77)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.84:2.03:2.33))
     (PORT B (4.48:4.94:5.64) (4.21:4.65:5.33))
     (PORT C (17.09:18.83:21.51) (15.95:17.61:20.21))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.23:11.27:12.87) (9.68:10.68:12.26))
     (PORT B (9.88:10.88:12.43) (9.24:10.20:11.71))
     (PORT C (5.69:6.27:7.16) (5.28:5.83:6.68))
     (PORT D (6.99:7.70:8.80) (6.56:7.24:8.31))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.edge_both\[29\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.92:4.31:4.93) (3.63:4.00:4.59))
     (PORT EN (10.05:11.07:12.65) (9.44:10.42:11.96))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.INTR_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.50:0.57) (0.44:0.48:0.55))
     (PORT B (2.63:2.90:3.31) (2.50:2.75:3.16))
     (PORT C (8.32:9.17:10.48) (7.87:8.69:9.97))
     (PORT D (8.14:8.97:10.24) (7.63:8.43:9.67))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_174)
 (DELAY
  (ABSOLUTE
     (PORT A (2.03:2.23:2.55) (1.89:2.09:2.40))
     (PORT B (7.87:8.67:9.90) (7.29:8.05:9.24))
     (PORT C (16.25:17.91:20.45) (15.02:16.58:19.02))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.edge_both\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.58:0.64:0.74))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.54))
     (PORT EN (10.19:11.23:12.83) (9.64:10.65:12.22))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_203)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.13:2.43) (1.81:2.00:2.29))
     (PORT B (9.98:11.00:12.57) (9.36:10.34:11.86))
     (PORT C (15.40:16.97:19.38) (14.37:15.87:18.21))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_41)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.INTR_reg_113_0_o2_0_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.73:6.31:7.21) (5.39:5.95:6.83))
     (PORT B (2.74:3.02:3.45) (2.60:2.87:3.29))
     (PORT C (3.59:3.96:4.52) (3.38:3.74:4.29))
     (PORT D (3.10:3.42:3.90) (2.95:3.26:3.74))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15__RNIL8TK\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:2.83:3.23) (2.50:2.76:3.17))
     (PORT B (2.78:3.07:3.50) (2.64:2.91:3.34))
     (PORT C (2.57:2.83:3.23) (2.44:2.69:3.09))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.48) (3.34:3.69:4.23))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (5.77:6.36:7.26) (5.40:5.96:6.84))
     (PORT D (3.58:3.94:4.50) (3.32:3.67:4.21))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_26)
 (DELAY
  (ABSOLUTE
     (PORT A (7.15:7.88:9.00) (6.66:7.36:8.44))
     (PORT B (5.70:6.28:7.17) (5.31:5.86:6.72))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_87_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.72:7.40:8.46) (6.19:6.83:7.84))
     (PORT CLK (3.71:4.09:4.67) (3.43:3.79:4.35))
     (PORT EN (12.36:13.63:15.56) (11.66:12.88:14.77))
     (PORT ALn (12.30:13.55:15.47) (12.84:14.18:16.27))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.INTR_reg_61_0_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.43:0.48:0.55))
     (PORT B (1.85:2.04:2.33) (1.75:1.93:2.21))
     (PORT C (5.82:6.42:7.33) (5.49:6.06:6.95))
     (PORT D (5.58:6.15:7.03) (5.21:5.75:6.60))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_230_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.96:10.97:12.53) (9.41:10.39:11.92))
     (PORT ALn (8.51:9.38:10.71) (8.05:8.88:10.19))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__RNITLDU\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (4.88:5.37:6.14) (4.59:5.07:5.81))
     (PORT C (2.86:3.16:3.61) (2.69:2.97:3.41))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_108_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.42:13.69:15.63) (11.55:12.75:14.63))
     (PORT CLK (3.70:4.08:4.65) (3.43:3.79:4.34))
     (PORT EN (7.58:8.35:9.54) (7.18:7.93:9.10))
     (PORT ALn (7.94:8.75:9.99) (8.26:9.12:10.46))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.INTR_reg_35_0_0_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.54:6.32) (4.68:5.17:5.93))
     (PORT B (4.26:4.69:5.36) (4.00:4.42:5.07))
     (PORT C (4.92:5.42:6.19) (4.61:5.09:5.84))
     (PORT D (5.00:5.51:6.30) (4.70:5.18:5.95))
     (IOPATH A Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH B Y (3.02:3.33:3.81) (3.29:3.63:4.16))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_69)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.43) (1.81:2.00:2.30))
     (PORT B (7.71:8.50:9.71) (7.18:7.93:9.10))
     (PORT C (20.74:22.85:26.10) (19.30:21.30:24.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.INTR_reg_386_0_o2_1_0\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.48:0.53:0.60))
     (PORT B (3.83:4.22:4.82) (3.63:4.00:4.59))
     (PORT C (1.83:2.02:2.31) (1.74:1.92:2.20))
     (PORT D (3.14:3.46:3.95) (2.93:3.24:3.72))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[0\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_15__2_i_a2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.20:16.75:19.13) (14.20:15.68:17.99))
     (PORT B (14.89:16.41:18.74) (13.89:15.33:17.59))
     (PORT C (13.98:15.41:17.60) (13.11:14.47:16.60))
     (PORT D (14.04:15.48:17.67) (13.17:14.54:16.69))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[5\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_168)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.49) (3.34:3.69:4.23))
     (PORT B (6.42:7.08:8.08) (5.99:6.61:7.59))
     (PORT C (20.35:22.42:25.61) (18.80:20.76:23.82))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_29)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.05:4.63) (3.43:3.79:4.35))
     (PORT B (5.39:5.94:6.79) (5.06:5.59:6.42))
     (PORT C (21.97:24.22:27.66) (20.54:22.68:26.02))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.90:9.81:11.21) (8.36:9.23:10.59))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.94:4.52))
     (PORT EN (7.44:8.20:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.34:14.70:16.78) (12.47:13.77:15.80))
     (PORT CLK (3.93:4.34:4.95) (3.64:4.02:4.62))
     (PORT EN (9.73:10.73:12.25) (9.20:10.15:11.65))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.31:8.06:9.20) (6.78:7.49:8.59))
     (PORT B (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT C (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT D (7.61:8.39:9.58) (7.05:7.79:8.93))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.48:0.53:0.61))
     (PORT B (3.04:3.35:3.83) (2.89:3.19:3.66))
     (PORT C (8.25:9.09:10.38) (7.81:8.63:9.90))
     (PORT D (8.38:9.23:10.54) (7.87:8.69:9.97))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_10_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.26:19.02:21.72) (16.10:17.77:20.39))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (4.41:4.86:5.55) (4.20:4.63:5.31))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.32) (4.68:5.17:5.93))
     (PORT B (5.71:6.29:7.18) (5.37:5.92:6.80))
     (PORT C (7.50:8.26:9.43) (6.97:7.70:8.83))
     (PORT D (5.35:5.90:6.74) (5.04:5.57:6.39))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[2\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_38)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_149)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_145)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.69:12.89:14.72) (10.95:12.09:13.87))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.58))
     (PORT EN (4.39:4.84:5.52) (4.20:4.64:5.32))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_106)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_65)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.64:12.83:14.65) (10.92:12.06:13.83))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (PORT EN (5.89:6.49:7.41) (5.63:6.22:7.13))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_183_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.27:11.31:12.92) (9.71:10.72:12.30))
     (PORT ALn (7.11:7.84:8.95) (6.75:7.46:8.55))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.INTR_reg\[22\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.75:4.14:4.73) (3.48:3.84:4.41))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.INTR_reg_178_0_o2_0_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:2.86:3.26) (2.51:2.77:3.18))
     (PORT B (2.65:2.92:3.33) (2.53:2.79:3.20))
     (PORT C (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT D (2.72:2.99:3.42) (2.56:2.82:3.24))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_70)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_160)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[5\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (8.80:9.69:11.07) (8.21:9.06:10.40))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_266)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIRDSQ\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.80:3.08:3.52) (2.64:2.91:3.34))
     (PORT B (2.68:2.95:3.37) (2.54:2.80:3.22))
     (PORT C (2.76:3.04:3.47) (2.64:2.91:3.34))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_23)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_14_set)
 (DELAY
  (ABSOLUTE
     (PORT D (5.86:6.46:7.38) (5.46:6.03:6.92))
     (PORT CLK (3.76:4.14:4.73) (3.47:3.83:4.40))
     (PORT EN (4.49:4.95:5.65) (4.30:4.75:5.44))
     (PORT ALn (3.74:4.13:4.71) (3.82:4.21:4.83))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.GPOUT_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.38:10.34:11.81) (8.81:9.73:11.16))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (9.00:9.92:11.33) (8.49:9.37:10.76))
     (PORT ALn (3.92:4.32:4.94) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_5_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_107)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.94:16.46:18.80) (13.98:15.44:17.71))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (6.05:6.67:7.62) (5.74:6.34:7.28))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:9.90:11.31) (8.37:9.24:10.60))
     (PORT CLK (3.84:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (10.23:11.28:12.88) (9.69:10.70:12.28))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.INTR_reg_295_0_o2_0_0\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.72:4.09:4.68) (3.47:3.83:4.39))
     (PORT B (5.16:5.69:6.50) (4.87:5.38:6.17))
     (PORT C (3.85:4.24:4.84) (3.65:4.03:4.63))
     (PORT D (5.76:6.35:7.25) (5.38:5.94:6.81))
     (IOPATH A Y (1.14:1.52:1.73) (1.06:1.56:1.79))
     (IOPATH B Y (1.57:2.11:2.41) (1.56:2.04:2.34))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (3.22:3.55:4.06) (3.39:3.74:4.29))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.INTR_reg_243_0_o2_1_0\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:4.14:4.72) (3.57:3.94:4.53))
     (PORT B (2.98:3.28:3.75) (2.85:3.15:3.62))
     (PORT C (1.92:2.11:2.41) (1.80:1.99:2.29))
     (PORT D (0.50:0.55:0.63) (0.47:0.52:0.60))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_65)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_38_set)
 (DELAY
  (ABSOLUTE
     (PORT D (8.31:9.16:10.46) (7.75:8.55:9.81))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (8.04:8.86:10.11) (7.58:8.37:9.60))
     (PORT ALn (7.62:8.39:9.59) (7.87:8.69:9.97))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_43)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.78:3.06:3.49) (2.61:2.89:3.31))
     (PORT B (0.44:0.48:0.55) (0.43:0.47:0.54))
     (PORT C (8.08:8.90:10.17) (7.61:8.41:9.65))
     (PORT D (6.87:7.57:8.64) (6.44:7.11:8.16))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.49:8.26:9.43) (7.02:7.76:8.90))
     (PORT B (7.05:7.77:8.87) (6.61:7.30:8.38))
     (PORT C (5.35:5.89:6.73) (4.99:5.51:6.33))
     (PORT D (6.34:6.99:7.98) (5.97:6.59:7.56))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_0_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_21)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_155_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.96:12.08:13.79) (10.31:11.38:13.06))
     (PORT ALn (7.23:7.96:9.10) (6.83:7.54:8.65))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_232)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_81)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.66:2.93:3.34) (2.51:2.78:3.19))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (4.60:5.07:5.79) (4.35:4.80:5.51))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.46:7.12:8.13) (6.08:6.71:7.70))
     (PORT B (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT C (7.65:8.43:9.62) (7.21:7.96:9.13))
     (PORT D (7.03:7.75:8.85) (6.55:7.24:8.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_14)
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:7.86:8.98) (6.71:7.41:8.50))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_201)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_11\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.42) (1.82:2.01:2.31))
     (PORT B (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT C (5.81:6.41:7.32) (5.43:6.00:6.88))
     (PORT D (7.62:8.40:9.60) (7.10:7.83:8.99))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (3.09:3.41:3.89) (3.23:3.57:4.10))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_97)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_119)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_115)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (5.21:5.74:6.55) (4.84:5.35:6.14))
     (PORT C (9.86:10.87:12.41) (9.26:10.23:11.74))
     (PORT D (8.21:9.05:10.34) (7.65:8.44:9.69))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.65:15.04:17.18) (12.74:14.07:16.15))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.62))
     (PORT EN (5.99:6.60:7.54) (5.71:6.30:7.23))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_103)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_46)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/fsm_ns_1_0_\.m2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.10:3.54) (2.65:2.92:3.35))
     (PORT B (3.22:3.55:4.06) (3.03:3.35:3.84))
     (PORT C (5.31:5.85:6.68) (5.00:5.52:6.34))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_247_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.98:12.10:13.81) (10.32:11.39:13.07))
     (PORT ALn (5.60:6.17:7.04) (5.31:5.86:6.72))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_118)
 (DELAY
  (ABSOLUTE
     (PORT A (0.78:0.85:0.98) (0.76:0.84:0.96))
     (PORT B (10.87:11.98:13.69) (10.13:11.18:12.83))
     (PORT C (23.75:26.17:29.89) (22.20:24.51:28.12))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_65)
 (DELAY
  (ABSOLUTE
     (PORT A (3.52:3.87:4.42) (3.26:3.60:4.13))
     (PORT B (6.08:6.70:7.65) (5.69:6.29:7.21))
     (PORT C (18.23:20.09:22.95) (16.89:18.64:21.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.51:6.30) (4.72:5.21:5.98))
     (PORT B (6.42:7.08:8.08) (5.99:6.61:7.59))
     (PORT C (20.34:22.42:25.61) (18.80:20.76:23.82))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_137)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_neg_23_iv_i_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.68:9.56:10.92) (8.18:9.03:10.36))
     (PORT B (0.45:0.50:0.57) (0.43:0.48:0.55))
     (PORT C (9.78:10.78:12.31) (9.19:10.15:11.64))
     (PORT D (1.98:2.18:2.49) (1.85:2.04:2.35))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_181)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.edge_both_RNO\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.55:6.12:6.99) (5.19:5.73:6.57))
     (PORT B (9.57:10.55:12.04) (8.99:9.93:11.39))
     (PORT C (3.62:3.99:4.55) (3.38:3.73:4.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.54:3.91:4.46) (3.30:3.65:4.18))
     (PORT B (5.80:6.39:7.30) (5.45:6.02:6.91))
     (PORT C (6.53:7.20:8.22) (6.18:6.82:7.82))
     (PORT D (5.30:5.84:6.67) (4.96:5.47:6.28))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_7_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_163)
 (DELAY
  (ABSOLUTE
     (PORT A (3.82:4.21:4.81) (3.58:3.95:4.53))
     (PORT B (3.04:3.35:3.82) (2.83:3.13:3.59))
     (PORT C (13.94:15.36:17.54) (12.87:14.21:16.30))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "GB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD)
 (DELAY
  (ABSOLUTE
     (PORT An (0.19:0.21:0.24) (0.19:0.21:0.24))
     (IOPATH An YSn (0.65:0.71:0.81) (0.67:0.74:0.85))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (1.88:1.88:1.88))
     (WIDTH (negedge An) (1.34:1.34:1.34))
     (SETUP (posedge ENn) (negedge An) (2.06:2.28:2.61))
     (SETUP (negedge ENn) (negedge An) (0.55:0.61:0.70))
     (HOLD (posedge ENn) (negedge An) (0:0:0))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_25)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.28))
     (PORT B (7.26:8.00:9.13) (6.76:7.47:8.57))
     (PORT C (16.37:18.04:20.60) (15.22:16.80:19.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GPOUT\.un54_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.65:6.23:7.12) (5.34:5.90:6.77))
     (PORT B (3.64:4.01:4.58) (3.38:3.74:4.29))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.97:6.58:7.51) (5.57:6.15:7.05))
     (PORT B (10.01:11.03:12.60) (9.39:10.36:11.89))
     (PORT C (5.24:5.77:6.59) (4.90:5.41:6.21))
     (PORT D (5.40:5.95:6.80) (5.01:5.53:6.35))
     (IOPATH A Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__RNI5HO01\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (3.52:3.88:4.43) (3.29:3.64:4.17))
     (PORT C (3.52:3.88:4.43) (3.34:3.69:4.23))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[2\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.37:8.21:9.90) (8.45:9.37:11.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[2\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.19:10.13:11.57) (9.03:9.97:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[2\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.07:2.35:2.83) (2.10:2.37:2.83))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:7.29:8.32) (6.27:6.92:7.94))
     (PORT B (7.38:8.13:9.29) (6.97:7.70:8.83))
     (PORT C (1.87:2.06:2.35) (1.77:1.95:2.24))
     (PORT D (0.75:0.83:0.94) (0.75:0.83:0.95))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.03) (5.26:5.81:6.66))
     (PORT B (2.73:3.00:3.43) (2.60:2.87:3.29))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:17.36:19.82) (14.68:16.21:18.60))
     (PORT CLK (3.93:4.33:4.95) (3.65:4.03:4.62))
     (PORT EN (4.33:4.77:5.45) (4.16:4.59:5.26))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_11)
 (DELAY
  (ABSOLUTE
     (PORT B (5.15:5.68:6.49) (4.81:5.31:6.09))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/fsm\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.59:0.66:0.75))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.00:4.59))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.13:5.66:6.46) (4.81:5.31:6.09))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (7.79:8.58:9.80) (7.31:8.07:9.26))
     (PORT D (7.96:8.77:10.02) (7.50:8.28:9.50))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.gpin2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.08:4.50:5.14) (3.92:4.33:4.96))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both_9_iv_i_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.95:6.55:7.49) (5.54:6.12:7.02))
     (PORT B (0.47:0.51:0.59) (0.44:0.49:0.56))
     (PORT C (7.25:7.99:9.13) (6.91:7.63:8.76))
     (PORT D (1.90:2.09:2.39) (1.80:1.99:2.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.69:4.07:4.65) (3.43:3.78:4.34))
     (PORT B (0.51:0.56:0.64) (0.49:0.54:0.62))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_227_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.83:10.83:12.37) (9.29:10.26:11.77))
     (PORT ALn (10.03:11.05:12.62) (9.46:10.45:11.99))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.44:23.62:26.98) (19.83:21.90:25.12))
     (PORT CLK (3.69:4.07:4.65) (3.43:3.79:4.34))
     (PORT EN (10.15:11.19:12.78) (9.62:10.62:12.19))
     (PORT ALn (5.70:6.28:7.17) (5.43:5.99:6.87))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_39)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_161)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.51:6.30) (4.72:5.21:5.98))
     (PORT B (6.42:7.08:8.08) (5.99:6.61:7.59))
     (PORT C (20.35:22.42:25.61) (18.80:20.76:23.82))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_4_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_71_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.43:12.60:14.39) (10.58:11.68:13.40))
     (PORT CLK (3.72:4.10:4.69) (3.45:3.81:4.37))
     (PORT EN (10.14:11.17:12.76) (9.61:10.61:12.17))
     (PORT ALn (10.81:11.91:13.61) (11.38:12.56:14.41))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_134_rs_RNIUS2Q)
 (DELAY
  (ABSOLUTE
     (PORT A (3.51:3.87:4.42) (3.28:3.62:4.15))
     (PORT B (2.82:3.11:3.55) (2.65:2.93:3.36))
     (PORT C (4.93:5.43:6.20) (4.63:5.11:5.86))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_37)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5__1_sqmuxa_0_a2_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.10:5.62:6.42) (4.80:5.30:6.08))
     (PORT B (11.30:12.46:14.23) (10.53:11.63:13.35))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_210)
 (DELAY
  (ABSOLUTE
     (PORT A (6.56:7.23:8.26) (6.14:6.78:7.78))
     (PORT B (9.04:9.96:11.38) (8.46:9.34:10.72))
     (PORT C (15.34:16.91:19.31) (14.27:15.76:18.08))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.22:11.27:12.87) (9.67:10.68:12.26))
     (PORT B (9.88:10.88:12.43) (9.24:10.20:11.71))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (5.29:5.83:6.66) (4.97:5.49:6.30))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[6\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (14.31:15.77:18.02) (13.25:14.63:16.78))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_67)
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.31) (4.70:5.19:5.95))
     (PORT B (7.61:8.39:9.58) (7.13:7.87:9.03))
     (PORT C (17.21:18.96:21.66) (15.92:17.58:20.17))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.42:7.33) (5.49:6.06:6.96))
     (PORT B (3.58:3.94:4.50) (3.30:3.65:4.19))
     (PORT C (9.53:10.50:11.99) (8.95:9.88:11.34))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_264)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.81:16.32:18.64) (13.82:15.26:17.51))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.61))
     (PORT EN (9.73:10.73:12.25) (9.20:10.15:11.65))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.70:12.89:14.72) (10.95:12.09:13.87))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.01:4.60))
     (PORT EN (5.75:6.34:7.24) (5.52:6.09:6.99))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_36)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.69:6.50) (4.85:5.35:6.14))
     (PORT B (8.58:9.46:10.80) (7.99:8.82:10.12))
     (PORT C (14.43:15.90:18.16) (13.50:14.91:17.10))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_212)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.86:2.05:2.36))
     (PORT B (7.28:8.02:9.16) (6.81:7.52:8.63))
     (PORT C (13.96:15.38:17.57) (12.89:14.23:16.33))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.GPOUT_reg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.81:9.70:11.08) (8.44:9.32:10.69))
     (PORT CLK (3.77:4.15:4.74) (3.50:3.87:4.44))
     (PORT EN (7.51:8.28:9.45) (7.11:7.85:9.00))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_27)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:2.09:2.38) (1.79:1.98:2.27))
     (PORT B (7.23:7.97:9.10) (6.73:7.43:8.52))
     (PORT C (16.32:17.99:20.54) (15.21:16.80:19.27))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.08:23.23:26.53) (19.69:21.74:24.94))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (8.98:9.90:11.30) (8.48:9.36:10.74))
     (PORT ALn (8.38:9.23:10.55) (7.97:8.80:10.10))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_80_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.80:20.72:23.66) (17.53:19.35:22.20))
     (PORT CLK (3.70:4.08:4.66) (3.42:3.78:4.34))
     (PORT EN (7.54:8.31:9.49) (7.14:7.89:9.05))
     (PORT ALn (3.71:4.09:4.67) (3.77:4.16:4.78))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.un5_PRDATA_o_0_a2_0_o2_x)
 (DELAY
  (ABSOLUTE
     (PORT A (1.87:2.07:2.36) (1.81:1.99:2.29))
     (PORT B (7.20:7.93:9.06) (6.76:7.46:8.56))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.53:13.81:15.77) (11.65:12.86:14.76))
     (PORT CLK (3.91:4.30:4.92) (3.61:3.99:4.58))
     (PORT EN (7.52:8.29:9.46) (7.09:7.83:8.99))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.INTR_reg\[31\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.76:4.15:4.73) (3.50:3.86:4.43))
     (PORT ALn (3.86:4.25:4.86) (3.59:3.96:4.55))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.95:9.08) (6.70:7.39:8.48))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (6.13:6.76:7.72) (5.62:6.21:7.13))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_143_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.25:4.68:5.34) (4.03:4.45:5.11))
     (PORT ALn (4.18:4.61:5.27) (3.99:4.41:5.06))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.edge_both_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.44:3.93) (2.99:3.30:3.78))
     (PORT B (7.55:8.32:9.50) (7.16:7.90:9.07))
     (PORT C (2.98:3.28:3.75) (2.83:3.13:3.59))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_41_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.77:9.69:11.12))
     (PORT CLK (3.69:4.07:4.65) (3.42:3.78:4.34))
     (PORT EN (7.34:8.08:9.23) (6.93:7.65:8.78))
     (PORT ALn (5.04:5.56:6.35) (5.15:5.69:6.52))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_113)
 (DELAY
  (ABSOLUTE
     (PORT A (5.30:5.84:6.67) (4.93:5.45:6.25))
     (PORT B (10.62:11.70:13.36) (9.98:11.01:12.64))
     (PORT C (14.66:16.16:18.46) (13.64:15.06:17.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_208)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB1)
 (DELAY
  (ABSOLUTE
     (PORT An (2.33:2.57:2.94) (2.23:2.46:2.82))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.GPOUT_reg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.63:7.30:8.34) (6.30:6.96:7.99))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT EN (8.07:8.90:10.16) (7.62:8.41:9.65))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_229)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_111)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.33:13.59:15.52) (11.60:12.81:14.70))
     (PORT CLK (3.84:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (7.74:8.53:9.74) (7.33:8.10:9.29))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.edge_both_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.65:6.23:7.11) (5.26:5.81:6.67))
     (PORT B (8.36:9.21:10.52) (7.95:8.77:10.07))
     (PORT C (2.76:3.04:3.47) (2.60:2.88:3.30))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIVPBK\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.95:5.45:6.23) (4.64:5.13:5.88))
     (PORT B (3.46:3.81:4.35) (3.22:3.55:4.08))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (1.82:2.01:2.29) (1.72:1.90:2.18))
     (PORT B (2.85:3.14:3.59) (2.70:2.99:3.43))
     (PORT C (6.92:7.62:8.70) (6.47:7.14:8.19))
     (PORT D (3.50:3.86:4.41) (3.29:3.63:4.17))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_55)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.40:15.87:18.13) (13.40:14.80:16.98))
     (PORT CLK (3.64:4.01:4.58) (3.37:3.73:4.27))
     (PORT EN (6.30:6.94:7.92) (5.98:6.60:7.57))
     (PORT ALn (8.58:9.46:10.80) (8.10:8.94:10.26))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (9.60:10.58:12.08) (9.00:9.93:11.40))
     (PORT B (10.40:11.46:13.09) (9.72:10.74:12.32))
     (PORT C (8.63:9.51:10.86) (8.09:8.93:10.25))
     (PORT D (5.19:5.72:6.53) (4.86:5.37:6.16))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_208)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (9.11:10.04:11.47) (8.48:9.36:10.74))
     (PORT C (7.92:8.73:9.97) (7.34:8.10:9.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE ip_interface_inst)
 (DELAY
  (ABSOLUTE
     (PORT B (12.00:13.22:15.10) (11.18:12.35:14.17))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_203_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.83:10.83:12.37) (9.29:10.26:11.77))
     (PORT ALn (5.68:6.26:7.15) (5.42:5.98:6.86))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.37:5.91:6.75) (5.01:5.54:6.35))
     (PORT B (1.82:2.01:2.29) (1.75:1.94:2.22))
     (PORT C (10.53:11.60:13.25) (9.86:10.89:12.49))
     (PORT D (5.19:5.72:6.54) (4.84:5.35:6.14))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_9__2_i_a2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.26:14.61:16.69) (12.36:13.64:15.65))
     (PORT B (12.14:13.38:15.28) (11.31:12.49:14.33))
     (PORT C (13.47:14.85:16.96) (12.64:13.96:16.01))
     (PORT D (13.50:14.88:16.99) (12.61:13.92:15.97))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.53:22.63:25.84) (19.05:21.03:24.13))
     (PORT CLK (3.67:4.05:4.62) (3.41:3.77:4.32))
     (PORT EN (9.53:10.50:12.00) (8.99:9.92:11.39))
     (PORT ALn (4.20:4.63:5.29) (4.00:4.41:5.06))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.36:11.42:13.04) (9.69:10.70:12.27))
     (PORT CLK (4.00:4.41:5.04) (3.71:4.09:4.70))
     (PORT EN (10.56:11.64:13.29) (9.98:11.02:12.64))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.51:8.28:9.45) (6.99:7.72:8.85))
     (PORT B (5.65:6.22:7.11) (5.26:5.81:6.66))
     (PORT C (0.69:0.76:0.87) (0.68:0.75:0.87))
     (PORT D (7.14:7.87:8.99) (6.67:7.36:8.45))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.09:3.41:3.89) (3.23:3.57:4.10))
     (IOPATH C Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH D Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_164_rs_RNI9DOL)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.69:2.96:3.38) (2.59:2.86:3.28))
     (PORT C (2.52:2.78:3.17) (2.40:2.65:3.04))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_61)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_111)
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.96:4.52) (3.36:3.71:4.26))
     (PORT B (9.39:10.34:11.81) (8.78:9.69:11.12))
     (PORT C (20.47:22.56:25.76) (19.07:21.05:24.16))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_78)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.21:2.53) (1.87:2.06:2.37))
     (PORT B (4.77:5.26:6.01) (4.45:4.92:5.64))
     (PORT C (15.49:17.07:19.49) (14.31:15.80:18.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_198)
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT B (6.52:7.18:8.20) (6.15:6.79:7.79))
     (PORT C (16.08:17.72:20.24) (14.97:16.53:18.97))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_83_set)
 (DELAY
  (ABSOLUTE
     (PORT D (2.57:2.84:3.24) (2.39:2.64:3.03))
     (PORT CLK (3.66:4.04:4.61) (3.39:3.74:4.30))
     (PORT EN (7.81:8.61:9.83) (7.41:8.18:9.38))
     (PORT ALn (7.82:8.62:9.84) (8.12:8.96:10.28))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_45)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_177_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.25:4.68:5.35) (4.03:4.45:5.11))
     (PORT ALn (4.23:4.66:5.32) (4.05:4.47:5.13))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.04:4.61) (3.42:3.78:4.34))
     (PORT B (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT C (7.78:8.58:9.80) (7.25:8.01:9.19))
     (PORT D (5.11:5.63:6.43) (4.79:5.29:6.07))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_184)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.28))
     (PORT B (7.26:8.00:9.13) (6.77:7.47:8.57))
     (PORT C (16.37:18.04:20.60) (15.22:16.80:19.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MSS_010_IP")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/INST_MSS_010_IP)
 (DELAY
  (ABSOLUTE
     (PORT CAN_RXBUS_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CAN_TX_EBL_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CAN_TXBUS_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT COLF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CRSF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2_DMAREADY[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2_DMAREADY[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2H_INTERRUPT[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F2HCALIB (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_DMAREADY[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_DMAREADY[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ADDR[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_ENABLE (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_MASTLOCK (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_READY (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_SEL (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_SIZE[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_SIZE[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_TRANS1 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WDATA[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_FM0_WRITE (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RDATA[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_READY (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_HM0_RESP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_AVALID (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_HOSTDISCON (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_IDDIG (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_LINESTATE[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_LINESTATE[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_M3_RESET_N (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_PLL_LOCK (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_RXACTIVE (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_RXERROR (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_RXVALID (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_RXVALIDH (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_SESSEND (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_TXREADY (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VBUSVALID (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_VSTATUS[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FAB_XDATAIN[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT GTX_CLKPF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT I2C0_BCLK (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT I2C0_SCL_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT I2C0_SDA_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT I2C1_BCLK (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT I2C1_SCL_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT I2C1_SDA_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDIF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO0A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO10A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO11A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO11B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO12A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO13A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO14A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO15A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO16A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO17B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO18B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO19B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO1A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO20B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO21B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO22B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO24B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO25B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO26B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO27B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO28B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO29B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO2A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO30B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO31B_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO3A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO4A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO5A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO6A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO7A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO8A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MGPIO9A_F2H_GPIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_CTS_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_DCD_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_DSR_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_DTR_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_RI_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_RTS_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_RXD_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_SCK_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_TXD_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_CTS_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_DCD_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_DSR_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_RI_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_RTS_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_RXD_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_SCK_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART1_TXD_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PRDATA[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PREADY (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PER2_FABRIC_PSLVERR (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RCGF[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RX_CLKPF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RX_DVF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RX_ERRF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RX_EV (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT RXDF[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SLEEPHOLDREQ (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SMBALERT_NI0 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SMBALERT_NI1 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SMBSUS_NI0 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SMBSUS_NI1 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_CLK_IN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_SDI_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_SDO_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_SS0_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_SS1_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_SS2_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI0_SS3_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_CLK_IN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_SDI_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_SDO_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_SS0_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_SS1_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_SS2_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT SPI1_SS3_F2H_SCP (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT TX_CLKPF (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT USER_MSS_GPIO_RESET_N (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT USER_MSS_RESET_N (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT XCLK_FAB (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CLK_BASE (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CLK_MDDR_APB (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARADDR_HADDR1[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARBURST_HTRANS1[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARBURST_HTRANS1[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARID_HSEL1[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARID_HSEL1[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARID_HSEL1[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARID_HSEL1[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARLEN_HBURST1[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARLEN_HBURST1[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARLEN_HBURST1[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARLEN_HBURST1[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARLOCK_HMASTLOCK1[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARLOCK_HMASTLOCK1[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARSIZE_HSIZE1[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARSIZE_HSIZE1[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_ARVALID_HWRITE1 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWADDR_HADDR0[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWBURST_HTRANS0[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWBURST_HTRANS0[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWID_HSEL0[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWID_HSEL0[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWID_HSEL0[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWID_HSEL0[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWLEN_HBURST0[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWLEN_HBURST0[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWLEN_HBURST0[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWLEN_HBURST0[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWLOCK_HMASTLOCK0[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWLOCK_HMASTLOCK0[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWSIZE_HSIZE0[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWSIZE_HSIZE0[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_AWVALID_HWRITE0 (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_BREADY (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_RMW_AXI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_RREADY (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[63] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[62] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[61] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[60] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[59] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[58] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[57] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[56] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[55] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[54] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[53] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[52] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[51] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[50] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[49] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[48] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[47] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[46] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[45] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[44] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[43] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[42] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[41] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[40] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[39] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[38] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[37] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[36] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[35] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[34] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[33] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[32] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[31] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[30] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[29] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[28] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[27] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[26] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[25] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[24] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[23] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[22] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[21] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[20] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[19] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[18] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[17] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[16] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WDATA_HWDATA01[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WID_HREADY01[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WID_HREADY01[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WID_HREADY01[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WID_HREADY01[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WLAST (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WSTRB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT F_WVALID (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT FPGA_MDDR_ARESET_N (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PADDR[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PENABLE (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PSEL (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWDATA[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MDDR_FABRIC_PWRITE (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT PRESET_N (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DM_IN[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DM_IN[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[15] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[14] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[13] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[12] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQ_IN[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQS_IN[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_DQS_IN[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT DRAM_FIFO_WE_IN[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT MMUART0_RXD_USBC_STP_MGPIO28B_IN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CLK_BASE F_HM0_ADDR[0] (5.99:6.61:7.54) (5.83:6.44:7.38))
     (IOPATH CLK_BASE F_HM0_ADDR[1] (5.57:6.14:7.01) (5.48:6.06:6.95))
     (IOPATH CLK_BASE F_HM0_ADDR[28] (8.94:9.85:11.25) (8.76:9.67:11.09))
     (IOPATH CLK_BASE F_HM0_ADDR[29] (4.89:5.39:6.16) (5.07:5.60:6.42))
     (IOPATH CLK_BASE F_HM0_ADDR[2] (5.43:5.98:6.83) (5.29:5.85:6.71))
     (IOPATH CLK_BASE F_HM0_ADDR[30] (5.03:5.54:6.33) (4.99:5.51:6.32))
     (IOPATH CLK_BASE F_HM0_ADDR[31] (7.54:8.31:9.49) (7.22:7.98:9.15))
     (IOPATH CLK_BASE F_HM0_ADDR[3] (5.43:5.98:6.83) (5.32:5.88:6.74))
     (IOPATH CLK_BASE F_HM0_ADDR[4] (5.32:5.86:6.69) (5.20:5.75:6.59))
     (IOPATH CLK_BASE F_HM0_ADDR[5] (5.78:6.37:7.28) (5.92:6.53:7.49))
     (IOPATH CLK_BASE F_HM0_ADDR[6] (6.58:7.25:8.28) (6.34:7.00:8.03))
     (IOPATH CLK_BASE F_HM0_ADDR[7] (5.54:6.11:6.98) (5.39:5.95:6.83))
     (IOPATH CLK_BASE F_HM0_ENABLE (6.51:7.17:8.19) (5.48:6.05:6.94))
     (IOPATH CLK_BASE F_HM0_SEL (4.59:5.06:5.77) (4.78:5.27:6.05))
     (IOPATH CLK_BASE F_HM0_WDATA[0] (5.81:6.41:7.32) (5.85:6.46:7.42))
     (IOPATH CLK_BASE F_HM0_WDATA[10] (4.78:5.27:6.02) (4.88:5.39:6.19))
     (IOPATH CLK_BASE F_HM0_WDATA[11] (6.34:6.99:7.98) (6.37:7.04:8.07))
     (IOPATH CLK_BASE F_HM0_WDATA[12] (6.36:7.01:8.01) (6.37:7.03:8.07))
     (IOPATH CLK_BASE F_HM0_WDATA[13] (6.50:7.17:8.19) (6.75:7.46:8.56))
     (IOPATH CLK_BASE F_HM0_WDATA[14] (5.95:6.56:7.49) (6.35:7.01:8.04))
     (IOPATH CLK_BASE F_HM0_WDATA[15] (6.62:7.30:8.34) (6.78:7.49:8.59))
     (IOPATH CLK_BASE F_HM0_WDATA[16] (5.58:6.15:7.02) (5.69:6.28:7.21))
     (IOPATH CLK_BASE F_HM0_WDATA[17] (7.10:7.83:8.94) (7.39:8.16:9.37))
     (IOPATH CLK_BASE F_HM0_WDATA[18] (5.86:6.46:7.38) (5.88:6.50:7.45))
     (IOPATH CLK_BASE F_HM0_WDATA[19] (6.73:7.42:8.47) (6.95:7.67:8.80))
     (IOPATH CLK_BASE F_HM0_WDATA[1] (6.49:7.15:8.17) (6.49:7.17:8.22))
     (IOPATH CLK_BASE F_HM0_WDATA[20] (6.03:6.64:7.59) (6.02:6.64:7.62))
     (IOPATH CLK_BASE F_HM0_WDATA[21] (5.72:6.30:7.20) (5.70:6.29:7.22))
     (IOPATH CLK_BASE F_HM0_WDATA[22] (5.72:6.30:7.20) (5.79:6.40:7.34))
     (IOPATH CLK_BASE F_HM0_WDATA[23] (5.77:6.36:7.27) (5.71:6.31:7.24))
     (IOPATH CLK_BASE F_HM0_WDATA[24] (6.38:7.04:8.03) (6.76:7.47:8.57))
     (IOPATH CLK_BASE F_HM0_WDATA[25] (3.73:4.11:4.70) (3.92:4.33:4.97))
     (IOPATH CLK_BASE F_HM0_WDATA[26] (5.92:6.52:7.45) (6.20:6.84:7.85))
     (IOPATH CLK_BASE F_HM0_WDATA[27] (3.86:4.25:4.86) (4.07:4.49:5.15))
     (IOPATH CLK_BASE F_HM0_WDATA[28] (6.34:6.99:7.98) (6.56:7.24:8.31))
     (IOPATH CLK_BASE F_HM0_WDATA[29] (4.22:4.66:5.32) (4.34:4.79:5.50))
     (IOPATH CLK_BASE F_HM0_WDATA[2] (6.58:7.25:8.28) (6.66:7.35:8.44))
     (IOPATH CLK_BASE F_HM0_WDATA[30] (6.50:7.16:8.18) (6.43:7.10:8.14))
     (IOPATH CLK_BASE F_HM0_WDATA[31] (3.77:4.15:4.74) (3.95:4.36:5.00))
     (IOPATH CLK_BASE F_HM0_WDATA[3] (6.86:7.56:8.63) (7.13:7.87:9.03))
     (IOPATH CLK_BASE F_HM0_WDATA[4] (5.36:5.91:6.75) (5.28:5.83:6.69))
     (IOPATH CLK_BASE F_HM0_WDATA[5] (5.97:6.58:7.51) (5.88:6.50:7.45))
     (IOPATH CLK_BASE F_HM0_WDATA[6] (5.71:6.29:7.19) (5.98:6.61:7.58))
     (IOPATH CLK_BASE F_HM0_WDATA[7] (7.48:8.25:9.42) (7.27:8.02:9.21))
     (IOPATH CLK_BASE F_HM0_WDATA[8] (5.26:5.80:6.63) (5.61:6.19:7.11))
     (IOPATH CLK_BASE F_HM0_WDATA[9] (5.92:6.52:7.45) (5.21:5.75:6.60))
     (IOPATH CLK_BASE F_HM0_WRITE (5.80:6.53:7.46) (5.57:6.72:7.71))
     (IOPATH CLK_BASE MMUART0_TXD_USBC_DIR_MGPIO27B_OUT (9.81:12.08:13.80) (9.82:11.37:13.05))
  )
 )
 (TIMINGCHECK
     (SETUP (posedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (11.78:12.98:14.83))
     (SETUP (negedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (11.52:12.70:14.50))
     (HOLD (posedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (RECOVERY (posedge FPGA_MDDR_ARESET_N) (posedge CLK_BASE) (18.36:20.24:23.11))
     (HOLD (posedge FPGA_MDDR_ARESET_N) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (6.23:6.87:7.84))
     (SETUP (negedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (6.28:6.93:7.91))
     (HOLD (posedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (6.05:6.66:7.61))
     (SETUP (negedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (6.24:6.88:7.86))
     (HOLD (posedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (5.54:6.11:6.97))
     (SETUP (negedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (5.64:6.22:7.10))
     (HOLD (posedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (6.20:6.84:7.81))
     (SETUP (negedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (5.64:6.21:7.09))
     (HOLD (posedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (6.15:6.77:7.74))
     (SETUP (negedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (5.74:6.32:7.22))
     (HOLD (posedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (6.54:7.21:8.23))
     (SETUP (negedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (6.67:7.36:8.40))
     (HOLD (posedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (6.14:6.77:7.73))
     (SETUP (negedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (6.31:6.95:7.94))
     (HOLD (posedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (6.63:7.31:8.34))
     (SETUP (negedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (6.84:7.53:8.60))
     (HOLD (posedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (5.88:6.48:7.40))
     (SETUP (negedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (5.68:6.26:7.15))
     (HOLD (posedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (6.50:7.17:8.18))
     (SETUP (negedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (6.59:7.26:8.29))
     (HOLD (posedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (5.67:6.25:7.13))
     (SETUP (negedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (5.62:6.19:7.07))
     (HOLD (posedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (5.73:6.32:7.21))
     (SETUP (negedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (5.75:6.34:7.24))
     (HOLD (posedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (6.02:6.64:7.58))
     (SETUP (negedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (5.65:6.23:7.11))
     (HOLD (posedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (5.59:6.16:7.04))
     (SETUP (negedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (5.54:6.10:6.97))
     (HOLD (posedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (6.23:6.87:7.85))
     (SETUP (negedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (6.41:7.06:8.06))
     (HOLD (posedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (6.19:6.83:7.80))
     (SETUP (negedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (6.05:6.67:7.62))
     (HOLD (posedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (7.63:8.40:9.60))
     (SETUP (negedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (7.76:8.55:9.77))
     (HOLD (posedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (5.94:6.55:7.48))
     (SETUP (negedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (5.55:6.12:6.99))
     (HOLD (posedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (5.99:6.60:7.53))
     (SETUP (negedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (5.61:6.18:7.06))
     (HOLD (posedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (7.18:7.92:9.04))
     (SETUP (negedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (6.95:7.66:8.75))
     (HOLD (posedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (6.30:6.94:7.93))
     (SETUP (negedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (5.95:6.56:7.49))
     (HOLD (posedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (6.40:7.05:8.05))
     (SETUP (negedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (6.10:6.73:7.68))
     (HOLD (posedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (5.94:6.54:7.47))
     (SETUP (negedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (6.05:6.67:7.62))
     (HOLD (posedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (6.31:6.95:7.94))
     (SETUP (negedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (5.97:6.58:7.51))
     (HOLD (posedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (6.16:6.79:7.76))
     (SETUP (negedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (5.70:6.28:7.17))
     (HOLD (posedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (7.15:7.88:8.99))
     (SETUP (negedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (7.24:7.97:9.11))
     (HOLD (posedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (5.49:6.05:6.91))
     (SETUP (negedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (5.32:5.86:6.69))
     (HOLD (posedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (7.10:7.83:8.94))
     (SETUP (negedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (7.26:8.00:9.14))
     (HOLD (posedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (5.95:6.56:7.49))
     (SETUP (negedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (5.63:6.21:7.09))
     (HOLD (posedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (6.38:7.03:8.03))
     (SETUP (negedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (6.34:6.99:7.98))
     (HOLD (posedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (6.08:6.70:7.66))
     (SETUP (negedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (5.96:6.57:7.50))
     (HOLD (posedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (7.32:8.07:9.21))
     (SETUP (negedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (7.23:7.97:9.10))
     (HOLD (posedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (5.21:5.74:6.55))
     (SETUP (negedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (5.04:5.55:6.34))
     (HOLD (posedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (5.91:6.51:7.44))
     (SETUP (negedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (5.89:6.49:7.41))
     (HOLD (posedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (6.28:6.92:7.90))
     (SETUP (negedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (6.25:6.88:7.86))
     (HOLD (posedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (5.74:6.33:7.23))
     (SETUP (negedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (5.29:5.83:6.66))
     (HOLD (posedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (6.08:6.70:7.65))
     (SETUP (negedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (5.78:6.37:7.28))
     (HOLD (posedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (5.55:6.12:6.99))
     (SETUP (negedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (5.23:5.76:6.58))
     (HOLD (posedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (5.64:6.21:7.09))
     (SETUP (negedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (5.75:6.34:7.24))
     (HOLD (posedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (6.07:6.69:7.64))
     (SETUP (negedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (6.02:6.64:7.58))
     (HOLD (posedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (5.62:6.19:7.07))
     (SETUP (negedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (5.49:6.06:6.92))
     (HOLD (posedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (5.57:6.14:7.01))
     (SETUP (negedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (5.45:6.01:6.86))
     (HOLD (posedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (6.21:6.85:7.82))
     (SETUP (negedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (6.15:6.78:7.74))
     (HOLD (posedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (6.29:6.93:7.92))
     (SETUP (negedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (6.27:6.91:7.89))
     (HOLD (posedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (6.86:7.55:8.63))
     (SETUP (negedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (6.67:7.35:8.39))
     (HOLD (posedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (6.31:6.96:7.94))
     (SETUP (negedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (6.02:6.63:7.57))
     (HOLD (posedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (8.86:9.77:11.16))
     (SETUP (negedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (9.54:10.51:12.00))
     (HOLD (posedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (5.88:6.48:7.40))
     (SETUP (negedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (5.61:6.18:7.06))
     (HOLD (posedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (6.54:7.20:8.23))
     (SETUP (negedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (6.47:7.13:8.14))
     (HOLD (posedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (6.27:6.91:7.89))
     (SETUP (negedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (6.31:6.95:7.94))
     (HOLD (posedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (6.68:7.36:8.40))
     (SETUP (negedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (6.64:7.32:8.36))
     (HOLD (posedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (6.31:6.95:7.94))
     (SETUP (negedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (6.01:6.62:7.56))
     (HOLD (posedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (6.33:6.98:7.97))
     (SETUP (negedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (6.53:7.20:8.22))
     (HOLD (posedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (6.77:7.46:8.52))
     (SETUP (negedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (6.64:7.32:8.36))
     (HOLD (posedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (6.66:7.34:8.39))
     (SETUP (negedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (6.77:7.47:8.53))
     (HOLD (posedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (6.72:7.40:8.45))
     (SETUP (negedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (6.81:7.50:8.57))
     (HOLD (posedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (6.31:6.95:7.94))
     (SETUP (negedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (5.86:6.45:7.37))
     (HOLD (posedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (5.97:6.58:7.52))
     (SETUP (negedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (5.86:6.45:7.37))
     (HOLD (posedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (6.00:6.61:7.55))
     (SETUP (negedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (5.98:6.59:7.53))
     (HOLD (posedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (6.19:6.82:7.79))
     (SETUP (negedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (6.12:6.74:7.70))
     (HOLD (posedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (6.26:6.90:7.88))
     (SETUP (negedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (6.33:6.98:7.97))
     (HOLD (posedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (6.65:7.33:8.37))
     (SETUP (negedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (6.59:7.26:8.29))
     (HOLD (posedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (5.84:6.44:7.35))
     (SETUP (negedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (5.80:6.39:7.30))
     (HOLD (posedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (5.96:6.57:7.50))
     (SETUP (negedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (5.80:6.39:7.30))
     (HOLD (posedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (6.23:6.87:7.84))
     (SETUP (negedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (5.66:6.24:7.12))
     (HOLD (posedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (5.90:6.50:7.43))
     (SETUP (negedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (5.70:6.29:7.18))
     (HOLD (posedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (5.76:6.35:7.25))
     (SETUP (negedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (5.46:6.02:6.88))
     (HOLD (posedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (6.17:6.80:7.77))
     (SETUP (negedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (6.12:6.74:7.70))
     (HOLD (posedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (5.76:6.35:7.25))
     (SETUP (negedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (5.57:6.14:7.01))
     (HOLD (posedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (5.67:6.25:7.14))
     (SETUP (negedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (5.55:6.12:6.98))
     (HOLD (posedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (6.56:7.22:8.25))
     (SETUP (negedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (5.90:6.51:7.43))
     (HOLD (posedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (5.99:6.60:7.53))
     (SETUP (negedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (5.68:6.25:7.14))
     (HOLD (posedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (5.97:6.57:7.51))
     (SETUP (negedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (5.73:6.32:7.22))
     (HOLD (posedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (5.65:6.23:7.11))
     (SETUP (negedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (5.29:5.83:6.66))
     (HOLD (posedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (6.29:6.94:7.92))
     (SETUP (negedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (6.24:6.87:7.85))
     (HOLD (posedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (6.28:6.92:7.90))
     (SETUP (negedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (5.46:6.02:6.88))
     (HOLD (posedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (5.60:6.17:7.05))
     (SETUP (negedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (5.53:6.10:6.96))
     (HOLD (posedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (5.90:6.51:7.43))
     (SETUP (negedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (5.87:6.47:7.39))
     (HOLD (posedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (6.20:6.83:7.81))
     (SETUP (negedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (5.96:6.57:7.51))
     (HOLD (posedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (6.11:6.73:7.69))
     (SETUP (negedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (5.82:6.42:7.33))
     (HOLD (posedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (7.15:7.88:9.00))
     (SETUP (negedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (7.32:8.06:9.21))
     (HOLD (posedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (6.33:6.98:7.97))
     (SETUP (negedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (6.20:6.83:7.80))
     (HOLD (posedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (7.44:8.20:9.36))
     (SETUP (negedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (6.59:7.26:8.30))
     (HOLD (posedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (7.67:8.45:9.65))
     (SETUP (negedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (6.73:7.42:8.47))
     (HOLD (posedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (7.07:7.79:8.90))
     (SETUP (negedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (6.40:7.05:8.05))
     (HOLD (posedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (6.41:7.06:8.06))
     (SETUP (negedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (5.73:6.32:7.21))
     (HOLD (posedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (6.02:6.63:7.57))
     (SETUP (negedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (5.55:6.12:6.99))
     (HOLD (posedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (6.14:6.77:7.73))
     (SETUP (negedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (5.89:6.50:7.42))
     (HOLD (posedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (6.15:6.77:7.74))
     (SETUP (negedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (6.52:7.18:8.20))
     (HOLD (posedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (6.17:6.79:7.76))
     (SETUP (negedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (6.26:6.90:7.88))
     (HOLD (posedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (7.89:8.70:9.93))
     (SETUP (negedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (7.62:8.39:9.59))
     (HOLD (posedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (6.89:7.59:8.67))
     (SETUP (negedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (6.62:7.30:8.33))
     (HOLD (posedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (5.75:6.34:7.24))
     (SETUP (negedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (5.65:6.22:7.11))
     (HOLD (posedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (10.30:11.35:12.96))
     (SETUP (negedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (9.91:10.92:12.47))
     (HOLD (posedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_BREADY) (posedge CLK_BASE) (10.31:11.36:12.97))
     (SETUP (negedge F_BREADY) (posedge CLK_BASE) (9.50:10.47:11.96))
     (HOLD (posedge F_BREADY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_BREADY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[0]) (posedge CLK_BASE) (10.89:12.00:13.70))
     (SETUP (negedge F_FM0_ADDR[0]) (posedge CLK_BASE) (10.60:11.68:13.34))
     (HOLD (posedge F_FM0_ADDR[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[10]) (posedge CLK_BASE) (10.31:11.36:12.98))
     (SETUP (negedge F_FM0_ADDR[10]) (posedge CLK_BASE) (9.74:10.73:12.26))
     (HOLD (posedge F_FM0_ADDR[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[11]) (posedge CLK_BASE) (11.05:12.18:13.91))
     (SETUP (negedge F_FM0_ADDR[11]) (posedge CLK_BASE) (10.51:11.59:13.23))
     (HOLD (posedge F_FM0_ADDR[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[12]) (posedge CLK_BASE) (11.12:12.25:13.99))
     (SETUP (negedge F_FM0_ADDR[12]) (posedge CLK_BASE) (10.72:11.81:13.49))
     (HOLD (posedge F_FM0_ADDR[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[13]) (posedge CLK_BASE) (12.65:13.94:15.92))
     (SETUP (negedge F_FM0_ADDR[13]) (posedge CLK_BASE) (11.95:13.17:15.04))
     (HOLD (posedge F_FM0_ADDR[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[14]) (posedge CLK_BASE) (12.05:13.28:15.17))
     (SETUP (negedge F_FM0_ADDR[14]) (posedge CLK_BASE) (11.35:12.51:14.29))
     (HOLD (posedge F_FM0_ADDR[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[15]) (posedge CLK_BASE) (11.97:13.19:15.06))
     (SETUP (negedge F_FM0_ADDR[15]) (posedge CLK_BASE) (11.27:12.42:14.18))
     (HOLD (posedge F_FM0_ADDR[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[16]) (posedge CLK_BASE) (11.82:13.03:14.88))
     (SETUP (negedge F_FM0_ADDR[16]) (posedge CLK_BASE) (11.12:12.26:14.00))
     (HOLD (posedge F_FM0_ADDR[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[17]) (posedge CLK_BASE) (11.35:12.51:14.28))
     (SETUP (negedge F_FM0_ADDR[17]) (posedge CLK_BASE) (10.93:12.05:13.76))
     (HOLD (posedge F_FM0_ADDR[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[18]) (posedge CLK_BASE) (11.80:13.01:14.85))
     (SETUP (negedge F_FM0_ADDR[18]) (posedge CLK_BASE) (11.10:12.24:13.98))
     (HOLD (posedge F_FM0_ADDR[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[19]) (posedge CLK_BASE) (8.56:9.44:10.78))
     (SETUP (negedge F_FM0_ADDR[19]) (posedge CLK_BASE) (7.87:8.67:9.90))
     (HOLD (posedge F_FM0_ADDR[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[1]) (posedge CLK_BASE) (10.12:11.15:12.74))
     (SETUP (negedge F_FM0_ADDR[1]) (posedge CLK_BASE) (9.42:10.39:11.86))
     (HOLD (posedge F_FM0_ADDR[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[20]) (posedge CLK_BASE) (10.65:11.73:13.40))
     (SETUP (negedge F_FM0_ADDR[20]) (posedge CLK_BASE) (10.01:11.03:12.60))
     (HOLD (posedge F_FM0_ADDR[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[21]) (posedge CLK_BASE) (8.31:9.15:10.45))
     (SETUP (negedge F_FM0_ADDR[21]) (posedge CLK_BASE) (8.19:9.03:10.31))
     (HOLD (posedge F_FM0_ADDR[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[22]) (posedge CLK_BASE) (10.64:11.73:13.39))
     (SETUP (negedge F_FM0_ADDR[22]) (posedge CLK_BASE) (10.50:11.57:13.21))
     (HOLD (posedge F_FM0_ADDR[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[23]) (posedge CLK_BASE) (8.59:9.47:10.81))
     (SETUP (negedge F_FM0_ADDR[23]) (posedge CLK_BASE) (8.19:9.03:10.31))
     (HOLD (posedge F_FM0_ADDR[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[24]) (posedge CLK_BASE) (8.74:9.63:11.00))
     (SETUP (negedge F_FM0_ADDR[24]) (posedge CLK_BASE) (8.31:9.16:10.46))
     (HOLD (posedge F_FM0_ADDR[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[25]) (posedge CLK_BASE) (9.19:10.12:11.56))
     (SETUP (negedge F_FM0_ADDR[25]) (posedge CLK_BASE) (8.49:9.35:10.68))
     (HOLD (posedge F_FM0_ADDR[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[26]) (posedge CLK_BASE) (9.52:10.49:11.98))
     (SETUP (negedge F_FM0_ADDR[26]) (posedge CLK_BASE) (8.82:9.72:11.10))
     (HOLD (posedge F_FM0_ADDR[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[27]) (posedge CLK_BASE) (11.95:13.17:15.05))
     (SETUP (negedge F_FM0_ADDR[27]) (posedge CLK_BASE) (11.26:12.40:14.17))
     (HOLD (posedge F_FM0_ADDR[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[28]) (posedge CLK_BASE) (9.41:10.37:11.84))
     (SETUP (negedge F_FM0_ADDR[28]) (posedge CLK_BASE) (8.71:9.60:10.97))
     (HOLD (posedge F_FM0_ADDR[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[29]) (posedge CLK_BASE) (7.28:8.02:9.16))
     (SETUP (negedge F_FM0_ADDR[29]) (posedge CLK_BASE) (7.12:7.84:8.96))
     (HOLD (posedge F_FM0_ADDR[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[2]) (posedge CLK_BASE) (6.95:7.66:8.74))
     (SETUP (negedge F_FM0_ADDR[2]) (posedge CLK_BASE) (6.81:7.50:8.57))
     (HOLD (posedge F_FM0_ADDR[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[30]) (posedge CLK_BASE) (8.52:9.39:10.72))
     (SETUP (negedge F_FM0_ADDR[30]) (posedge CLK_BASE) (7.82:8.62:9.84))
     (HOLD (posedge F_FM0_ADDR[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[31]) (posedge CLK_BASE) (7.82:8.62:9.85))
     (SETUP (negedge F_FM0_ADDR[31]) (posedge CLK_BASE) (7.60:8.38:9.57))
     (HOLD (posedge F_FM0_ADDR[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[3]) (posedge CLK_BASE) (11.17:12.31:14.05))
     (SETUP (negedge F_FM0_ADDR[3]) (posedge CLK_BASE) (10.47:11.54:13.17))
     (HOLD (posedge F_FM0_ADDR[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[4]) (posedge CLK_BASE) (13.31:14.66:16.75))
     (SETUP (negedge F_FM0_ADDR[4]) (posedge CLK_BASE) (12.72:14.02:16.01))
     (HOLD (posedge F_FM0_ADDR[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[5]) (posedge CLK_BASE) (10.41:11.48:13.11))
     (SETUP (negedge F_FM0_ADDR[5]) (posedge CLK_BASE) (10.05:11.07:12.64))
     (HOLD (posedge F_FM0_ADDR[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[6]) (posedge CLK_BASE) (12.40:13.67:15.61))
     (SETUP (negedge F_FM0_ADDR[6]) (posedge CLK_BASE) (12.24:13.49:15.40))
     (HOLD (posedge F_FM0_ADDR[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[7]) (posedge CLK_BASE) (11.68:12.87:14.70))
     (SETUP (negedge F_FM0_ADDR[7]) (posedge CLK_BASE) (11.06:12.19:13.92))
     (HOLD (posedge F_FM0_ADDR[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[8]) (posedge CLK_BASE) (11.59:12.77:14.58))
     (SETUP (negedge F_FM0_ADDR[8]) (posedge CLK_BASE) (11.04:12.16:13.89))
     (HOLD (posedge F_FM0_ADDR[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[9]) (posedge CLK_BASE) (10.02:11.04:12.61))
     (SETUP (negedge F_FM0_ADDR[9]) (posedge CLK_BASE) (9.33:10.28:11.74))
     (HOLD (posedge F_FM0_ADDR[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ENABLE) (posedge CLK_BASE) (12.45:13.72:15.66))
     (SETUP (negedge F_FM0_ENABLE) (posedge CLK_BASE) (12.14:13.38:15.28))
     (HOLD (posedge F_FM0_ENABLE) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ENABLE) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_SEL) (posedge CLK_BASE) (14.11:15.54:17.75))
     (SETUP (negedge F_FM0_SEL) (posedge CLK_BASE) (11.42:12.58:14.37))
     (HOLD (posedge F_FM0_SEL) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_SEL) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[0]) (posedge CLK_BASE) (5.03:5.54:6.32))
     (SETUP (negedge F_FM0_WDATA[0]) (posedge CLK_BASE) (5.35:5.90:6.74))
     (HOLD (posedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[10]) (posedge CLK_BASE) (5.63:6.20:7.08))
     (SETUP (negedge F_FM0_WDATA[10]) (posedge CLK_BASE) (5.74:6.32:7.22))
     (HOLD (posedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[11]) (posedge CLK_BASE) (5.10:5.63:6.42))
     (SETUP (negedge F_FM0_WDATA[11]) (posedge CLK_BASE) (5.25:5.78:6.61))
     (HOLD (posedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[12]) (posedge CLK_BASE) (5.21:5.74:6.56))
     (SETUP (negedge F_FM0_WDATA[12]) (posedge CLK_BASE) (5.13:5.66:6.46))
     (HOLD (posedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[13]) (posedge CLK_BASE) (5.16:5.69:6.49))
     (SETUP (negedge F_FM0_WDATA[13]) (posedge CLK_BASE) (5.10:5.62:6.42))
     (HOLD (posedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[14]) (posedge CLK_BASE) (5.04:5.56:6.35))
     (SETUP (negedge F_FM0_WDATA[14]) (posedge CLK_BASE) (5.41:5.97:6.82))
     (HOLD (posedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[15]) (posedge CLK_BASE) (5.08:5.60:6.40))
     (SETUP (negedge F_FM0_WDATA[15]) (posedge CLK_BASE) (5.32:5.86:6.70))
     (HOLD (posedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[16]) (posedge CLK_BASE) (5.03:5.54:6.33))
     (SETUP (negedge F_FM0_WDATA[16]) (posedge CLK_BASE) (5.16:5.69:6.50))
     (HOLD (posedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[17]) (posedge CLK_BASE) (5.06:5.58:6.37))
     (SETUP (negedge F_FM0_WDATA[17]) (posedge CLK_BASE) (5.19:5.72:6.53))
     (HOLD (posedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[18]) (posedge CLK_BASE) (5.44:6.00:6.85))
     (SETUP (negedge F_FM0_WDATA[18]) (posedge CLK_BASE) (5.49:6.05:6.91))
     (HOLD (posedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[19]) (posedge CLK_BASE) (5.24:5.78:6.60))
     (SETUP (negedge F_FM0_WDATA[19]) (posedge CLK_BASE) (5.34:5.89:6.73))
     (HOLD (posedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[1]) (posedge CLK_BASE) (5.14:5.67:6.47))
     (SETUP (negedge F_FM0_WDATA[1]) (posedge CLK_BASE) (5.06:5.57:6.36))
     (HOLD (posedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[20]) (posedge CLK_BASE) (5.04:5.55:6.34))
     (SETUP (negedge F_FM0_WDATA[20]) (posedge CLK_BASE) (5.19:5.72:6.54))
     (HOLD (posedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[21]) (posedge CLK_BASE) (4.97:5.48:6.26))
     (SETUP (negedge F_FM0_WDATA[21]) (posedge CLK_BASE) (5.04:5.55:6.34))
     (HOLD (posedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[22]) (posedge CLK_BASE) (4.96:5.46:6.24))
     (SETUP (negedge F_FM0_WDATA[22]) (posedge CLK_BASE) (5.02:5.53:6.32))
     (HOLD (posedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[23]) (posedge CLK_BASE) (5.18:5.71:6.52))
     (SETUP (negedge F_FM0_WDATA[23]) (posedge CLK_BASE) (5.24:5.77:6.59))
     (HOLD (posedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[24]) (posedge CLK_BASE) (5.21:5.74:6.56))
     (SETUP (negedge F_FM0_WDATA[24]) (posedge CLK_BASE) (5.31:5.85:6.68))
     (HOLD (posedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[25]) (posedge CLK_BASE) (5.90:6.50:7.43))
     (SETUP (negedge F_FM0_WDATA[25]) (posedge CLK_BASE) (5.75:6.34:7.24))
     (HOLD (posedge F_FM0_WDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[26]) (posedge CLK_BASE) (5.37:5.92:6.76))
     (SETUP (negedge F_FM0_WDATA[26]) (posedge CLK_BASE) (5.46:6.01:6.87))
     (HOLD (posedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[27]) (posedge CLK_BASE) (5.24:5.78:6.60))
     (SETUP (negedge F_FM0_WDATA[27]) (posedge CLK_BASE) (5.32:5.86:6.70))
     (HOLD (posedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[28]) (posedge CLK_BASE) (5.62:6.20:7.08))
     (SETUP (negedge F_FM0_WDATA[28]) (posedge CLK_BASE) (5.73:6.31:7.21))
     (HOLD (posedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[29]) (posedge CLK_BASE) (5.35:5.90:6.74))
     (SETUP (negedge F_FM0_WDATA[29]) (posedge CLK_BASE) (5.45:6.00:6.86))
     (HOLD (posedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[2]) (posedge CLK_BASE) (5.11:5.63:6.43))
     (SETUP (negedge F_FM0_WDATA[2]) (posedge CLK_BASE) (5.03:5.54:6.33))
     (HOLD (posedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[30]) (posedge CLK_BASE) (5.17:5.70:6.50))
     (SETUP (negedge F_FM0_WDATA[30]) (posedge CLK_BASE) (5.22:5.75:6.56))
     (HOLD (posedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[31]) (posedge CLK_BASE) (5.26:5.80:6.62))
     (SETUP (negedge F_FM0_WDATA[31]) (posedge CLK_BASE) (5.32:5.86:6.69))
     (HOLD (posedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[3]) (posedge CLK_BASE) (5.07:5.59:6.38))
     (SETUP (negedge F_FM0_WDATA[3]) (posedge CLK_BASE) (5.32:5.86:6.69))
     (HOLD (posedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[4]) (posedge CLK_BASE) (5.08:5.60:6.40))
     (SETUP (negedge F_FM0_WDATA[4]) (posedge CLK_BASE) (4.98:5.49:6.27))
     (HOLD (posedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[5]) (posedge CLK_BASE) (5.07:5.59:6.39))
     (SETUP (negedge F_FM0_WDATA[5]) (posedge CLK_BASE) (5.45:6.01:6.86))
     (HOLD (posedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[6]) (posedge CLK_BASE) (5.08:5.60:6.40))
     (SETUP (negedge F_FM0_WDATA[6]) (posedge CLK_BASE) (5.22:5.75:6.57))
     (HOLD (posedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[7]) (posedge CLK_BASE) (5.21:5.74:6.55))
     (SETUP (negedge F_FM0_WDATA[7]) (posedge CLK_BASE) (5.52:6.08:6.94))
     (HOLD (posedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[8]) (posedge CLK_BASE) (5.45:6.00:6.86))
     (SETUP (negedge F_FM0_WDATA[8]) (posedge CLK_BASE) (5.49:6.05:6.90))
     (HOLD (posedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[9]) (posedge CLK_BASE) (4.99:5.50:6.28))
     (SETUP (negedge F_FM0_WDATA[9]) (posedge CLK_BASE) (5.17:5.70:6.51))
     (HOLD (posedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WRITE) (posedge CLK_BASE) (11.12:12.26:14.00))
     (SETUP (negedge F_FM0_WRITE) (posedge CLK_BASE) (10.50:11.57:13.22))
     (HOLD (posedge F_FM0_WRITE) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WRITE) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[0]) (posedge CLK_BASE) (7.19:7.93:9.05))
     (SETUP (negedge F_HM0_RDATA[0]) (posedge CLK_BASE) (6.60:7.27:8.31))
     (HOLD (posedge F_HM0_RDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[10]) (posedge CLK_BASE) (6.23:6.87:7.85))
     (SETUP (negedge F_HM0_RDATA[10]) (posedge CLK_BASE) (5.75:6.33:7.23))
     (HOLD (posedge F_HM0_RDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[11]) (posedge CLK_BASE) (6.81:7.51:8.57))
     (SETUP (negedge F_HM0_RDATA[11]) (posedge CLK_BASE) (6.26:6.89:7.87))
     (HOLD (posedge F_HM0_RDATA[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[12]) (posedge CLK_BASE) (6.43:7.09:8.09))
     (SETUP (negedge F_HM0_RDATA[12]) (posedge CLK_BASE) (6.24:6.88:7.85))
     (HOLD (posedge F_HM0_RDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[13]) (posedge CLK_BASE) (6.89:7.60:8.68))
     (SETUP (negedge F_HM0_RDATA[13]) (posedge CLK_BASE) (6.32:6.96:7.95))
     (HOLD (posedge F_HM0_RDATA[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[14]) (posedge CLK_BASE) (6.51:7.18:8.20))
     (SETUP (negedge F_HM0_RDATA[14]) (posedge CLK_BASE) (6.03:6.64:7.59))
     (HOLD (posedge F_HM0_RDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[15]) (posedge CLK_BASE) (6.46:7.11:8.12))
     (SETUP (negedge F_HM0_RDATA[15]) (posedge CLK_BASE) (5.96:6.57:7.50))
     (HOLD (posedge F_HM0_RDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[16]) (posedge CLK_BASE) (6.84:7.53:8.60))
     (SETUP (negedge F_HM0_RDATA[16]) (posedge CLK_BASE) (6.29:6.93:7.91))
     (HOLD (posedge F_HM0_RDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[17]) (posedge CLK_BASE) (6.74:7.42:8.48))
     (SETUP (negedge F_HM0_RDATA[17]) (posedge CLK_BASE) (6.18:6.81:7.78))
     (HOLD (posedge F_HM0_RDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[18]) (posedge CLK_BASE) (6.24:6.88:7.85))
     (SETUP (negedge F_HM0_RDATA[18]) (posedge CLK_BASE) (5.97:6.58:7.51))
     (HOLD (posedge F_HM0_RDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[19]) (posedge CLK_BASE) (6.63:7.31:8.35))
     (SETUP (negedge F_HM0_RDATA[19]) (posedge CLK_BASE) (6.20:6.83:7.80))
     (HOLD (posedge F_HM0_RDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[1]) (posedge CLK_BASE) (6.66:7.34:8.38))
     (SETUP (negedge F_HM0_RDATA[1]) (posedge CLK_BASE) (6.29:6.94:7.92))
     (HOLD (posedge F_HM0_RDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[20]) (posedge CLK_BASE) (6.72:7.40:8.45))
     (SETUP (negedge F_HM0_RDATA[20]) (posedge CLK_BASE) (6.31:6.96:7.95))
     (HOLD (posedge F_HM0_RDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[21]) (posedge CLK_BASE) (6.88:7.58:8.66))
     (SETUP (negedge F_HM0_RDATA[21]) (posedge CLK_BASE) (6.48:7.14:8.15))
     (HOLD (posedge F_HM0_RDATA[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[22]) (posedge CLK_BASE) (6.92:7.63:8.71))
     (SETUP (negedge F_HM0_RDATA[22]) (posedge CLK_BASE) (6.51:7.17:8.19))
     (HOLD (posedge F_HM0_RDATA[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[23]) (posedge CLK_BASE) (7.30:8.05:9.19))
     (SETUP (negedge F_HM0_RDATA[23]) (posedge CLK_BASE) (6.76:7.45:8.51))
     (HOLD (posedge F_HM0_RDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[24]) (posedge CLK_BASE) (6.71:7.40:8.45))
     (SETUP (negedge F_HM0_RDATA[24]) (posedge CLK_BASE) (6.24:6.88:7.85))
     (HOLD (posedge F_HM0_RDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[25]) (posedge CLK_BASE) (6.49:7.16:8.17))
     (SETUP (negedge F_HM0_RDATA[25]) (posedge CLK_BASE) (6.12:6.75:7.71))
     (HOLD (posedge F_HM0_RDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[26]) (posedge CLK_BASE) (6.20:6.83:7.80))
     (SETUP (negedge F_HM0_RDATA[26]) (posedge CLK_BASE) (5.67:6.25:7.14))
     (HOLD (posedge F_HM0_RDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[27]) (posedge CLK_BASE) (6.47:7.13:8.14))
     (SETUP (negedge F_HM0_RDATA[27]) (posedge CLK_BASE) (5.95:6.56:7.49))
     (HOLD (posedge F_HM0_RDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[28]) (posedge CLK_BASE) (6.51:7.18:8.20))
     (SETUP (negedge F_HM0_RDATA[28]) (posedge CLK_BASE) (6.15:6.77:7.74))
     (HOLD (posedge F_HM0_RDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[29]) (posedge CLK_BASE) (7.01:7.72:8.82))
     (SETUP (negedge F_HM0_RDATA[29]) (posedge CLK_BASE) (6.53:7.20:8.22))
     (HOLD (posedge F_HM0_RDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[2]) (posedge CLK_BASE) (6.49:7.15:8.16))
     (SETUP (negedge F_HM0_RDATA[2]) (posedge CLK_BASE) (5.91:6.51:7.43))
     (HOLD (posedge F_HM0_RDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[30]) (posedge CLK_BASE) (6.98:7.69:8.78))
     (SETUP (negedge F_HM0_RDATA[30]) (posedge CLK_BASE) (6.54:7.20:8.23))
     (HOLD (posedge F_HM0_RDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[31]) (posedge CLK_BASE) (6.29:6.93:7.92))
     (SETUP (negedge F_HM0_RDATA[31]) (posedge CLK_BASE) (5.73:6.31:7.21))
     (HOLD (posedge F_HM0_RDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[3]) (posedge CLK_BASE) (8.26:9.10:10.39))
     (SETUP (negedge F_HM0_RDATA[3]) (posedge CLK_BASE) (7.47:8.23:9.40))
     (HOLD (posedge F_HM0_RDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[4]) (posedge CLK_BASE) (7.81:8.61:9.83))
     (SETUP (negedge F_HM0_RDATA[4]) (posedge CLK_BASE) (7.17:7.90:9.02))
     (HOLD (posedge F_HM0_RDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[5]) (posedge CLK_BASE) (6.76:7.45:8.51))
     (SETUP (negedge F_HM0_RDATA[5]) (posedge CLK_BASE) (6.26:6.90:7.88))
     (HOLD (posedge F_HM0_RDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[6]) (posedge CLK_BASE) (6.92:7.63:8.71))
     (SETUP (negedge F_HM0_RDATA[6]) (posedge CLK_BASE) (6.33:6.98:7.97))
     (HOLD (posedge F_HM0_RDATA[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[7]) (posedge CLK_BASE) (6.03:6.65:7.59))
     (SETUP (negedge F_HM0_RDATA[7]) (posedge CLK_BASE) (5.54:6.10:6.97))
     (HOLD (posedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[8]) (posedge CLK_BASE) (6.67:7.35:8.40))
     (SETUP (negedge F_HM0_RDATA[8]) (posedge CLK_BASE) (6.13:6.75:7.71))
     (HOLD (posedge F_HM0_RDATA[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[9]) (posedge CLK_BASE) (7.26:8.00:9.14))
     (SETUP (negedge F_HM0_RDATA[9]) (posedge CLK_BASE) (6.98:7.69:8.78))
     (HOLD (posedge F_HM0_RDATA[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_READY) (posedge CLK_BASE) (14.17:15.62:17.84))
     (SETUP (negedge F_HM0_READY) (posedge CLK_BASE) (14.90:16.42:18.75))
     (HOLD (posedge F_HM0_READY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_READY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RESP) (posedge CLK_BASE) (10.93:12.05:13.76))
     (SETUP (negedge F_HM0_RESP) (posedge CLK_BASE) (9.67:10.66:12.17))
     (HOLD (posedge F_HM0_RESP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RESP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_RMW_AXI) (posedge CLK_BASE) (5.74:6.32:7.22))
     (SETUP (negedge F_RMW_AXI) (posedge CLK_BASE) (5.64:6.22:7.10))
     (HOLD (posedge F_RMW_AXI) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_RMW_AXI) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_RREADY) (posedge CLK_BASE) (6.52:7.19:8.21))
     (SETUP (negedge F_RREADY) (posedge CLK_BASE) (6.44:7.09:8.10))
     (HOLD (posedge F_RREADY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_RREADY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (5.43:5.99:6.84))
     (SETUP (negedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (5.53:6.09:6.95))
     (HOLD (posedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (6.40:7.06:8.06))
     (SETUP (negedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (5.65:6.22:7.10))
     (HOLD (posedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (6.50:7.17:8.19))
     (SETUP (negedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (6.38:7.03:8.03))
     (HOLD (posedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (6.10:6.73:7.68))
     (SETUP (negedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (5.47:6.03:6.89))
     (HOLD (posedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (6.34:6.98:7.97))
     (SETUP (negedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (5.91:6.52:7.44))
     (HOLD (posedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (5.86:6.46:7.37))
     (SETUP (negedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (5.69:6.28:7.17))
     (HOLD (posedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (6.97:7.68:8.77))
     (SETUP (negedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (6.31:6.95:7.94))
     (HOLD (posedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (6.50:7.16:8.18))
     (SETUP (negedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (6.04:6.66:7.60))
     (HOLD (posedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (6.59:7.27:8.30))
     (SETUP (negedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (6.50:7.16:8.18))
     (HOLD (posedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (6.21:6.84:7.81))
     (SETUP (negedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (5.65:6.22:7.11))
     (HOLD (posedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (6.86:7.56:8.63))
     (SETUP (negedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (6.11:6.73:7.69))
     (HOLD (posedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (7.26:8.00:9.14))
     (SETUP (negedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (6.27:6.91:7.89))
     (HOLD (posedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (6.67:7.36:8.40))
     (SETUP (negedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (6.33:6.98:7.97))
     (HOLD (posedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (6.23:6.87:7.84))
     (SETUP (negedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (5.63:6.21:7.09))
     (HOLD (posedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (6.22:6.86:7.83))
     (SETUP (negedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (6.39:7.05:8.05))
     (HOLD (posedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (6.64:7.31:8.35))
     (SETUP (negedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (6.03:6.65:7.59))
     (HOLD (posedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (6.25:6.88:7.86))
     (SETUP (negedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (5.66:6.24:7.12))
     (HOLD (posedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (5.80:6.39:7.29))
     (SETUP (negedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (5.35:5.89:6.73))
     (HOLD (posedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (6.20:6.84:7.81))
     (SETUP (negedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (6.14:6.76:7.72))
     (HOLD (posedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (7.58:8.35:9.53))
     (SETUP (negedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (6.61:7.28:8.31))
     (HOLD (posedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (6.33:6.98:7.97))
     (SETUP (negedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (5.99:6.60:7.54))
     (HOLD (posedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (6.90:7.60:8.68))
     (SETUP (negedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (6.95:7.66:8.74))
     (HOLD (posedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (5.33:5.88:6.71))
     (SETUP (negedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (5.27:5.81:6.63))
     (HOLD (posedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (6.05:6.66:7.61))
     (SETUP (negedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (5.58:6.15:7.03))
     (HOLD (posedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (6.49:7.15:8.17))
     (SETUP (negedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (6.32:6.96:7.95))
     (HOLD (posedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (5.94:6.55:7.48))
     (SETUP (negedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (5.72:6.31:7.20))
     (HOLD (posedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (6.00:6.61:7.55))
     (SETUP (negedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (5.84:6.44:7.35))
     (HOLD (posedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (6.77:7.46:8.52))
     (SETUP (negedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (6.79:7.49:8.55))
     (HOLD (posedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (6.88:7.58:8.66))
     (SETUP (negedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (6.12:6.75:7.70))
     (HOLD (posedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (6.90:7.60:8.68))
     (SETUP (negedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (6.63:7.30:8.34))
     (HOLD (posedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (5.96:6.56:7.50))
     (SETUP (negedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (5.84:6.43:7.35))
     (HOLD (posedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (6.03:6.64:7.59))
     (SETUP (negedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (5.83:6.43:7.34))
     (HOLD (posedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (6.49:7.15:8.16))
     (SETUP (negedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (5.91:6.52:7.44))
     (HOLD (posedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (7.28:8.03:9.17))
     (SETUP (negedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (6.45:7.11:8.12))
     (HOLD (posedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (7.66:8.45:9.64))
     (SETUP (negedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (6.65:7.33:8.37))
     (HOLD (posedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (6.73:7.42:8.47))
     (SETUP (negedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (6.13:6.76:7.72))
     (HOLD (posedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (6.06:6.68:7.62))
     (SETUP (negedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (5.94:6.55:7.48))
     (HOLD (posedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (6.62:7.29:8.33))
     (SETUP (negedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (6.56:7.23:8.25))
     (HOLD (posedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (8.64:9.52:10.87))
     (SETUP (negedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (7.71:8.50:9.71))
     (HOLD (posedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (6.00:6.61:7.55))
     (SETUP (negedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (5.76:6.35:7.25))
     (HOLD (posedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (6.79:7.48:8.54))
     (SETUP (negedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (6.45:7.11:8.12))
     (HOLD (posedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (7.12:7.84:8.96))
     (SETUP (negedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (6.29:6.93:7.91))
     (HOLD (posedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (7.47:8.23:9.40))
     (SETUP (negedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (7.26:8.00:9.14))
     (HOLD (posedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (5.65:6.22:7.11))
     (SETUP (negedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (5.72:6.31:7.20))
     (HOLD (posedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (6.88:7.58:8.66))
     (SETUP (negedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (6.36:7.01:8.00))
     (HOLD (posedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (5.99:6.60:7.54))
     (SETUP (negedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (5.71:6.29:7.19))
     (HOLD (posedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (6.11:6.74:7.69))
     (SETUP (negedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (5.95:6.56:7.49))
     (HOLD (posedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (6.54:7.20:8.23))
     (SETUP (negedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (6.28:6.92:7.91))
     (HOLD (posedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (7.00:7.72:8.81))
     (SETUP (negedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (6.91:7.61:8.69))
     (HOLD (posedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (6.81:7.50:8.57))
     (SETUP (negedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (6.75:7.44:8.50))
     (HOLD (posedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (6.93:7.64:8.73))
     (SETUP (negedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (6.78:7.47:8.53))
     (HOLD (posedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (7.47:8.23:9.40))
     (SETUP (negedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (6.44:7.09:8.10))
     (HOLD (posedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (5.90:6.50:7.42))
     (SETUP (negedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (5.76:6.35:7.25))
     (HOLD (posedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (5.80:6.39:7.30))
     (SETUP (negedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (5.80:6.39:7.30))
     (HOLD (posedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (5.39:5.94:6.79))
     (SETUP (negedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (5.41:5.96:6.81))
     (HOLD (posedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (5.85:6.45:7.36))
     (SETUP (negedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (5.77:6.36:7.26))
     (HOLD (posedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (7.42:8.18:9.34))
     (SETUP (negedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (6.47:7.13:8.15))
     (HOLD (posedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (7.03:7.74:8.84))
     (SETUP (negedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (6.17:6.80:7.76))
     (HOLD (posedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (6.10:6.73:7.68))
     (SETUP (negedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (5.56:6.13:7.00))
     (HOLD (posedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (7.68:8.47:9.67))
     (SETUP (negedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (6.75:7.44:8.49))
     (HOLD (posedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (6.49:7.16:8.17))
     (SETUP (negedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (5.88:6.48:7.40))
     (HOLD (posedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (6.37:7.02:8.02))
     (SETUP (negedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (5.79:6.38:7.29))
     (HOLD (posedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (6.17:6.79:7.76))
     (SETUP (negedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (5.85:6.45:7.36))
     (HOLD (posedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (6.02:6.63:7.58))
     (SETUP (negedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (5.89:6.50:7.42))
     (HOLD (posedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[0]) (posedge CLK_BASE) (5.79:6.38:7.28))
     (SETUP (negedge F_WID_HREADY01[0]) (posedge CLK_BASE) (5.54:6.10:6.97))
     (HOLD (posedge F_WID_HREADY01[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[1]) (posedge CLK_BASE) (5.99:6.60:7.54))
     (SETUP (negedge F_WID_HREADY01[1]) (posedge CLK_BASE) (5.77:6.36:7.26))
     (HOLD (posedge F_WID_HREADY01[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[2]) (posedge CLK_BASE) (5.51:6.07:6.94))
     (SETUP (negedge F_WID_HREADY01[2]) (posedge CLK_BASE) (5.25:5.79:6.61))
     (HOLD (posedge F_WID_HREADY01[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[3]) (posedge CLK_BASE) (5.72:6.30:7.20))
     (SETUP (negedge F_WID_HREADY01[3]) (posedge CLK_BASE) (5.54:6.11:6.98))
     (HOLD (posedge F_WID_HREADY01[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WLAST) (posedge CLK_BASE) (6.00:6.61:7.55))
     (SETUP (negedge F_WLAST) (posedge CLK_BASE) (5.75:6.34:7.24))
     (HOLD (posedge F_WLAST) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WLAST) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[0]) (posedge CLK_BASE) (7.04:7.76:8.86))
     (SETUP (negedge F_WSTRB[0]) (posedge CLK_BASE) (6.64:7.32:8.36))
     (HOLD (posedge F_WSTRB[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[1]) (posedge CLK_BASE) (7.03:7.75:8.85))
     (SETUP (negedge F_WSTRB[1]) (posedge CLK_BASE) (7.01:7.72:8.82))
     (HOLD (posedge F_WSTRB[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[2]) (posedge CLK_BASE) (7.57:8.34:9.53))
     (SETUP (negedge F_WSTRB[2]) (posedge CLK_BASE) (7.44:8.20:9.37))
     (HOLD (posedge F_WSTRB[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[3]) (posedge CLK_BASE) (7.07:7.79:8.90))
     (SETUP (negedge F_WSTRB[3]) (posedge CLK_BASE) (6.97:7.68:8.77))
     (HOLD (posedge F_WSTRB[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[4]) (posedge CLK_BASE) (7.03:7.74:8.84))
     (SETUP (negedge F_WSTRB[4]) (posedge CLK_BASE) (6.90:7.60:8.68))
     (HOLD (posedge F_WSTRB[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[5]) (posedge CLK_BASE) (5.75:6.34:7.24))
     (SETUP (negedge F_WSTRB[5]) (posedge CLK_BASE) (5.70:6.29:7.18))
     (HOLD (posedge F_WSTRB[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[6]) (posedge CLK_BASE) (6.67:7.35:8.40))
     (SETUP (negedge F_WSTRB[6]) (posedge CLK_BASE) (6.76:7.45:8.51))
     (HOLD (posedge F_WSTRB[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[7]) (posedge CLK_BASE) (7.61:8.39:9.58))
     (SETUP (negedge F_WSTRB[7]) (posedge CLK_BASE) (7.58:8.35:9.53))
     (HOLD (posedge F_WSTRB[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WVALID) (posedge CLK_BASE) (9.12:10.05:11.47))
     (SETUP (negedge F_WVALID) (posedge CLK_BASE) (9.26:10.20:11.65))
     (HOLD (posedge F_WVALID) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WVALID) (posedge CLK_BASE) (0:0:0))
     (PERIOD (posedge GTX_CLKPF) (23.16:25.52:29.15))
     (SETUP (posedge I2C0_SCL_F2H_SCP) (posedge CLK_BASE) (7.12:7.85:8.96))
     (SETUP (negedge I2C0_SCL_F2H_SCP) (posedge CLK_BASE) (7.57:8.35:9.53))
     (HOLD (posedge I2C0_SCL_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge I2C0_SCL_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge I2C0_SDA_F2H_SCP) (posedge CLK_BASE) (7.31:8.06:9.20))
     (SETUP (negedge I2C0_SDA_F2H_SCP) (posedge CLK_BASE) (8.42:9.28:10.60))
     (HOLD (posedge I2C0_SDA_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge I2C0_SDA_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge I2C1_SCL_F2H_SCP) (posedge CLK_BASE) (7.47:8.23:9.40))
     (SETUP (negedge I2C1_SCL_F2H_SCP) (posedge CLK_BASE) (9.05:9.98:11.39))
     (HOLD (posedge I2C1_SCL_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge I2C1_SCL_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge I2C1_SDA_F2H_SCP) (posedge CLK_BASE) (7.65:8.43:9.63))
     (SETUP (negedge I2C1_SDA_F2H_SCP) (posedge CLK_BASE) (8.76:9.66:11.03))
     (HOLD (posedge I2C1_SDA_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge I2C1_SDA_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (10.66:11.75:13.42))
     (SETUP (negedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (10.01:11.03:12.60))
     (HOLD (posedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (11.90:13.12:14.98))
     (SETUP (negedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (11.89:13.10:14.96))
     (HOLD (posedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (6.77:7.46:8.52))
     (SETUP (negedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (6.86:7.56:8.64))
     (HOLD (posedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (6.94:7.64:8.73))
     (SETUP (negedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (7.04:7.76:8.86))
     (HOLD (posedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (7.19:7.92:9.05))
     (SETUP (negedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (7.27:8.02:9.15))
     (HOLD (posedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (7.74:8.53:9.74))
     (SETUP (negedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (7.80:8.59:9.81))
     (HOLD (posedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (6.94:7.64:8.73))
     (SETUP (negedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (7.03:7.75:8.85))
     (HOLD (posedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (7.35:8.10:9.26))
     (SETUP (negedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (7.27:8.01:9.15))
     (HOLD (posedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (6.91:7.61:8.69))
     (SETUP (negedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (6.89:7.59:8.67))
     (HOLD (posedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (7.65:8.43:9.63))
     (SETUP (negedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (7.69:8.48:9.68))
     (HOLD (posedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (7.87:8.67:9.90))
     (SETUP (negedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (7.84:8.64:9.87))
     (HOLD (posedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (7.86:8.66:9.89))
     (SETUP (negedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (7.99:8.80:10.05))
     (HOLD (posedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (7.65:8.43:9.63))
     (SETUP (negedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (7.48:8.24:9.42))
     (HOLD (posedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (7.54:8.31:9.49))
     (SETUP (negedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (7.63:8.41:9.60))
     (HOLD (posedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (7.84:8.64:9.87))
     (SETUP (negedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (7.89:8.70:9.94))
     (HOLD (posedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (7.91:8.71:9.95))
     (SETUP (negedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (7.83:8.63:9.85))
     (HOLD (posedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (7.28:8.03:9.17))
     (SETUP (negedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (7.17:7.90:9.02))
     (HOLD (posedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (10.02:11.05:12.62))
     (SETUP (negedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (9.88:10.89:12.44))
     (HOLD (posedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (9.62:10.61:12.11))
     (SETUP (negedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (9.36:10.31:11.78))
     (HOLD (posedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (12.01:13.23:15.11))
     (SETUP (negedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (11.76:12.96:14.80))
     (HOLD (posedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (13.53:14.91:17.03))
     (SETUP (negedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (13.53:14.91:17.02))
     (HOLD (posedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (11.78:12.99:14.83))
     (SETUP (negedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (11.68:12.87:14.70))
     (HOLD (posedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (9.56:10.54:12.03))
     (SETUP (negedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (9.71:10.70:12.22))
     (HOLD (posedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (10.59:11.68:13.33))
     (SETUP (negedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (10.67:11.75:13.42))
     (HOLD (posedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (10.43:11.50:13.13))
     (SETUP (negedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (10.51:11.59:13.23))
     (HOLD (posedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (11.52:12.70:14.50))
     (SETUP (negedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (11.74:12.93:14.77))
     (HOLD (posedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (10.39:11.45:13.08))
     (SETUP (negedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (10.45:11.52:13.16))
     (HOLD (posedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (9.01:9.93:11.34))
     (SETUP (negedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (8.87:9.77:11.16))
     (HOLD (posedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (9.35:10.30:11.76))
     (SETUP (negedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (9.16:10.10:11.53))
     (HOLD (posedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (9.72:10.71:12.23))
     (SETUP (negedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (9.21:10.16:11.60))
     (HOLD (posedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (9.73:10.72:12.24))
     (SETUP (negedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (9.66:10.65:12.16))
     (HOLD (posedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (9.31:10.26:11.71))
     (SETUP (negedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (9.05:9.98:11.39))
     (HOLD (posedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (8.19:9.02:10.30))
     (SETUP (negedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (8.71:9.60:10.97))
     (HOLD (posedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (8.64:9.52:10.88))
     (SETUP (negedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (9.09:10.02:11.44))
     (HOLD (posedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (9.33:10.29:11.75))
     (SETUP (negedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (9.74:10.74:12.26))
     (HOLD (posedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (7.87:8.67:9.91))
     (SETUP (negedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (7.38:8.14:9.29))
     (HOLD (posedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (8.61:9.49:10.84))
     (SETUP (negedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (8.97:9.88:11.28))
     (HOLD (posedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (7.33:8.08:9.23))
     (SETUP (negedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (8.67:9.55:10.91))
     (HOLD (posedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (10.53:11.60:13.25))
     (SETUP (negedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (11.13:12.26:14.00))
     (HOLD (posedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (11.42:12.58:14.37))
     (SETUP (negedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (11.94:13.16:15.03))
     (HOLD (posedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (10.87:11.97:13.67))
     (SETUP (negedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (11.52:12.69:14.50))
     (HOLD (posedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (9.17:10.11:11.54))
     (SETUP (negedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (8.60:9.47:10.82))
     (HOLD (posedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (7.69:8.48:9.68))
     (SETUP (negedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (9.02:9.94:11.36))
     (HOLD (posedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (11.10:12.23:13.97))
     (SETUP (negedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (11.70:12.89:14.72))
     (HOLD (posedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (7.55:8.32:9.50))
     (SETUP (negedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (8.94:9.85:11.25))
     (HOLD (posedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge PER2_FABRIC_PRDATA[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[0]) (posedge CLK_BASE) (1.18:1.30:1.49))
     (HOLD (negedge PER2_FABRIC_PRDATA[0]) (posedge CLK_BASE) (1.78:1.97:2.25))
     (SETUP (posedge PER2_FABRIC_PRDATA[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[10]) (posedge CLK_BASE) (0.72:0.79:0.90))
     (HOLD (negedge PER2_FABRIC_PRDATA[10]) (posedge CLK_BASE) (1.59:1.75:2.00))
     (SETUP (posedge PER2_FABRIC_PRDATA[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[11]) (posedge CLK_BASE) (0.57:0.63:0.72))
     (HOLD (negedge PER2_FABRIC_PRDATA[11]) (posedge CLK_BASE) (1.43:1.58:1.80))
     (SETUP (posedge PER2_FABRIC_PRDATA[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[12]) (posedge CLK_BASE) (1.06:1.16:1.33))
     (HOLD (negedge PER2_FABRIC_PRDATA[12]) (posedge CLK_BASE) (1.95:2.15:2.46))
     (SETUP (posedge PER2_FABRIC_PRDATA[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[13]) (posedge CLK_BASE) (0.77:0.85:0.97))
     (HOLD (negedge PER2_FABRIC_PRDATA[13]) (posedge CLK_BASE) (1.67:1.84:2.10))
     (SETUP (posedge PER2_FABRIC_PRDATA[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[14]) (posedge CLK_BASE) (0.82:0.91:1.04))
     (HOLD (negedge PER2_FABRIC_PRDATA[14]) (posedge CLK_BASE) (1.70:1.88:2.15))
     (SETUP (posedge PER2_FABRIC_PRDATA[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[15]) (posedge CLK_BASE) (0.74:0.82:0.94))
     (HOLD (negedge PER2_FABRIC_PRDATA[15]) (posedge CLK_BASE) (1.65:1.82:2.08))
     (SETUP (posedge PER2_FABRIC_PRDATA[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[16]) (posedge CLK_BASE) (1.00:1.10:1.26))
     (HOLD (negedge PER2_FABRIC_PRDATA[16]) (posedge CLK_BASE) (1.51:1.66:1.90))
     (SETUP (posedge PER2_FABRIC_PRDATA[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[17]) (posedge CLK_BASE) (1.05:1.16:1.32))
     (HOLD (negedge PER2_FABRIC_PRDATA[17]) (posedge CLK_BASE) (1.72:1.90:2.17))
     (SETUP (posedge PER2_FABRIC_PRDATA[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[18]) (posedge CLK_BASE) (0.73:0.81:0.92))
     (HOLD (negedge PER2_FABRIC_PRDATA[18]) (posedge CLK_BASE) (1.62:1.78:2.04))
     (SETUP (posedge PER2_FABRIC_PRDATA[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[19]) (posedge CLK_BASE) (0.76:0.84:0.96))
     (HOLD (negedge PER2_FABRIC_PRDATA[19]) (posedge CLK_BASE) (1.66:1.82:2.08))
     (SETUP (posedge PER2_FABRIC_PRDATA[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[1]) (posedge CLK_BASE) (1.27:1.40:1.59))
     (HOLD (negedge PER2_FABRIC_PRDATA[1]) (posedge CLK_BASE) (1.98:2.18:2.49))
     (SETUP (posedge PER2_FABRIC_PRDATA[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[20]) (posedge CLK_BASE) (0.87:0.96:1.10))
     (HOLD (negedge PER2_FABRIC_PRDATA[20]) (posedge CLK_BASE) (1.54:1.70:1.94))
     (SETUP (posedge PER2_FABRIC_PRDATA[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[21]) (posedge CLK_BASE) (1.44:1.59:1.82))
     (HOLD (negedge PER2_FABRIC_PRDATA[21]) (posedge CLK_BASE) (2.10:2.32:2.64))
     (SETUP (posedge PER2_FABRIC_PRDATA[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[22]) (posedge CLK_BASE) (1.16:1.28:1.46))
     (HOLD (negedge PER2_FABRIC_PRDATA[22]) (posedge CLK_BASE) (1.80:1.99:2.27))
     (SETUP (posedge PER2_FABRIC_PRDATA[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[23]) (posedge CLK_BASE) (1.36:1.50:1.71))
     (HOLD (negedge PER2_FABRIC_PRDATA[23]) (posedge CLK_BASE) (2.02:2.23:2.54))
     (SETUP (posedge PER2_FABRIC_PRDATA[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[24]) (posedge CLK_BASE) (1.45:1.60:1.82))
     (HOLD (negedge PER2_FABRIC_PRDATA[24]) (posedge CLK_BASE) (2.10:2.32:2.65))
     (SETUP (posedge PER2_FABRIC_PRDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[25]) (posedge CLK_BASE) (1.62:1.78:2.04))
     (HOLD (negedge PER2_FABRIC_PRDATA[25]) (posedge CLK_BASE) (2.35:2.59:2.96))
     (SETUP (posedge PER2_FABRIC_PRDATA[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[26]) (posedge CLK_BASE) (1.51:1.66:1.90))
     (HOLD (negedge PER2_FABRIC_PRDATA[26]) (posedge CLK_BASE) (2.23:2.46:2.81))
     (SETUP (posedge PER2_FABRIC_PRDATA[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[27]) (posedge CLK_BASE) (1.54:1.69:1.93))
     (HOLD (negedge PER2_FABRIC_PRDATA[27]) (posedge CLK_BASE) (2.26:2.49:2.84))
     (SETUP (posedge PER2_FABRIC_PRDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[28]) (posedge CLK_BASE) (1.62:1.79:2.04))
     (HOLD (negedge PER2_FABRIC_PRDATA[28]) (posedge CLK_BASE) (2.35:2.59:2.96))
     (SETUP (posedge PER2_FABRIC_PRDATA[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[29]) (posedge CLK_BASE) (1.49:1.64:1.87))
     (HOLD (negedge PER2_FABRIC_PRDATA[29]) (posedge CLK_BASE) (2.20:2.42:2.76))
     (SETUP (posedge PER2_FABRIC_PRDATA[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[2]) (posedge CLK_BASE) (0.63:0.69:0.79))
     (HOLD (negedge PER2_FABRIC_PRDATA[2]) (posedge CLK_BASE) (1.36:1.50:1.72))
     (SETUP (posedge PER2_FABRIC_PRDATA[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[30]) (posedge CLK_BASE) (1.62:1.78:2.04))
     (HOLD (negedge PER2_FABRIC_PRDATA[30]) (posedge CLK_BASE) (2.35:2.60:2.96))
     (SETUP (posedge PER2_FABRIC_PRDATA[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[31]) (posedge CLK_BASE) (1.28:1.41:1.61))
     (HOLD (negedge PER2_FABRIC_PRDATA[31]) (posedge CLK_BASE) (1.98:2.18:2.49))
     (SETUP (posedge PER2_FABRIC_PRDATA[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[3]) (posedge CLK_BASE) (0.74:0.82:0.94))
     (HOLD (negedge PER2_FABRIC_PRDATA[3]) (posedge CLK_BASE) (1.49:1.65:1.88))
     (SETUP (posedge PER2_FABRIC_PRDATA[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[4]) (posedge CLK_BASE) (0.85:0.94:1.07))
     (HOLD (negedge PER2_FABRIC_PRDATA[4]) (posedge CLK_BASE) (1.60:1.76:2.01))
     (SETUP (posedge PER2_FABRIC_PRDATA[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[5]) (posedge CLK_BASE) (0.84:0.92:1.05))
     (HOLD (negedge PER2_FABRIC_PRDATA[5]) (posedge CLK_BASE) (1.54:1.70:1.94))
     (SETUP (posedge PER2_FABRIC_PRDATA[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[6]) (posedge CLK_BASE) (0.69:0.76:0.87))
     (HOLD (negedge PER2_FABRIC_PRDATA[6]) (posedge CLK_BASE) (1.58:1.74:1.99))
     (SETUP (posedge PER2_FABRIC_PRDATA[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[7]) (posedge CLK_BASE) (1.08:1.19:1.36))
     (HOLD (negedge PER2_FABRIC_PRDATA[7]) (posedge CLK_BASE) (1.95:2.15:2.46))
     (SETUP (posedge PER2_FABRIC_PRDATA[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[8]) (posedge CLK_BASE) (0.96:1.06:1.21))
     (HOLD (negedge PER2_FABRIC_PRDATA[8]) (posedge CLK_BASE) (1.81:2.00:2.28))
     (SETUP (posedge PER2_FABRIC_PRDATA[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PRDATA[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PRDATA[9]) (posedge CLK_BASE) (1.04:1.14:1.31))
     (HOLD (negedge PER2_FABRIC_PRDATA[9]) (posedge CLK_BASE) (1.91:2.11:2.41))
     (SETUP (posedge PER2_FABRIC_PREADY) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PREADY) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PREADY) (posedge CLK_BASE) (0.72:0.80:0.91))
     (HOLD (negedge PER2_FABRIC_PREADY) (posedge CLK_BASE) (1.42:1.57:1.79))
     (SETUP (posedge PER2_FABRIC_PSLVERR) (posedge CLK_BASE) (0:0:0))
     (SETUP (negedge PER2_FABRIC_PSLVERR) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge PER2_FABRIC_PSLVERR) (posedge CLK_BASE) (1.41:1.55:1.77))
     (HOLD (negedge PER2_FABRIC_PSLVERR) (posedge CLK_BASE) (1.98:2.18:2.49))
     (SETUP (posedge SPI0_SS0_F2H_SCP) (posedge CLK_BASE) (12.03:13.25:15.13))
     (SETUP (negedge SPI0_SS0_F2H_SCP) (posedge CLK_BASE) (12.56:13.85:15.81))
     (HOLD (posedge SPI0_SS0_F2H_SCP) (posedge CLK_BASE) (4.21:4.63:5.29))
     (HOLD (negedge SPI0_SS0_F2H_SCP) (posedge CLK_BASE) (4.13:4.55:5.20))
     (SETUP (posedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (8.91:9.82:11.22))
     (SETUP (negedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (9.43:10.39:11.87))
     (HOLD (posedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (0:0:0))
     (HOLD (negedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (0:0:0))
     (SETUP (posedge SPI1_SS0_F2H_SCP) (posedge CLK_BASE) (11.73:12.92:14.76))
     (SETUP (negedge SPI1_SS0_F2H_SCP) (posedge CLK_BASE) (12.28:13.53:15.46))
     (HOLD (posedge SPI1_SS0_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge SPI1_SS0_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (RECOVERY (posedge USER_MSS_RESET_N) (posedge CLK_BASE) (6.65:7.33:8.37))
     (HOLD (posedge USER_MSS_RESET_N) (posedge CLK_BASE) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.edge_both_65_iv_i_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.39:7.30) (5.40:5.97:6.85))
     (PORT B (0.45:0.50:0.57) (0.44:0.48:0.55))
     (PORT C (6.52:7.19:8.21) (6.16:6.80:7.80))
     (PORT D (1.88:2.07:2.36) (1.77:1.95:2.24))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_166_rs_RNI4KVK)
 (DELAY
  (ABSOLUTE
     (PORT A (3.46:3.81:4.35) (3.24:3.58:4.10))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (3.47:3.83:4.37) (3.28:3.63:4.16))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_130_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.24:4.67:5.33) (4.02:4.44:5.10))
     (PORT ALn (4.22:4.65:5.31) (4.04:4.47:5.12))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.INTR_reg_217_0_o2_1_0\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.53) (3.36:3.71:4.26))
     (PORT B (5.60:6.17:7.04) (5.28:5.82:6.68))
     (PORT C (2.78:3.07:3.50) (2.63:2.90:3.33))
     (PORT D (5.32:5.86:6.69) (4.95:5.47:6.27))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE FIC_MSS_0\/MMUART_0_RXD_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_245_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.76:12.96:14.80) (10.95:12.09:13.87))
     (PORT ALn (13.37:14.74:16.83) (12.64:13.95:16.01))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_31)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.87:2.07:2.38))
     (PORT B (7.14:7.87:8.99) (6.71:7.40:8.49))
     (PORT C (14.66:16.16:18.46) (13.64:15.06:17.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_15_i_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.05:4.63) (3.45:3.81:4.38))
     (PORT B (5.31:5.85:6.69) (5.00:5.52:6.33))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_275)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.51:6.07:6.93) (5.16:5.70:6.54))
     (PORT B (1.82:2.01:2.29) (1.75:1.94:2.22))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (5.86:6.46:7.37) (5.43:5.99:6.88))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.49:8.25:9.43) (7.02:7.76:8.90))
     (PORT B (7.05:7.77:8.87) (6.61:7.30:8.38))
     (PORT C (5.07:5.59:6.38) (4.72:5.21:5.98))
     (PORT D (5.51:6.07:6.94) (5.17:5.70:6.55))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_237)
 (DELAY
  (ABSOLUTE
     (PORT A (5.13:5.65:6.46) (4.78:5.28:6.05))
     (PORT B (8.37:9.23:10.54) (7.86:8.68:9.95))
     (PORT C (18.04:19.88:22.70) (16.76:18.51:21.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_53)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.22:4.65:5.31) (3.94:4.35:4.99))
     (PORT B (5.25:5.79:6.61) (4.90:5.41:6.20))
     (PORT C (0.75:0.82:0.94) (0.75:0.82:0.94))
     (PORT D (8.24:9.08:10.37) (7.67:8.47:9.71))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_231)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.83:2.02:2.31))
     (PORT B (7.29:8.03:9.17) (6.85:7.56:8.68))
     (PORT C (14.92:16.44:18.78) (13.88:15.32:17.58))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_98)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_242_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.86:11.96:13.66) (10.25:11.31:12.98))
     (PORT ALn (5.75:6.34:7.24) (5.46:6.03:6.92))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_122_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.57:8.34:9.53) (7.04:7.77:8.92))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.79:4.35))
     (PORT EN (6.30:6.94:7.92) (5.98:6.60:7.57))
     (PORT ALn (5.11:5.63:6.43) (5.23:5.77:6.62))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_20)
 (DELAY
  (ABSOLUTE
     (PORT A (7.43:8.18:9.35) (6.93:7.65:8.78))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:10.21:11.67) (8.71:9.61:11.03))
     (PORT CLK (4.02:4.43:5.06) (3.73:4.11:4.72))
     (PORT EN (5.99:6.60:7.54) (5.71:6.30:7.23))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_233_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.92:10.93:12.48) (9.39:10.37:11.90))
     (PORT ALn (4.13:4.56:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_146)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.55) (3.36:3.71:4.26))
     (PORT B (7.32:8.07:9.22) (6.88:7.60:8.72))
     (PORT C (13.88:15.29:17.47) (12.96:14.31:16.42))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.31:3.78) (2.88:3.18:3.65))
     (PORT B (3.14:3.46:3.95) (2.98:3.29:3.78))
     (PORT C (7.96:8.77:10.02) (7.50:8.29:9.51))
     (PORT D (8.40:9.26:10.57) (7.91:8.74:10.03))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_7)
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:4.14:4.73) (3.50:3.87:4.44))
     (PORT B (9.87:10.87:12.42) (9.19:10.15:11.65))
     (PORT C (11.58:12.77:14.58) (10.81:11.93:13.69))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_128)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.26:9.11:10.40) (7.70:8.50:9.76))
     (PORT B (9.26:10.20:11.65) (8.67:9.57:10.98))
     (PORT C (5.89:6.49:7.42) (5.54:6.12:7.02))
     (PORT D (5.30:5.85:6.68) (4.95:5.47:6.27))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_10)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.68:4.06:4.63) (3.41:3.77:4.32))
     (PORT EN (10.02:11.04:12.61) (9.42:10.40:11.94))
     (PORT ALn (3.87:4.26:4.87) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_225_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.47:12.64:14.44) (10.82:11.95:13.71))
     (PORT ALn (4.19:4.62:5.27) (4.00:4.42:5.07))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.18:16.73:19.11) (14.03:15.49:17.78))
     (PORT CLK (3.66:4.04:4.61) (3.40:3.76:4.31))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (4.25:4.68:5.34) (4.06:4.49:5.15))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[6\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (12.40:38.39:44.19) (12.45:41.44:47.30))
     (IOPATH OIN_VDD PAD_P (9.53:10.31:11.87) (9.92:10.63:12.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[6\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (5.64:6.31:7.59) (6.05:6.80:8.15))
     (IOPATH OIN_P OIN_VDD (4.64:5.19:6.24) (5.17:5.81:6.97))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_172)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_56)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_120_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.41:10.37:11.84) (8.73:9.64:11.06))
     (PORT CLK (3.73:4.11:4.70) (3.46:3.82:4.38))
     (PORT EN (7.34:8.09:9.24) (7.00:7.73:8.86))
     (PORT ALn (3.63:4.00:4.57) (3.69:4.07:4.67))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_202)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_111_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.74:16.25:18.55) (13.71:15.14:17.37))
     (PORT CLK (3.70:4.08:4.65) (3.44:3.80:4.36))
     (PORT EN (10.13:11.17:12.75) (9.51:10.50:12.04))
     (PORT ALn (6.35:7.00:7.99) (6.57:7.25:8.32))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[0\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.14:11.17:12.76) (9.46:10.45:11.99))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.01:4.61))
     (PORT EN (11.46:12.63:14.43) (10.84:11.97:13.73))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_168_rs_RNIJ8NM)
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.03:4.60) (3.42:3.77:4.33))
     (PORT B (2.73:3.01:3.44) (2.60:2.87:3.29))
     (PORT C (4.09:4.51:5.15) (3.89:4.30:4.93))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.56:3.92:4.48) (3.34:3.69:4.24))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.77))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.01:4.58) (3.38:3.74:4.29))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (6.91:7.62:8.70) (6.52:7.20:8.26))
     (PORT D (6.83:7.53:8.60) (6.40:7.06:8.10))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.69:13.99:15.97) (11.84:13.07:15.00))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (8.69:9.58:10.94) (8.23:9.08:10.42))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_0)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_222_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (17.51:19.29:22.03) (16.46:18.18:20.86))
     (PORT ALn (9.90:10.91:12.46) (9.34:10.31:11.83))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.gpin2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.22:3.55:4.05) (3.04:3.36:3.85))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.65:20.55:23.47) (17.40:19.22:22.05))
     (PORT CLK (3.66:4.03:4.61) (3.39:3.75:4.30))
     (PORT EN (7.16:7.89:9.01) (6.85:7.56:8.67))
     (PORT ALn (10.24:11.29:12.89) (9.66:10.67:12.24))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.53:13.81:15.77) (11.65:12.86:14.76))
     (PORT CLK (3.83:4.22:4.83) (3.54:3.91:4.49))
     (PORT EN (5.85:6.45:7.37) (5.56:6.14:7.05))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.85:13.06:14.91) (11.09:12.25:14.06))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (5.85:6.45:7.37) (5.57:6.15:7.06))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_158)
 (DELAY
  (ABSOLUTE
     (PORT A (3.78:4.17:4.76) (3.54:3.91:4.49))
     (PORT B (6.67:7.35:8.39) (6.18:6.82:7.83))
     (PORT C (10.79:11.89:13.58) (10.05:11.10:12.74))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_193)
 (DELAY
  (ABSOLUTE
     (PORT A (5.21:5.74:6.56) (4.85:5.35:6.14))
     (PORT B (9.15:10.08:11.52) (8.61:9.50:10.91))
     (PORT C (15.52:17.11:19.54) (14.45:15.96:18.31))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.71:6.30:7.19) (5.36:5.92:6.79))
     (PORT B (1.58:1.74:1.99) (1.61:1.78:2.04))
     (PORT C (6.78:7.48:8.54) (6.35:7.01:8.05))
     (PORT D (7.17:7.90:9.03) (6.67:7.36:8.45))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[2\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.65:31.91:38.13) (15.58:26.69:32.36))
     (IOPATH OIN_VDD PAD_P (13.25:14.67:17.53) (13.59:15.10:18.30))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[2\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.55:8.51:10.40) (7.73:8.69:10.55))
     (IOPATH OIN_P OIN_VDD (5.71:6.43:7.86) (6.12:6.89:8.36))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_190_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.67:6.24:7.13) (5.36:5.92:6.79))
     (PORT ALn (4.28:4.72:5.39) (4.07:4.50:5.16))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.INTR_reg_126_0_o2_1_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:10.96:12.51) (9.27:10.24:11.75))
     (PORT B (4.94:5.45:6.22) (4.63:5.11:5.86))
     (PORT C (1.91:2.10:2.40) (1.79:1.97:2.26))
     (PORT D (0.47:0.51:0.59) (0.45:0.49:0.57))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_107)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.02:23.16:26.45) (19.49:21.52:24.69))
     (PORT CLK (3.70:4.08:4.66) (3.42:3.78:4.33))
     (PORT EN (7.21:7.95:9.08) (6.86:7.57:8.69))
     (PORT ALn (5.60:6.17:7.04) (5.31:5.86:6.72))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.18:8.20) (6.15:6.79:7.79))
     (PORT B (11.03:12.16:13.88) (10.27:11.34:13.01))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.12:21.07:24.06) (17.65:19.49:22.36))
     (PORT CLK (3.72:4.09:4.68) (3.44:3.80:4.36))
     (PORT EN (10.32:11.37:12.98) (9.75:10.76:12.35))
     (PORT ALn (5.66:6.24:7.12) (5.36:5.92:6.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_206_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.40:12.57:14.35) (10.79:11.91:13.67))
     (PORT ALn (7.17:7.91:9.03) (6.81:7.52:8.62))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_159)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_155)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_1_PAD\/U_ION)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_69)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ODT_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.gpin2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.61:6.19:7.06) (5.26:5.80:6.66))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.40))
     (PORT ALn (3.94:4.34:4.95) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_5_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_171_rs_RNIV2EH)
 (DELAY
  (ABSOLUTE
     (PORT A (5.12:5.65:6.45) (4.77:5.27:6.05))
     (PORT B (3.57:3.94:4.50) (3.34:3.69:4.23))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.75:8.54:9.75) (7.23:7.98:9.16))
     (PORT B (7.10:7.82:8.94) (6.62:7.31:8.38))
     (PORT C (5.55:6.12:6.99) (5.19:5.73:6.58))
     (PORT D (5.12:5.65:6.45) (4.79:5.28:6.06))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (8.17:9.00:10.28) (7.68:8.48:9.73))
     (PORT B (11.69:12.88:14.71) (10.86:12.00:13.76))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_8)
 (DELAY
  (ABSOLUTE
     (PORT A (8.75:9.64:11.01) (8.20:9.05:10.39))
     (PORT B (7.13:7.85:8.97) (6.63:7.32:8.40))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.10:8.93:10.20) (7.61:8.40:9.64))
     (PORT CLK (4.02:4.43:5.06) (3.72:4.11:4.72))
     (PORT EN (10.32:11.38:12.99) (9.78:10.79:12.39))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.19:16.74:19.12) (14.06:15.52:17.81))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.43))
     (PORT EN (4.29:4.73:5.40) (4.09:4.52:5.19))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.81:17.43:19.90) (14.70:16.23:18.62))
     (PORT CLK (3.72:4.10:4.69) (3.45:3.81:4.37))
     (PORT EN (7.40:8.15:9.31) (6.99:7.72:8.85))
     (PORT ALn (7.03:7.74:8.84) (6.67:7.36:8.44))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_11_i_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.47:4.93:5.63) (4.20:4.64:5.33))
     (PORT B (2.83:3.12:3.57) (2.67:2.94:3.38))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12__RNI3NVT\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.28:5.82:6.65) (4.95:5.46:6.27))
     (PORT B (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT C (2.55:2.81:3.20) (2.45:2.71:3.11))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_13\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:6.94:7.93) (5.92:6.54:7.51))
     (PORT B (1.60:1.76:2.01) (1.62:1.79:2.06))
     (PORT C (3.51:3.87:4.42) (3.32:3.67:4.21))
     (PORT D (5.44:5.99:6.84) (5.06:5.59:6.41))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.88:16.40:18.73) (13.93:15.39:17.65))
     (PORT CLK (3.85:4.25:4.85) (3.56:3.93:4.51))
     (PORT EN (6.13:6.76:7.72) (5.82:6.42:7.37))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both_23_iv_i_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.68:9.56:10.92) (8.18:9.03:10.36))
     (PORT B (0.44:0.49:0.56) (0.43:0.48:0.55))
     (PORT C (9.78:10.78:12.31) (9.19:10.15:11.64))
     (PORT D (1.95:2.15:2.46) (1.83:2.03:2.32))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.43:23.62:26.98) (19.91:21.99:25.23))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.79:4.35))
     (PORT EN (8.01:8.83:10.09) (7.57:8.36:9.59))
     (PORT ALn (5.66:6.24:7.13) (5.39:5.95:6.82))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_1_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.58:8.35:9.54) (7.11:7.85:9.01))
     (PORT B (3.88:4.28:4.89) (3.62:4.00:4.59))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_191)
 (DELAY
  (ABSOLUTE
     (PORT A (2.10:2.31:2.64) (1.97:2.17:2.49))
     (PORT B (7.13:7.85:8.97) (6.71:7.40:8.50))
     (PORT C (18.11:19.96:22.79) (16.83:18.58:21.32))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:7.35:8.39) (6.31:6.97:8.00))
     (PORT B (6.65:7.33:8.37) (6.24:6.89:7.90))
     (PORT C (0.88:0.97:1.10) (0.86:0.95:1.09))
     (PORT D (5.27:5.81:6.63) (4.90:5.41:6.21))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_124)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_BA_2_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg_9_0_m2_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.02:4.59) (3.42:3.78:4.33))
     (PORT B (6.06:6.67:7.62) (5.70:6.30:7.23))
     (PORT C (3.73:4.11:4.69) (3.51:3.88:4.45))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB9)
 (DELAY
  (ABSOLUTE
     (PORT An (2.44:2.69:3.07) (2.42:2.67:3.06))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.16) (5.36:5.92:6.79))
     (PORT B (1.94:2.13:2.44) (1.82:2.01:2.30))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11__RNIHEPQ\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.89:3.19:3.64) (2.71:3.00:3.44))
     (PORT C (3.51:3.87:4.42) (3.30:3.64:4.17))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:9.79:11.18) (8.33:9.20:10.55))
     (PORT B (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT C (7.89:8.69:9.93) (7.37:8.13:9.33))
     (PORT D (5.09:5.61:6.41) (4.76:5.26:6.03))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_250)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.52) (1.87:2.07:2.37))
     (PORT B (7.45:8.21:9.37) (6.95:7.67:8.80))
     (PORT C (8.22:9.06:10.34) (7.61:8.40:9.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_15)
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.10:3.54) (2.65:2.93:3.36))
     (PORT B (6.99:7.70:8.79) (6.51:7.18:8.24))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_39)
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.12:3.56) (2.66:2.93:3.37))
     (PORT B (5.28:5.82:6.65) (4.91:5.42:6.22))
     (PORT C (14.06:15.49:17.69) (12.98:14.34:16.45))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MMUART_0_RXD_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.edge_both_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.81) (2.89:3.19:3.66))
     (PORT B (8.41:9.27:10.58) (7.93:8.75:10.04))
     (PORT C (3.64:4.01:4.58) (3.42:3.78:4.33))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.11:14.45:16.50) (12.14:13.40:15.37))
     (PORT CLK (3.70:4.07:4.65) (3.42:3.78:4.34))
     (PORT EN (5.89:6.49:7.42) (5.61:6.19:7.11))
     (PORT ALn (4.23:4.66:5.32) (4.05:4.47:5.13))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_18_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.17:3.62) (2.71:2.99:3.43))
     (PORT B (3.66:4.04:4.61) (3.42:3.78:4.34))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_123)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_178)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.88:2.07:2.38))
     (PORT B (5.96:6.57:7.50) (5.59:6.17:7.08))
     (PORT C (12.08:13.32:15.21) (11.17:12.33:14.15))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_130)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_204_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.86:10.87:12.41) (9.34:10.31:11.83))
     (PORT ALn (10.02:11.05:12.61) (9.46:10.45:11.99))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_236)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_79_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.10:6.72:7.67) (5.66:6.25:7.17))
     (PORT CLK (3.67:4.05:4.62) (3.41:3.76:4.31))
     (PORT EN (8.79:9.68:11.06) (8.35:9.22:10.58))
     (PORT ALn (5.20:5.73:6.54) (5.36:5.92:6.79))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DM_RDQS_0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.70:12.89:14.72) (10.95:12.09:13.87))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.00:4.59))
     (PORT EN (5.89:6.49:7.41) (5.59:6.18:7.09))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_187_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (8.64:9.52:10.87) (8.17:9.02:10.35))
     (PORT ALn (8.56:9.44:10.78) (8.10:8.94:10.26))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_252)
 (DELAY
  (ABSOLUTE
     (PORT A (5.01:5.52:6.30) (4.72:5.21:5.98))
     (PORT B (7.44:8.20:9.36) (6.99:7.72:8.85))
     (PORT C (13.86:15.28:17.45) (12.88:14.22:16.31))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[0\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.65:31.91:38.13) (15.58:26.69:32.36))
     (IOPATH OIN_VDD PAD_P (13.25:14.67:17.53) (13.59:15.10:18.30))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[0\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.55:8.51:10.40) (7.73:8.69:10.55))
     (IOPATH OIN_P OIN_VDD (5.71:6.43:7.86) (6.12:6.89:8.36))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.40:11.47:13.09) (9.72:10.74:12.32))
     (PORT B (9.60:10.58:12.09) (9.00:9.94:11.40))
     (PORT C (7.15:7.87:8.99) (6.63:7.32:8.40))
     (PORT D (8.63:9.51:10.86) (8.09:8.93:10.25))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_109_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.74:16.25:18.55) (13.71:15.14:17.37))
     (PORT CLK (3.70:4.07:4.65) (3.44:3.80:4.36))
     (PORT EN (10.13:11.17:12.75) (9.51:10.50:12.04))
     (PORT ALn (3.67:4.04:4.62) (3.72:4.11:4.72))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_126)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.96:4.53) (3.37:3.72:4.27))
     (PORT B (8.33:9.18:10.49) (7.81:8.63:9.90))
     (PORT C (18.72:20.63:23.56) (17.42:19.23:22.07))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.60:0.66:0.75))
     (PORT CLK (3.79:4.17:4.77) (3.52:3.89:4.46))
     (PORT EN (7.35:8.10:9.26) (6.94:7.66:8.79))
     (PORT ALn (3.88:4.28:4.88) (3.61:3.98:4.57))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_223)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_236_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.75:10.74:12.26) (9.23:10.19:11.69))
     (PORT ALn (5.61:6.18:7.06) (5.36:5.92:6.79))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB18)
 (DELAY
  (ABSOLUTE
     (PORT An (2.52:2.78:3.18) (2.51:2.77:3.18))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.65:9.53:10.88) (8.16:9.00:10.33))
     (PORT B (7.08:7.80:8.91) (6.64:7.33:8.42))
     (PORT C (6.76:7.45:8.51) (6.35:7.01:8.04))
     (PORT D (4.97:5.48:6.26) (4.67:5.15:5.91))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.54:3.90:4.45) (3.30:3.64:4.18))
     (PORT B (2.86:3.16:3.61) (2.70:2.98:3.42))
     (PORT C (6.22:6.85:7.83) (5.77:6.37:7.31))
     (PORT D (3.53:3.89:4.44) (3.31:3.65:4.19))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.90:8.70:9.94) (7.35:8.11:9.31))
     (PORT B (3.59:3.96:4.52) (3.35:3.70:4.25))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_153)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.81:2.00:2.30))
     (PORT B (4.40:4.85:5.54) (4.19:4.62:5.30))
     (PORT C (20.32:22.39:25.57) (18.99:20.97:24.06))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.03:12.15:13.88) (10.30:11.38:13.05))
     (PORT CLK (3.65:4.02:4.59) (3.40:3.76:4.31))
     (PORT EN (7.45:8.21:9.37) (7.02:7.76:8.90))
     (PORT ALn (5.56:6.13:7.00) (5.27:5.82:6.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_CKE_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg21_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.12:6.75:7.70) (5.77:6.37:7.30))
     (PORT B (0.97:1.07:1.23) (0.95:1.05:1.20))
     (PORT C (5.73:6.31:7.21) (5.45:6.02:6.91))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_11_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_248_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.13:4.55:5.20) (3.92:4.33:4.97))
     (PORT ALn (5.71:6.29:7.18) (5.44:6.01:6.89))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.49:2.75:3.16))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (7.88:8.68:9.92) (7.49:8.28:9.49))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.77))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_0__2_i_0_0_a2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.25:14.60:16.67) (12.35:13.63:15.64))
     (PORT B (12.47:13.74:15.70) (11.61:12.82:14.71))
     (PORT C (12.13:13.37:15.27) (11.37:12.56:14.41))
     (PORT D (12.15:13.39:15.29) (11.33:12.51:14.35))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_178_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.83:10.84:12.38) (9.30:10.27:11.78))
     (PORT ALn (11.96:13.18:15.05) (11.26:12.43:14.26))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_16)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.62) (1.96:2.16:2.48))
     (PORT B (8.94:9.85:11.25) (8.36:9.23:10.59))
     (PORT C (12.11:13.35:15.24) (11.22:12.39:14.22))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.74:21.75:24.84) (18.29:20.19:23.17))
     (PORT CLK (3.74:4.12:4.71) (3.46:3.82:4.38))
     (PORT EN (10.61:11.70:13.36) (10.02:11.07:12.70))
     (PORT ALn (7.11:7.83:8.95) (6.70:7.40:8.49))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.10:8.93:10.19) (7.61:8.40:9.64))
     (PORT CLK (4.02:4.43:5.06) (3.72:4.11:4.72))
     (PORT EN (6.22:6.86:7.83) (5.93:6.55:7.51))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_68)
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:4.14:4.73) (3.53:3.90:4.48))
     (PORT B (7.71:8.50:9.71) (7.18:7.93:9.10))
     (PORT C (20.73:22.85:26.10) (19.29:21.30:24.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_34)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_249)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (1.98:2.19:2.51))
     (PORT B (8.79:9.69:11.07) (8.21:9.06:10.40))
     (PORT C (8.09:8.92:10.18) (7.50:8.29:9.51))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_11\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.81:2.00:2.28) (1.71:1.89:2.17))
     (PORT B (4.43:4.88:5.58) (4.14:4.58:5.25))
     (PORT C (5.84:6.44:7.35) (5.46:6.02:6.91))
     (PORT D (7.16:7.89:9.01) (6.70:7.39:8.48))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.17:9.01:10.29) (7.67:8.47:9.71))
     (PORT B (8.68:9.56:10.92) (8.16:9.01:10.34))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (1.82:2.01:2.30) (1.72:1.90:2.18))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_49_set)
 (DELAY
  (ABSOLUTE
     (PORT D (13.15:14.49:16.55) (12.18:13.45:15.43))
     (PORT CLK (3.74:4.13:4.71) (3.47:3.83:4.40))
     (PORT EN (10.48:11.55:13.19) (9.85:10.87:12.48))
     (PORT ALn (3.68:4.05:4.63) (3.74:4.13:4.74))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.71:11.80:13.48) (9.99:11.03:12.66))
     (PORT CLK (3.65:4.02:4.59) (3.38:3.74:4.29))
     (PORT EN (11.11:12.25:13.99) (10.50:11.60:13.30))
     (PORT ALn (5.76:6.34:7.25) (5.47:6.04:6.93))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_6\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (5.86:6.47:7.43))
     (PORT B (5.58:6.14:7.02) (5.17:5.71:6.55))
     (PORT C (5.56:6.13:7.00) (5.20:5.74:6.58))
     (PORT D (7.00:7.71:8.81) (6.59:7.28:8.35))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.70:7.38:8.43) (6.25:6.90:7.91))
     (PORT B (1.82:2.01:2.29) (1.72:1.90:2.18))
     (PORT C (7.55:8.32:9.50) (7.11:7.85:9.01))
     (PORT D (6.55:7.21:8.24) (6.14:6.77:7.77))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_285)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_28)
 (DELAY
  (ABSOLUTE
     (PORT A (0.71:0.79:0.90) (0.71:0.79:0.91))
     (PORT B (9.86:10.86:12.41) (9.21:10.17:11.67))
     (PORT C (19.72:21.73:24.82) (18.43:20.35:23.34))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_25_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.85:2.04:2.34))
     (PORT B (6.36:7.01:8.01) (5.98:6.60:7.57))
     (PORT C (6.97:7.68:8.77) (6.49:7.16:8.22))
     (PORT D (7.90:8.70:9.94) (7.35:8.11:9.31))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_44)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (1.88:2.08:2.38))
     (PORT B (5.73:6.31:7.21) (5.35:5.91:6.78))
     (PORT C (10.08:11.10:12.68) (9.33:10.30:11.82))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_TMATCH_0_IN_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.79:5.28:6.03) (4.49:4.96:5.69))
     (PORT B (3.58:3.94:4.50) (3.33:3.67:4.22))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_151)
 (DELAY
  (ABSOLUTE
     (PORT A (2.15:2.37:2.70) (2.01:2.22:2.54))
     (PORT B (6.56:7.23:8.26) (6.17:6.81:7.81))
     (PORT C (12.40:13.67:15.61) (11.45:12.65:14.51))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_6\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.43:7.34) (5.47:6.04:6.93))
     (PORT B (6.63:7.30:8.34) (6.18:6.82:7.83))
     (PORT C (7.06:7.78:8.88) (6.61:7.30:8.38))
     (PORT D (8.00:8.81:10.07) (7.51:8.29:9.51))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.INTR_reg\[26\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.50))
     (PORT ALn (3.94:4.34:4.95) (3.65:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_234_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.97:10.99:12.55) (9.45:10.44:11.97))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.39:5.03))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_10\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.06:5.57:6.37) (4.73:5.23:6.00))
     (PORT B (5.18:5.71:6.52) (4.87:5.37:6.16))
     (PORT C (6.41:7.06:8.07) (6.20:6.85:7.86))
     (PORT D (5.46:6.01:6.87) (5.09:5.62:6.45))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_228_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.76:12.96:14.80) (11.10:12.25:14.06))
     (PORT ALn (4.10:4.52:5.17) (3.93:4.34:4.98))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.GPOUT_reg\[24\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.64:8.42:9.61) (7.22:7.97:9.15))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT EN (9.10:10.03:11.46) (8.63:9.52:10.93))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB16)
 (DELAY
  (ABSOLUTE
     (PORT An (2.51:2.77:3.16) (2.49:2.74:3.15))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.INTR_reg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.54))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.26:17.92:20.47) (15.20:16.78:19.25))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.40))
     (PORT EN (7.90:8.71:9.95) (7.42:8.19:9.40))
     (PORT ALn (13.16:14.50:16.56) (12.29:13.57:15.57))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_8_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (6.53:7.19:8.21) (6.12:6.76:7.75))
     (PORT B (6.26:6.90:7.88) (5.85:6.46:7.41))
     (PORT C (3.82:4.21:4.81) (3.56:3.93:4.51))
     (PORT D (5.54:6.11:6.97) (5.20:5.74:6.59))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_35)
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.96:4.52) (3.37:3.72:4.27))
     (PORT B (6.20:6.84:7.81) (5.82:6.43:7.38))
     (PORT C (13.44:14.81:16.92) (12.48:13.78:15.81))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_19)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.68:8.46:9.66) (7.20:7.96:9.13))
     (PORT B (5.66:6.24:7.13) (5.25:5.80:6.65))
     (PORT C (5.53:6.10:6.97) (5.17:5.70:6.55))
     (PORT D (5.45:6.00:6.86) (5.11:5.64:6.47))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_18_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.25:10.19:11.64) (8.62:9.52:10.92))
     (PORT CLK (3.66:4.04:4.61) (3.40:3.75:4.30))
     (PORT EN (8.92:9.83:11.23) (8.46:9.34:10.71))
     (PORT ALn (7.96:8.78:10.02) (8.27:9.13:10.47))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_TMATCH_0_OUT_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.GPOUT_reg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.18:12.32:14.07) (10.50:11.59:13.30))
     (PORT CLK (3.76:4.15:4.74) (3.50:3.86:4.43))
     (PORT EN (8.07:8.90:10.16) (7.63:8.43:9.67))
     (PORT ALn (3.86:4.25:4.86) (3.59:3.96:4.55))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_14_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.04:7.75:8.86) (6.60:7.28:8.36))
     (PORT B (7.54:8.31:9.49) (6.99:7.72:8.86))
     (PORT C (8.63:9.51:10.86) (8.10:8.94:10.26))
     (PORT D (2.56:2.82:3.22) (2.42:2.67:3.07))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (2.92:3.21:3.67) (3.13:3.45:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_173)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.21:2.53) (1.88:2.07:2.38))
     (PORT B (7.49:8.26:9.43) (6.99:7.72:8.86))
     (PORT C (12.19:13.44:15.35) (11.40:12.59:14.45))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.un5_PRDATA_o_0_a2_0_o2_sx)
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:7.60:8.68) (6.50:7.17:8.23))
     (PORT B (7.12:7.84:8.96) (6.68:7.38:8.47))
     (PORT C (7.01:7.73:8.83) (6.61:7.30:8.38))
     (PORT D (8.45:9.31:10.63) (7.98:8.81:10.10))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_182)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_170_rs_RNIMMRL)
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.89:3.30) (2.53:2.79:3.20))
     (PORT B (3.50:3.86:4.41) (3.27:3.61:4.14))
     (PORT C (2.59:2.85:3.26) (2.45:2.71:3.11))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_95_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.78:7.47:8.53) (6.24:6.89:7.91))
     (PORT CLK (3.73:4.11:4.69) (3.45:3.81:4.37))
     (PORT EN (6.34:6.98:7.97) (6.01:6.64:7.61))
     (PORT ALn (7.83:8.63:9.86) (8.09:8.93:10.24))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_6)
 (DELAY
  (ABSOLUTE
     (PORT A (5.58:6.15:7.02) (5.25:5.79:6.65))
     (PORT B (7.18:7.92:9.04) (6.70:7.40:8.49))
     (PORT C (11.90:13.11:14.97) (11.02:12.17:13.96))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_5\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.17) (5.31:5.86:6.72))
     (PORT B (8.14:8.97:10.24) (7.61:8.40:9.64))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_31_set_RNIMA8B)
 (DELAY
  (ABSOLUTE
     (PORT A (3.58:3.94:4.50) (3.33:3.67:4.21))
     (PORT B (2.87:3.16:3.61) (2.69:2.98:3.41))
     (PORT C (4.92:5.42:6.19) (4.63:5.12:5.87))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_17)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_146)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.55:0.60:0.69) (0.53:0.59:0.67))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.49))
     (PORT EN (11.60:12.78:14.59) (10.90:12.04:13.81))
     (PORT ALn (3.88:4.28:4.89) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_14__2_i_a2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.89:13.10:14.96) (11.11:12.27:14.08))
     (PORT B (11.07:12.20:13.93) (10.36:11.44:13.13))
     (PORT C (10.11:11.14:12.72) (9.49:10.47:12.02))
     (PORT D (10.09:11.12:12.70) (9.42:10.40:11.94))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_133_rs_RNIRKPK)
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:2.86:3.26) (2.50:2.77:3.17))
     (PORT B (3.60:3.96:4.53) (3.36:3.71:4.26))
     (PORT C (3.69:4.07:4.65) (3.46:3.82:4.38))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG0")
 (INSTANCE CFG0_GND_INST)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_167_rs_RNI9A1R)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.16:3.61) (2.71:2.99:3.43))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (2.52:2.78:3.17) (2.40:2.65:3.04))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_35_set_RNI09DG)
 (DELAY
  (ABSOLUTE
     (PORT A (3.67:4.05:4.62) (3.42:3.78:4.34))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (3.61:3.98:4.55) (3.41:3.76:4.31))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_74)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GPOUT\.un64_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.57:7.24:8.27) (6.17:6.81:7.81))
     (PORT B (2.67:2.95:3.36) (2.55:2.81:3.23))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.17:11.20:12.80) (9.55:10.54:12.10))
     (PORT CLK (3.95:4.36:4.97) (3.66:4.04:4.64))
     (PORT EN (5.79:6.38:7.29) (5.53:6.11:7.01))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.22:2.54) (1.89:2.08:2.39))
     (PORT B (6.08:6.70:7.65) (5.69:6.29:7.21))
     (PORT C (18.23:20.09:22.95) (16.89:18.64:21.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.83:4.23:4.83) (3.58:3.95:4.53))
     (PORT B (0.48:0.53:0.60) (0.47:0.51:0.59))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (8.31:9.15:10.45) (7.80:8.61:9.88))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.INTR_reg_373_0\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT B (3.57:3.94:4.50) (3.36:3.71:4.26))
     (PORT C (6.24:6.88:7.86) (5.90:6.51:7.47))
     (PORT D (5.95:6.56:7.49) (5.56:6.14:7.05))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_11)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.52) (1.87:2.07:2.37))
     (PORT B (5.54:6.11:6.98) (5.17:5.71:6.55))
     (PORT C (17.56:19.35:22.10) (16.39:18.10:20.77))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.16:20.02:22.86) (16.92:18.68:21.43))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (7.80:8.59:9.81) (7.34:8.10:9.29))
     (PORT ALn (4.22:4.65:5.31) (4.05:4.47:5.13))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_59)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_234)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_171)
 (DELAY
  (ABSOLUTE
     (PORT A (5.19:5.71:6.53) (4.81:5.31:6.09))
     (PORT B (7.39:8.14:9.30) (6.89:7.61:8.73))
     (PORT C (15.27:16.83:19.22) (14.27:15.76:18.08))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14__RNIGAHT\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:2.78:3.17) (2.40:2.65:3.04))
     (PORT B (3.57:3.93:4.49) (3.33:3.68:4.22))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.86:4.25:4.85) (3.61:3.98:4.57))
     (PORT B (0.50:0.55:0.63) (0.47:0.52:0.60))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (9.71:10.71:12.23) (9.18:10.13:11.63))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_6_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_13_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_126)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.62:12.81:14.63) (10.95:12.09:13.87))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (5.76:6.35:7.25) (5.51:6.08:6.98))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_165_rs_RNI08GR)
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (2.62:2.89:3.30) (2.53:2.80:3.21))
     (PORT C (2.71:2.99:3.41) (2.57:2.84:3.26))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_241)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_49)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.GPOUT_reg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.61:11.69:13.35) (9.98:11.02:12.65))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.54))
     (PORT EN (6.02:6.64:7.58) (5.73:6.32:7.26))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_116)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.56:6.34) (4.71:5.20:5.97))
     (PORT B (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (1.78:1.96:2.24) (1.73:1.91:2.19))
     (PORT D (8.03:8.85:10.11) (7.53:8.31:9.54))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_37)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (6.20:6.84:7.81) (5.82:6.43:7.38))
     (PORT C (13.44:14.81:16.92) (12.48:13.78:15.82))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:2.96:3.38) (2.55:2.82:3.23))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (7.91:8.71:9.95) (7.41:8.18:9.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_147_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.54:11.61:13.26) (9.96:11.00:12.62))
     (PORT ALn (5.73:6.32:7.22) (5.45:6.01:6.90))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.38:16.95:19.36) (14.25:15.73:18.05))
     (PORT CLK (3.77:4.16:4.75) (3.50:3.87:4.44))
     (PORT EN (7.33:8.08:9.23) (6.97:7.70:8.83))
     (PORT ALn (12.14:13.38:15.28) (11.43:12.62:14.48))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_143)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.89:6.49:7.42) (5.54:6.12:7.02))
     (PORT B (3.75:4.13:4.72) (3.49:3.86:4.43))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_71)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_229)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:2.00:2.29))
     (PORT B (4.65:5.12:5.85) (4.35:4.80:5.51))
     (PORT C (14.73:16.23:18.53) (13.68:15.10:17.33))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT B (8.65:9.53:10.89) (8.06:8.90:10.21))
     (PORT C (7.36:8.11:9.26) (6.87:7.59:8.70))
     (PORT D (6.74:7.43:8.48) (6.30:6.96:7.99))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.INTR_reg_295_0_o2_1_0\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.68:6.49) (4.86:5.37:6.16))
     (PORT B (5.12:5.64:6.44) (4.77:5.27:6.05))
     (PORT C (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT D (4.41:4.86:5.55) (4.11:4.53:5.20))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (3.09:3.41:3.89) (3.23:3.57:4.10))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_167)
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:4.14:4.73) (3.53:3.90:4.48))
     (PORT B (7.71:8.50:9.71) (7.18:7.93:9.10))
     (PORT C (20.73:22.85:26.10) (19.29:21.30:24.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.GPOUT_reg\[25\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.57:11.65:13.31) (9.96:11.00:12.62))
     (PORT CLK (3.79:4.18:4.78) (3.51:3.88:4.45))
     (PORT EN (6.02:6.64:7.58) (5.73:6.32:7.26))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_42)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (1.98:2.19:2.51))
     (PORT B (5.96:6.57:7.50) (5.59:6.18:7.09))
     (PORT C (12.03:13.25:15.14) (11.12:12.28:14.09))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[0\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (19.25:21.22:24.23) (17.68:19.52:22.39))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.edge_both_RNO\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.25:5.79:6.61) (4.92:5.43:6.24))
     (PORT B (4.81:5.30:6.05) (4.61:5.09:5.84))
     (PORT C (2.64:2.91:3.32) (2.50:2.76:3.16))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_6_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_234)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.18:2.49) (1.83:2.02:2.32))
     (PORT B (9.18:10.12:11.55) (8.61:9.50:10.90))
     (PORT C (17.97:19.80:22.61) (16.72:18.46:21.19))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.47:6.03:6.89) (5.15:5.69:6.53))
     (PORT B (5.12:5.64:6.45) (4.77:5.26:6.04))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_8\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT B (1.83:2.02:2.31) (1.74:1.92:2.20))
     (PORT C (8.14:8.97:10.24) (7.59:8.38:9.61))
     (PORT D (3.83:4.22:4.82) (3.56:3.93:4.51))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_18)
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:5.67:6.48) (4.81:5.31:6.10))
     (PORT B (2.91:3.21:3.66) (2.75:3.04:3.49))
     (PORT C (7.08:7.80:8.91) (6.62:7.31:8.39))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.90:8.70:9.94) (7.35:8.11:9.31))
     (PORT B (5.60:6.17:7.05) (5.22:5.76:6.61))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_188_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.23:12.38:14.14) (10.66:11.77:13.50))
     (PORT ALn (5.56:6.12:6.99) (5.27:5.82:6.68))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_73)
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.32) (4.72:5.21:5.98))
     (PORT B (5.49:6.05:6.91) (5.15:5.68:6.52))
     (PORT C (18.57:20.46:23.37) (17.35:19.15:21.97))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_72)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_3_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.55:6.11:6.98) (5.23:5.78:6.63))
     (PORT B (5.17:5.70:6.51) (4.83:5.33:6.12))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_211)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_13)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_neg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.81:4.20:4.80) (3.54:3.91:4.48))
     (PORT EN (11.93:13.15:15.02) (11.13:12.28:14.09))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.87:2.06:2.36) (1.74:1.92:2.21))
     (PORT B (4.38:4.82:5.51) (4.11:4.54:5.21))
     (PORT C (4.34:4.78:5.46) (4.07:4.50:5.16))
     (PORT D (5.00:5.51:6.29) (4.69:5.18:5.94))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_134)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.52:6.30) (4.71:5.20:5.97))
     (PORT B (7.21:7.94:9.07) (6.73:7.43:8.53))
     (PORT C (16.88:18.60:21.25) (15.73:17.37:19.93))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.INTR_reg_100_0_o2_1_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.01:4.58) (3.40:3.75:4.30))
     (PORT B (3.71:4.09:4.67) (3.42:3.78:4.34))
     (PORT C (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT D (0.50:0.55:0.63) (0.49:0.54:0.62))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_113)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.66:6.23:7.12) (5.25:5.80:6.65))
     (PORT B (2.70:2.97:3.40) (2.53:2.79:3.21))
     (PORT C (6.61:7.28:8.32) (6.21:6.86:7.87))
     (PORT D (5.28:5.82:6.64) (4.93:5.44:6.24))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.INTR_reg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.65:9.53:10.88) (8.16:9.00:10.33))
     (PORT B (7.08:7.81:8.91) (6.64:7.34:8.42))
     (PORT C (6.60:7.28:8.31) (6.18:6.82:7.83))
     (PORT D (2.81:3.09:3.53) (2.64:2.91:3.34))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.edge_both\[30\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (4.22:4.65:5.31) (4.04:4.46:5.12))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_28)
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.03) (5.19:5.73:6.57))
     (PORT B (2.96:3.26:3.73) (2.79:3.08:3.53))
     (PORT C (6.66:7.34:8.38) (6.22:6.87:7.89))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]2_0_a4_0_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.56:6.35) (4.81:5.31:6.10))
     (PORT B (6.28:6.92:7.90) (5.89:6.50:7.46))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.58:3.95:4.51) (3.36:3.71:4.26))
     (PORT C (8.08:8.90:10.17) (7.61:8.41:9.65))
     (PORT D (6.87:7.57:8.64) (6.44:7.11:8.16))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.47:9.33:10.66) (8.07:8.91:10.22))
     (PORT CLK (3.93:4.34:4.95) (3.64:4.02:4.61))
     (PORT EN (5.96:6.57:7.50) (5.67:6.26:7.18))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_217_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.15:11.19:12.78) (9.55:10.54:12.10))
     (PORT ALn (8.53:9.40:10.74) (8.08:8.92:10.24))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.INTR_reg_35_0_m2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.54:6.10:6.97) (5.14:5.68:6.51))
     (PORT B (6.41:7.06:8.07) (6.02:6.65:7.63))
     (PORT C (4.22:4.66:5.32) (3.95:4.37:5.01))
     (PORT D (5.10:5.62:6.41) (4.74:5.23:6.01))
     (IOPATH A Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.65:2.00:2.28) (1.65:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_100)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13__1_sqmuxa_0_a2_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (4.48:4.94:5.64) (4.21:4.65:5.33))
     (PORT B (9.53:10.51:12.00) (8.85:9.77:11.21))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_206)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_124)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_220)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.GPOUT_reg\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.45:11.52:13.15) (9.79:10.81:12.40))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.40))
     (PORT EN (7.34:8.09:9.23) (6.97:7.70:8.84))
     (PORT ALn (3.94:4.34:4.95) (3.65:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.23:18.98:21.68) (15.93:17.59:20.18))
     (PORT CLK (3.74:4.13:4.71) (3.47:3.83:4.40))
     (PORT EN (10.48:11.55:13.19) (9.85:10.87:12.48))
     (PORT ALn (4.23:4.66:5.33) (4.05:4.47:5.13))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_125_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.12:19.97:22.81) (16.92:18.68:21.44))
     (PORT CLK (3.71:4.09:4.67) (3.45:3.81:4.37))
     (PORT EN (6.49:7.16:8.17) (6.15:6.79:7.80))
     (PORT ALn (9.25:10.19:11.64) (9.63:10.64:12.21))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB6)
 (DELAY
  (ABSOLUTE
     (PORT An (2.43:2.68:3.06) (2.42:2.67:3.06))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_88_set_RNICCUB)
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.10:3.54) (2.65:2.92:3.35))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (5.00:5.51:6.29) (4.66:5.14:5.90))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_19)
 (DELAY
  (ABSOLUTE
     (PORT A (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT B (8.11:8.94:10.21) (7.62:8.41:9.65))
     (PORT C (21.44:23.63:26.98) (20.02:22.10:25.36))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_227)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_117)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.87:2.06:2.37))
     (PORT B (8.98:9.90:11.30) (8.40:9.28:10.64))
     (PORT C (23.50:25.89:29.57) (21.95:24.24:27.81))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.edge_both_RNO\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.11:5.63:6.43) (4.81:5.31:6.09))
     (PORT B (9.97:10.98:12.54) (9.39:10.37:11.90))
     (PORT C (3.63:4.00:4.57) (3.38:3.73:4.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_201_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.55:12.73:14.53) (10.81:11.93:13.69))
     (PORT ALn (4.10:4.52:5.17) (3.93:4.34:4.98))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_199)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_195)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_215)
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:5.67:6.48) (4.84:5.34:6.13))
     (PORT B (6.14:6.77:7.73) (5.76:6.36:7.29))
     (PORT C (17.62:19.41:22.17) (16.41:18.12:20.79))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.95:24.19:27.63) (20.54:22.67:26.02))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (5.86:6.45:7.37) (5.57:6.15:7.05))
     (PORT ALn (4.22:4.65:5.31) (4.04:4.47:5.12))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_248)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_3\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.55:5.01:5.72) (4.27:4.71:5.41))
     (PORT B (8.95:9.87:11.27) (8.34:9.21:10.57))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT EN (4.24:4.67:5.33) (4.06:4.48:5.14))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_23_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.16) (5.31:5.86:6.72))
     (PORT B (8.25:9.09:10.38) (7.73:8.54:9.80))
     (PORT C (7.68:8.46:9.66) (7.21:7.96:9.14))
     (PORT D (1.94:2.14:2.44) (1.80:1.98:2.27))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_188)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.05:4.63) (3.43:3.79:4.35))
     (PORT B (5.39:5.94:6.79) (5.06:5.59:6.42))
     (PORT C (21.97:24.22:27.66) (20.54:22.68:26.02))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.edge_both_RNO\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.95:4.35:4.97) (3.70:4.09:4.69))
     (PORT B (7.91:8.71:9.95) (7.50:8.28:9.50))
     (PORT C (3.06:3.37:3.85) (2.91:3.22:3.69))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_25_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.17:6.80:7.77) (5.77:6.37:7.30))
     (PORT B (3.81:4.20:4.80) (3.57:3.94:4.53))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.88:9.79:11.18) (8.33:9.20:10.55))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.03:4.63))
     (PORT EN (5.73:6.31:7.21) (5.45:6.02:6.90))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_269)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.gpin3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.02:4.43:5.06) (3.83:4.23:4.85))
     (PORT CLK (3.87:4.27:4.87) (3.59:3.96:4.55))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.29:4.73:5.40) (4.01:4.43:5.09))
     (PORT B (3.75:4.13:4.71) (3.52:3.88:4.45))
     (PORT C (1.84:2.02:2.31) (1.76:1.94:2.23))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.97:12.09:13.80) (10.20:11.26:12.92))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (5.82:6.41:7.32) (5.53:6.11:7.01))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_180_rs_RNIRMOP)
 (DELAY
  (ABSOLUTE
     (PORT A (4.25:4.68:5.35) (4.01:4.43:5.09))
     (PORT B (2.60:2.87:3.28) (2.48:2.74:3.14))
     (PORT C (0.45:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_38)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4__RNI1LP21\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:2.79:3.18) (2.40:2.65:3.04))
     (PORT B (2.55:2.81:3.21) (2.47:2.72:3.12))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_7_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/RDATA_32\.un12_PRDATA_o_0_o2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.48:7.14:8.15) (6.09:6.72:7.71))
     (PORT B (6.44:7.09:8.10) (6.04:6.67:7.65))
     (PORT C (6.48:7.14:8.16) (6.15:6.79:7.79))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_49)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (8.87:9.77:11.16) (8.33:9.20:10.56))
     (PORT D (8.74:9.63:10.99) (8.14:8.99:10.32))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_120)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_7__2_i_a2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.09:16.63:18.99) (14.17:15.65:17.95))
     (PORT B (14.89:16.41:18.74) (13.89:15.33:17.59))
     (PORT C (14.11:15.55:17.76) (13.24:14.61:16.77))
     (PORT D (14.05:15.48:17.68) (13.14:14.51:16.65))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.INTR_reg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.54))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.INTR_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.53:0.58:0.67) (0.52:0.58:0.66))
     (PORT CLK (3.74:4.12:4.71) (3.48:3.84:4.41))
     (PORT ALn (3.79:4.18:4.77) (3.54:3.91:4.48))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_1__2_i_0_0_a2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.25:14.60:16.67) (12.35:13.63:15.64))
     (PORT B (12.47:13.74:15.70) (11.61:12.82:14.71))
     (PORT C (12.13:13.37:15.27) (11.37:12.56:14.41))
     (PORT D (12.15:13.39:15.29) (11.33:12.51:14.35))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_47)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_19)
 (DELAY
  (ABSOLUTE
     (PORT A (5.28:5.82:6.65) (4.99:5.51:6.32))
     (PORT B (8.54:9.41:10.75) (7.94:8.77:10.06))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_216)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.11:2.40) (1.78:1.97:2.26))
     (PORT B (7.46:8.22:9.39) (6.96:7.68:8.82))
     (PORT C (18.44:20.33:23.21) (17.20:18.99:21.79))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.19:6.82:7.79) (5.82:6.43:7.38))
     (PORT B (7.29:8.03:9.17) (6.87:7.59:8.70))
     (PORT C (1.95:2.15:2.45) (1.87:2.06:2.37))
     (PORT D (7.25:7.98:9.12) (6.75:7.46:8.55))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.INTR_reg_100_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.48:0.55))
     (PORT B (5.00:5.51:6.30) (4.67:5.15:5.91))
     (PORT C (9.65:10.63:12.15) (9.07:10.01:11.49))
     (PORT D (6.64:7.32:8.36) (6.26:6.92:7.93))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH D Y (0.59:0.86:0.98) (0.66:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.30:5.84:6.67) (4.93:5.45:6.25))
     (PORT B (2.58:2.84:3.24) (2.42:2.67:3.06))
     (PORT C (10.62:11.70:13.36) (9.98:11.01:12.64))
     (PORT D (6.89:7.59:8.67) (6.43:7.10:8.14))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GPOUT\.un34_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.70:2.98:3.41))
     (PORT B (2.69:2.97:3.39) (2.54:2.81:3.22))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_5_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.35:3.70:4.22) (3.23:3.57:4.09))
     (PORT B (3.21:3.53:4.03) (3.06:3.38:3.88))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.54:12.72:14.52) (10.88:12.02:13.79))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.00:4.59))
     (PORT EN (5.89:6.49:7.41) (5.63:6.22:7.13))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB3)
 (DELAY
  (ABSOLUTE
     (PORT An (2.46:2.71:3.10) (2.44:2.70:3.10))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_122)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_218)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12__RNICSF41\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.93:5.43:6.20) (4.62:5.10:5.85))
     (PORT B (3.65:4.03:4.60) (3.39:3.74:4.30))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.43:2.68:3.07))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT D (6.06:6.68:7.63) (5.73:6.33:7.26))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_231_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.28:4.72:5.39) (4.08:4.50:5.17))
     (PORT ALn (4.25:4.68:5.35) (4.04:4.47:5.12))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_set_RNIEHIN)
 (DELAY
  (ABSOLUTE
     (PORT A (3.53:3.89:4.44) (3.32:3.66:4.20))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (2.60:2.86:3.27) (2.50:2.76:3.17))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.edge_both\[27\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.60:0.66:0.75))
     (PORT CLK (3.92:4.32:4.94) (3.64:4.02:4.61))
     (PORT EN (4.24:4.67:5.33) (4.06:4.48:5.14))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_77_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.29:12.44:14.20) (10.47:11.56:13.26))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (9.41:10.37:11.84) (8.90:9.82:11.27))
     (PORT ALn (10.40:11.47:13.09) (10.86:11.99:13.76))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.04:10.33) (7.66:8.46:9.71))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.63))
     (PORT EN (8.86:9.77:11.15) (8.36:9.23:10.59))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.35:5.89:6.73) (5.01:5.53:6.35))
     (PORT B (2.77:3.05:3.48) (2.63:2.90:3.33))
     (IOPATH A Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_13\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.23:6.87:7.85) (5.83:6.44:7.39))
     (PORT B (7.10:7.83:8.94) (6.64:7.33:8.41))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_2_i_0_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.02:3.33:3.81) (2.93:3.23:3.71))
     (PORT B (2.83:3.12:3.56) (2.69:2.97:3.41))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_86_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.38:8.13:9.29) (6.85:7.56:8.68))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.41))
     (PORT EN (9.12:10.06:11.48) (8.62:9.52:10.92))
     (PORT ALn (8.25:9.09:10.38) (8.58:9.47:10.87))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_58_set_RNIIPAE)
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (2.87:3.16:3.61) (2.70:2.98:3.42))
     (PORT C (3.66:4.03:4.61) (3.44:3.79:4.35))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7__RNI1ELO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (2.86:3.15:3.60) (2.69:2.97:3.40))
     (PORT C (2.61:2.88:3.29) (2.48:2.74:3.14))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.23:9.07:10.35) (7.74:8.55:9.81))
     (PORT CLK (3.94:4.35:4.96) (3.65:4.03:4.63))
     (PORT EN (4.45:4.90:5.60) (4.25:4.69:5.38))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.83:8.62:9.85) (7.33:8.09:9.29))
     (PORT B (7.06:7.79:8.89) (6.58:7.26:8.33))
     (PORT C (3.16:3.48:3.97) (2.94:3.25:3.73))
     (PORT D (3.95:4.36:4.97) (3.68:4.06:4.66))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.INTR_reg_373_0_o2_1_0\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.83:4.22:4.82) (3.55:3.92:4.49))
     (PORT B (3.63:4.00:4.57) (3.46:3.82:4.39))
     (PORT C (5.11:5.63:6.43) (4.78:5.28:6.06))
     (PORT D (8.51:9.37:10.71) (7.95:8.78:10.07))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.edge_both_79_iv_i_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:7.61:8.69) (6.47:7.15:8.20))
     (PORT B (0.45:0.50:0.57) (0.44:0.49:0.56))
     (PORT C (9.39:10.35:11.82) (8.89:9.81:11.26))
     (PORT D (1.94:2.14:2.44) (1.79:1.98:2.27))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_15)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.23:2.55) (1.89:2.09:2.39))
     (PORT B (7.87:8.67:9.90) (7.29:8.05:9.24))
     (PORT C (16.25:17.91:20.45) (15.02:16.58:19.02))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (9.60:10.58:12.08) (9.00:9.93:11.40))
     (PORT B (10.40:11.46:13.09) (9.72:10.74:12.32))
     (PORT C (7.49:8.26:9.43) (6.99:7.72:8.86))
     (PORT D (7.15:7.87:8.99) (6.63:7.32:8.40))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.53:12.71:14.51) (10.82:11.95:13.71))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.02:4.62))
     (PORT EN (5.76:6.35:7.25) (5.51:6.08:6.98))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.56:3.93:4.49) (3.32:3.66:4.20))
     (PORT C (6.91:7.62:8.70) (6.52:7.20:8.26))
     (PORT D (6.83:7.53:8.60) (6.40:7.06:8.11))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.GPOUT_reg\[21\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.30:10.25:11.71) (8.78:9.69:11.12))
     (PORT CLK (3.70:4.07:4.65) (3.42:3.78:4.34))
     (PORT EN (7.53:8.29:9.47) (7.10:7.84:8.99))
     (PORT ALn (3.83:4.22:4.82) (3.56:3.94:4.52))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_24)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.edge_both_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.64) (2.73:3.01:3.46))
     (PORT B (9.57:10.54:12.04) (9.06:10.00:11.48))
     (PORT C (3.71:4.09:4.67) (3.42:3.78:4.34))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_148_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.47:6.02:6.88) (5.20:5.74:6.59))
     (PORT ALn (5.65:6.22:7.11) (5.35:5.90:6.77))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_13\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:4.70:5.36) (4.00:4.42:5.07))
     (PORT B (4.95:5.46:6.23) (4.63:5.12:5.87))
     (PORT C (5.09:5.61:6.40) (4.75:5.25:6.02))
     (PORT D (4.32:4.76:5.43) (4.04:4.46:5.12))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (2.73:3.01:3.44) (2.93:3.23:3.71))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_55_set)
 (DELAY
  (ABSOLUTE
     (PORT D (5.66:6.24:7.12) (5.26:5.80:6.66))
     (PORT CLK (3.70:4.08:4.66) (3.42:3.78:4.34))
     (PORT EN (10.61:11.69:13.35) (10.03:11.08:12.71))
     (PORT ALn (8.79:9.69:11.06) (9.16:10.12:11.61))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_50_set_RNIP9UK)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.58:3.94:4.50) (3.35:3.70:4.25))
     (PORT C (2.91:3.21:3.67) (2.74:3.03:3.47))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_3)
 (DELAY
  (ABSOLUTE
     (PORT A (3.45:3.80:4.34) (3.23:3.57:4.10))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (4.49:4.95:5.66) (4.18:4.62:5.30))
     (PORT D (1.90:2.09:2.39) (1.78:1.97:2.26))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_142)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (1.88:2.08:2.38))
     (PORT B (6.62:7.30:8.33) (6.26:6.91:7.93))
     (PORT C (18.60:20.50:23.41) (17.35:19.15:21.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.44:0.48:0.55))
     (PORT B (3.09:3.40:3.89) (2.93:3.24:3.72))
     (PORT C (7.91:8.72:9.96) (7.50:8.29:9.51))
     (PORT D (8.04:8.86:10.11) (7.53:8.32:9.55))
     (IOPATH A Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:9.74:11.12) (8.27:9.13:10.48))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (6.03:6.64:7.59) (5.74:6.34:7.27))
     (PORT ALn (3.92:4.32:4.94) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_204)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_ns\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.84:2.03:2.32) (1.73:1.91:2.19))
     (PORT B (6.74:7.43:8.48) (6.34:7.00:8.04))
     (PORT C (4.40:4.85:5.54) (4.14:4.57:5.25))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_183)
 (DELAY
  (ABSOLUTE
     (PORT A (3.83:4.22:4.82) (3.57:3.94:4.52))
     (PORT B (4.48:4.94:5.64) (4.21:4.65:5.33))
     (PORT C (17.09:18.83:21.51) (15.95:17.61:20.21))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.74:6.33:7.23) (5.42:5.99:6.87))
     (PORT B (12.47:13.74:15.69) (11.61:12.82:14.71))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_0_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.01:13.24:15.12) (11.26:12.44:14.27))
     (PORT B (10.17:11.20:12.79) (9.59:10.59:12.15))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (1.83:2.02:2.31) (1.74:1.92:2.20))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_23)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_a3_11\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:7.31:8.35) (6.27:6.92:7.94))
     (PORT B (5.28:5.82:6.65) (4.93:5.44:6.24))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_168)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_83)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.32:20.19:23.06) (17.03:18.80:21.57))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.86:4.42))
     (PORT EN (11.76:12.96:14.80) (11.10:12.26:14.07))
     (PORT ALn (10.55:11.63:13.28) (9.96:11.00:12.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (9.26:10.20:11.65) (8.67:9.57:10.98))
     (PORT B (8.26:9.11:10.40) (7.70:8.50:9.76))
     (PORT C (5.17:5.70:6.51) (4.82:5.33:6.11))
     (PORT D (5.89:6.49:7.42) (5.54:6.12:7.02))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_neg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.58:0.64:0.74))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.55))
     (PORT EN (4.22:4.65:5.31) (4.04:4.46:5.12))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_8_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.87:14.18:16.20) (11.95:13.20:15.14))
     (PORT CLK (3.71:4.08:4.66) (3.44:3.80:4.35))
     (PORT EN (6.08:6.70:7.66) (5.80:6.40:7.34))
     (PORT ALn (9.06:9.98:11.40) (9.45:10.43:11.97))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_47_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.58:13.87:15.84) (11.68:12.90:14.80))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (5.86:6.45:7.37) (5.57:6.15:7.05))
     (PORT ALn (3.71:4.09:4.67) (3.78:4.17:4.79))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.81:16.32:18.64) (13.82:15.26:17.51))
     (PORT CLK (3.84:4.24:4.84) (3.55:3.92:4.50))
     (PORT EN (10.23:11.28:12.88) (9.69:10.70:12.28))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:4.53:5.18) (3.88:4.28:4.91))
     (PORT B (3.64:4.02:4.59) (3.42:3.77:4.33))
     (PORT C (2.81:3.09:3.53) (2.65:2.92:3.35))
     (PORT D (6.87:7.57:8.65) (6.44:7.11:8.16))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_242)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_67)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (7.28:8.02:9.16) (6.81:7.52:8.63))
     (PORT B (11.81:13.01:14.86) (10.95:12.09:13.88))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.97:14.29:16.32) (12.16:13.43:15.41))
     (PORT CLK (3.83:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (10.84:11.94:13.64) (10.23:11.29:12.96))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_14)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_215_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.94:10.95:12.51) (9.38:10.36:11.89))
     (PORT ALn (5.71:6.29:7.19) (5.41:5.97:6.85))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_197)
 (DELAY
  (ABSOLUTE
     (PORT A (5.07:5.59:6.38) (4.72:5.21:5.98))
     (PORT B (9.16:10.09:11.53) (8.58:9.47:10.87))
     (PORT C (13.98:15.40:17.59) (12.95:14.30:16.41))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.51:14.89:17.00) (12.65:13.97:16.02))
     (PORT CLK (4.00:4.41:5.04) (3.71:4.09:4.70))
     (PORT EN (10.56:11.64:13.29) (9.98:11.02:12.65))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_181)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.13:2.44) (1.82:2.01:2.30))
     (PORT B (5.69:6.27:7.16) (5.36:5.92:6.79))
     (PORT C (18.65:20.56:23.48) (17.45:19.26:22.10))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_128_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.56:6.12:6.99) (5.27:5.82:6.68))
     (PORT ALn (5.75:6.34:7.24) (5.46:6.03:6.92))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_5\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.17) (5.31:5.86:6.72))
     (PORT B (7.15:7.88:9.00) (6.67:7.36:8.45))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11__RNID3DK\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.20:5.73:6.55) (4.90:5.41:6.20))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (2.62:2.89:3.30) (2.50:2.76:3.17))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_26)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:13.22:15.10) (11.19:12.35:14.17))
     (PORT CLK (3.75:4.13:4.72) (3.49:3.85:4.42))
     (PORT EN (7.43:8.19:9.36) (7.02:7.75:8.90))
     (PORT ALn (3.85:4.24:4.84) (3.58:3.95:4.54))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_63)
 (DELAY
  (ABSOLUTE
     (PORT A (5.22:5.76:6.57) (4.86:5.37:6.16))
     (PORT B (6.10:6.73:7.68) (5.70:6.29:7.21))
     (PORT C (11.13:12.26:14.01) (10.35:11.43:13.11))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_86)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_212_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.81:14.12:16.13) (12.11:13.37:15.34))
     (PORT ALn (10.55:11.63:13.28) (9.96:11.00:12.62))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_21)
 (DELAY
  (ABSOLUTE
     (PORT A (7.89:8.70:9.93) (7.42:8.19:9.40))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/fsm\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (PORT ALn (4.00:4.40:5.03) (3.70:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (10.02:11.04:12.61) (9.42:10.40:11.94))
     (PORT ALn (3.87:4.26:4.87) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_147)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_0_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.83:5.33:6.08) (4.50:4.97:5.70))
     (PORT B (7.65:8.43:9.63) (7.18:7.93:9.10))
     (PORT C (3.14:3.46:3.95) (2.93:3.23:3.71))
     (PORT D (5.19:5.72:6.53) (4.84:5.34:6.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/iPSELS_raw23)
 (DELAY
  (ABSOLUTE
     (PORT A (7.17:7.90:9.02) (6.79:7.50:8.60))
     (PORT B (6.36:7.01:8.01) (6.04:6.67:7.65))
     (PORT C (6.51:7.18:8.19) (6.16:6.80:7.80))
     (PORT D (6.87:7.57:8.64) (6.50:7.18:8.24))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (2.73:3.01:3.44) (2.93:3.23:3.71))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.INTR_reg\[29\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.53:0.58:0.66) (0.52:0.58:0.66))
     (PORT CLK (3.84:4.23:4.83) (3.58:3.95:4.53))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.43:2.68:3.08))
     (PORT B (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.14:8.97:10.24) (7.63:8.43:9.67))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_86)
 (DELAY
  (ABSOLUTE
     (PORT A (1.99:2.19:2.50) (1.86:2.05:2.35))
     (PORT B (8.17:9.00:10.28) (7.70:8.50:9.75))
     (PORT C (21.45:23.64:26.99) (20.08:22.18:25.44))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_66_set_RNI1G0Q)
 (DELAY
  (ABSOLUTE
     (PORT A (4.27:4.71:5.37) (4.03:4.44:5.10))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (2.61:2.88:3.29) (2.48:2.74:3.14))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_156)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_17)
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.04:4.61) (3.40:3.75:4.30))
     (PORT B (10.18:11.22:12.81) (9.53:10.52:12.07))
     (PORT C (16.46:18.14:20.72) (15.30:16.89:19.38))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.91:20.84:23.80) (17.47:19.29:22.14))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.38))
     (PORT EN (5.91:6.52:7.44) (5.62:6.21:7.13))
     (PORT ALn (9.93:10.94:12.50) (9.40:10.38:11.91))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_23)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.83:2.02:2.31))
     (PORT B (7.29:8.03:9.17) (6.85:7.56:8.68))
     (PORT C (14.92:16.44:18.78) (13.88:15.32:17.58))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.41:9.26:10.58) (7.88:8.70:9.98))
     (PORT B (6.56:7.23:8.25) (6.15:6.79:7.79))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (7.81:8.61:9.83) (7.36:8.12:9.32))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_169_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.39:13.65:15.59) (11.68:12.89:14.79))
     (PORT ALn (5.60:6.17:7.04) (5.35:5.91:6.78))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6__RNI5OVQ\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (3.48:3.83:4.37) (3.26:3.60:4.13))
     (PORT C (2.81:3.10:3.54) (2.64:2.92:3.34))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.50:0.57) (0.44:0.48:0.55))
     (PORT B (3.19:3.51:4.01) (3.03:3.35:3.84))
     (PORT C (6.96:7.67:8.76) (6.57:7.26:8.33))
     (PORT D (7.96:8.77:10.01) (7.50:8.28:9.50))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.66:3.04) (2.26:2.49:2.86))
     (PORT B (2.15:2.36:2.70) (2.01:2.21:2.54))
     (PORT C (6.56:7.23:8.26) (6.17:6.81:7.81))
     (PORT D (5.75:6.34:7.24) (5.36:5.92:6.79))
     (IOPATH A Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_75)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_38)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.81:2.00:2.30))
     (PORT B (7.39:8.14:9.30) (6.87:7.59:8.71))
     (PORT C (13.87:15.28:17.45) (12.93:14.28:16.38))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.85:20.78:23.73) (17.55:19.37:22.23))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (5.87:6.46:7.38) (5.58:6.16:7.06))
     (PORT ALn (12.75:14.05:16.05) (12.01:13.26:15.21))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:10.21:11.66) (8.71:9.61:11.03))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.01:4.61))
     (PORT EN (6.23:6.86:7.83) (5.93:6.55:7.51))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_9)
 (DELAY
  (ABSOLUTE
     (PORT A (5.66:6.24:7.12) (5.32:5.87:6.73))
     (PORT B (8.63:9.51:10.86) (8.05:8.89:10.20))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_212)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.32) (2.51:2.77:3.17))
     (PORT B (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT C (6.96:7.67:8.76) (6.57:7.26:8.33))
     (PORT D (7.96:8.77:10.01) (7.50:8.28:9.50))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.50:8.26:9.44) (6.96:7.69:8.82))
     (PORT B (1.84:2.03:2.31) (1.77:1.95:2.24))
     (PORT C (3.25:3.58:4.08) (3.08:3.40:3.91))
     (PORT D (7.91:8.71:9.95) (7.32:8.08:9.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.78:6.37:7.27) (5.40:5.96:6.84))
     (PORT B (3.72:4.10:4.68) (3.46:3.82:4.39))
     (PORT C (0.74:0.82:0.94) (0.74:0.82:0.94))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_15)
 (DELAY
  (ABSOLUTE
     (PORT A (6.78:7.47:8.53) (6.35:7.01:8.04))
     (PORT B (5.34:5.88:6.72) (5.03:5.55:6.37))
     (PORT C (7.36:8.12:9.27) (6.86:7.58:8.69))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.12:17.77:20.29) (15.07:16.64:19.09))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (7.76:8.55:9.76) (7.34:8.10:9.30))
     (PORT ALn (4.19:4.62:5.27) (4.00:4.42:5.07))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_96)
 (DELAY
  (ABSOLUTE
     (PORT A (5.07:5.59:6.38) (4.72:5.21:5.98))
     (PORT B (9.16:10.09:11.53) (8.58:9.47:10.87))
     (PORT C (13.98:15.40:17.59) (12.95:14.30:16.41))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.02:6.64:7.58) (5.62:6.20:7.11))
     (PORT B (4.94:5.45:6.22) (4.64:5.13:5.88))
     (PORT C (9.46:10.42:11.91) (8.94:9.87:11.33))
     (PORT D (9.41:10.36:11.84) (8.88:9.80:11.24))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_164)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.71:15.11:17.26) (12.89:14.23:16.33))
     (PORT CLK (3.82:4.21:4.81) (3.55:3.92:4.50))
     (PORT EN (7.34:8.09:9.23) (6.97:7.70:8.84))
     (PORT ALn (3.94:4.34:4.95) (3.65:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.38:4.83:5.52) (4.21:4.65:5.34))
     (PORT B (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT C (10.96:12.08:13.79) (10.29:11.37:13.04))
     (PORT D (5.19:5.71:6.53) (4.84:5.34:6.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_153_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.96:10.97:12.53) (9.41:10.39:11.92))
     (PORT ALn (8.58:9.46:10.80) (8.10:8.94:10.26))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_16_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.42:5.97:6.82) (5.11:5.64:6.47))
     (PORT B (2.79:3.07:3.51) (2.63:2.90:3.33))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_pos_51_iv_i_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.52:5.16) (3.85:4.25:4.88))
     (PORT B (0.46:0.50:0.57) (0.44:0.49:0.56))
     (PORT C (11.71:12.91:14.74) (11.07:12.22:14.02))
     (PORT D (3.86:4.25:4.86) (3.59:3.97:4.55))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_176_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.79:10.79:12.32) (9.27:10.24:11.75))
     (PORT ALn (5.65:6.23:7.12) (5.37:5.93:6.80))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.27:9.11:10.41) (7.77:8.57:9.84))
     (PORT CLK (3.67:4.05:4.62) (3.41:3.76:4.31))
     (PORT EN (7.24:7.98:9.12) (6.89:7.61:8.73))
     (PORT ALn (3.83:4.22:4.82) (3.56:3.93:4.51))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.09:10.02:11.44) (8.48:9.36:10.74))
     (PORT B (6.42:7.08:8.08) (6.00:6.63:7.60))
     (PORT C (3.14:3.46:3.95) (2.93:3.23:3.71))
     (PORT D (3.72:4.10:4.68) (3.49:3.85:4.42))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_117)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_251)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.un5_PRDATA_o_0_a2_0_o2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.96:2.16:2.47) (1.85:2.04:2.34))
     (PORT B (6.83:7.53:8.60) (6.40:7.06:8.10))
     (PORT C (1.96:2.16:2.47) (1.89:2.09:2.39))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_197_rs_RNIL735)
 (DELAY
  (ABSOLUTE
     (PORT A (5.03:5.54:6.33) (4.72:5.22:5.98))
     (PORT B (3.47:3.83:4.37) (3.29:3.64:4.17))
     (PORT C (2.73:3.01:3.44) (2.60:2.87:3.29))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.INTR_reg_178_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.44:0.48:0.56))
     (PORT B (5.40:5.96:6.80) (5.02:5.55:6.36))
     (PORT C (8.41:9.27:10.58) (7.99:8.82:10.12))
     (PORT D (6.10:6.72:7.67) (5.72:6.32:7.25))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH D Y (0.59:0.86:0.98) (0.66:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB10)
 (DELAY
  (ABSOLUTE
     (PORT An (2.46:2.71:3.09) (2.42:2.67:3.07))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_207)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.53) (3.37:3.72:4.27))
     (PORT B (4.71:5.19:5.93) (4.41:4.87:5.58))
     (PORT C (18.59:20.49:23.40) (17.20:18.99:21.79))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_25)
 (DELAY
  (ABSOLUTE
     (PORT A (4.07:4.48:5.12) (3.80:4.20:4.82))
     (PORT B (5.33:5.87:6.71) (4.96:5.47:6.28))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_129)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.34:7.25) (5.41:5.97:6.85))
     (PORT B (5.18:5.71:6.52) (4.82:5.32:6.11))
     (PORT C (5.89:6.49:7.41) (5.51:6.08:6.98))
     (PORT D (5.76:6.35:7.25) (5.34:5.89:6.76))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.45:13.72:15.67) (11.66:12.88:14.77))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (5.85:6.45:7.37) (5.57:6.15:7.06))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.11:23.26:26.57) (19.62:21.66:24.86))
     (PORT CLK (3.67:4.05:4.62) (3.41:3.76:4.32))
     (PORT EN (8.89:9.80:11.19) (8.45:9.33:10.71))
     (PORT ALn (4.30:4.74:5.41) (4.09:4.51:5.18))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_153)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_201)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.23:2.55) (1.90:2.10:2.41))
     (PORT B (10.02:11.04:12.61) (9.39:10.37:11.90))
     (PORT C (11.41:12.57:14.36) (10.53:11.63:13.35))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_122)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.88:2.07:2.38))
     (PORT B (4.45:4.91:5.60) (4.18:4.61:5.29))
     (PORT C (20.81:22.93:26.19) (19.52:21.56:24.73))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_131_rs_RNIEHEP)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.55:3.92:4.47) (3.33:3.67:4.21))
     (PORT C (2.60:2.86:3.27) (2.50:2.76:3.17))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.edge_both_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.00:4.57) (3.37:3.72:4.27))
     (PORT B (8.79:9.68:11.06) (8.26:9.12:10.46))
     (PORT C (3.98:4.39:5.01) (3.76:4.15:4.76))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.12:5.64:6.44) (4.81:5.31:6.09))
     (PORT B (6.14:6.77:7.73) (5.76:6.36:7.29))
     (PORT C (17.73:19.54:22.31) (16.50:18.21:20.90))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_157)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:1.99:2.29))
     (PORT B (7.44:8.20:9.37) (6.98:7.71:8.85))
     (PORT C (14.09:15.52:17.73) (13.13:14.49:16.63))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.27:23.44:26.78) (19.89:21.96:25.20))
     (PORT CLK (3.84:4.23:4.84) (3.57:3.94:4.52))
     (PORT EN (8.78:9.68:11.05) (8.33:9.20:10.56))
     (PORT ALn (4.10:4.52:5.17) (3.93:4.34:4.98))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_255)
 (DELAY
  (ABSOLUTE
     (PORT A (5.22:5.76:6.57) (4.86:5.37:6.16))
     (PORT B (6.10:6.73:7.68) (5.70:6.29:7.22))
     (PORT C (11.13:12.26:14.01) (10.35:11.43:13.11))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_263)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.95:5.45:6.22) (4.59:5.07:5.82))
     (PORT B (5.81:6.40:7.31) (5.45:6.01:6.90))
     (PORT C (7.64:8.42:9.61) (7.19:7.94:9.11))
     (PORT D (8.22:9.06:10.34) (7.70:8.51:9.76))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_81)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.55:6.34) (4.73:5.23:6.00))
     (PORT B (8.59:9.47:10.81) (8.06:8.90:10.22))
     (PORT C (15.55:17.13:19.57) (14.47:15.98:18.33))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_65_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.58:12.76:14.57) (10.74:11.85:13.60))
     (PORT CLK (3.71:4.08:4.66) (3.46:3.82:4.38))
     (PORT EN (7.92:8.73:9.97) (7.51:8.29:9.51))
     (PORT ALn (5.08:5.60:6.39) (5.23:5.77:6.62))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_59)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.GPOUT_reg\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.12:8.95:10.22) (7.65:8.44:9.69))
     (PORT CLK (3.86:4.25:4.86) (3.58:3.95:4.53))
     (PORT EN (9.10:10.03:11.46) (8.63:9.52:10.93))
     (PORT ALn (3.97:4.37:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_5_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.96:2.16:2.46) (1.83:2.02:2.31))
     (PORT B (9.40:10.36:11.84) (8.82:9.74:11.18))
     (PORT C (7.54:8.30:9.48) (6.99:7.72:8.86))
     (PORT D (7.04:7.75:8.86) (6.60:7.29:8.36))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.10:24.35:27.81) (20.66:22.81:26.17))
     (PORT CLK (3.84:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (8.78:9.67:11.05) (8.33:9.20:10.55))
     (PORT ALn (8.61:9.49:10.84) (8.16:9.01:10.34))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/wr_enable)
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (7.96:8.77:10.02) (7.54:8.33:9.55))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.34:13.60:15.53) (11.55:12.76:14.64))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT EN (7.16:7.89:9.01) (6.81:7.52:8.62))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.66))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.18:7.91:9.03) (6.66:7.35:8.43))
     (PORT B (0.69:0.76:0.87) (0.68:0.75:0.87))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (6.89:7.59:8.67) (6.40:7.07:8.11))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (2.68:2.96:3.38) (2.87:3.17:3.64))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_255_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.25:4.68:5.35) (4.03:4.45:5.11))
     (PORT ALn (8.74:9.64:11.01) (8.28:9.15:10.50))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.54:10.51:12.00) (8.97:9.90:11.36))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.61))
     (PORT EN (7.27:8.01:9.14) (6.92:7.64:8.76))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_57)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_105)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.gpin3\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.67:4.05:4.62) (3.48:3.85:4.41))
     (PORT CLK (3.85:4.24:4.85) (3.57:3.95:4.53))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_113_set_RNIJIQI)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.65:4.02:4.60) (3.49:3.85:4.42))
     (PORT C (3.59:3.96:4.52) (3.37:3.72:4.27))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_13\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.21:7.10) (5.24:5.79:6.64))
     (PORT B (5.48:6.04:6.90) (5.11:5.65:6.48))
     (PORT C (6.58:7.26:8.29) (6.20:6.85:7.86))
     (PORT D (6.46:7.12:8.13) (6.06:6.69:7.68))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (2.68:2.96:3.38) (2.87:3.17:3.64))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.INTR_reg_334_0\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.42:0.47:0.54))
     (PORT B (5.00:5.51:6.29) (4.69:5.18:5.94))
     (PORT C (9.96:10.98:12.54) (9.39:10.37:11.90))
     (PORT D (6.54:7.20:8.23) (6.11:6.75:7.74))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_70_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.41:15.88:18.13) (13.34:14.73:16.90))
     (PORT CLK (3.73:4.11:4.70) (3.45:3.81:4.38))
     (PORT EN (11.03:12.16:13.89) (10.38:11.46:13.15))
     (PORT ALn (3.74:4.13:4.71) (3.82:4.21:4.83))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_91)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.86:2.05:2.36))
     (PORT B (7.28:8.02:9.16) (6.81:7.52:8.63))
     (PORT C (13.96:15.38:17.57) (12.89:14.23:16.33))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_63)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.04:13.27:15.16) (11.27:12.44:14.28))
     (PORT CLK (3.63:4.00:4.57) (3.37:3.72:4.26))
     (PORT EN (9.46:10.43:11.91) (8.94:9.88:11.33))
     (PORT ALn (8.55:9.42:10.76) (8.09:8.94:10.25))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_252_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.18:4.60:5.26) (3.96:4.37:5.01))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.42:7.33) (5.49:6.06:6.96))
     (PORT B (3.56:3.93:4.49) (3.32:3.66:4.20))
     (PORT C (9.53:10.50:11.99) (8.95:9.88:11.34))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.48:2.74:3.14))
     (PORT B (0.47:0.52:0.60) (0.46:0.51:0.59))
     (PORT C (3.68:4.05:4.63) (3.50:3.86:4.43))
     (PORT D (8.22:9.06:10.35) (7.70:8.51:9.76))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_181_rs_RNI3SOU)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.71:2.99:3.43))
     (PORT B (2.54:2.80:3.19) (2.41:2.66:3.06))
     (PORT C (0.42:0.46:0.53) (0.41:0.45:0.52))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (9.47:10.44:11.92) (8.92:9.84:11.29))
     (PORT B (7.34:8.09:9.24) (6.93:7.65:8.78))
     (PORT C (5.13:5.65:6.46) (4.82:5.32:6.11))
     (PORT D (5.23:5.77:6.59) (4.90:5.41:6.21))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_9)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIN1DH\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (3.45:3.80:4.34) (3.24:3.58:4.11))
     (PORT C (2.66:2.93:3.34) (2.56:2.82:3.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_30)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.36:11.42:13.04) (9.69:10.70:12.27))
     (PORT CLK (4.00:4.41:5.04) (3.71:4.10:4.70))
     (PORT EN (4.39:4.84:5.52) (4.20:4.64:5.32))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_1_set)
 (DELAY
  (ABSOLUTE
     (PORT D (20.69:22.80:26.04) (19.27:21.27:24.41))
     (PORT CLK (3.81:4.20:4.80) (3.53:3.90:4.47))
     (PORT EN (11.85:13.06:14.92) (11.16:12.32:14.14))
     (PORT ALn (6.49:7.15:8.17) (6.71:7.40:8.50))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_177)
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.32) (4.72:5.21:5.98))
     (PORT B (5.49:6.05:6.91) (5.15:5.68:6.52))
     (PORT C (18.57:20.46:23.37) (17.35:19.15:21.97))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.edge_both\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.59:0.66:0.75))
     (PORT CLK (3.91:4.31:4.92) (3.62:3.99:4.58))
     (PORT EN (5.90:6.50:7.43) (5.61:6.19:7.11))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_92)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.73:15.13:17.28) (12.69:14.02:16.08))
     (PORT CLK (3.67:4.04:4.61) (3.39:3.74:4.30))
     (PORT EN (7.81:8.61:9.83) (7.41:8.18:9.39))
     (PORT ALn (4.22:4.65:5.31) (4.00:4.42:5.07))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_57)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_174_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.89:15.31:17.48) (13.05:14.41:16.53))
     (PORT ALn (5.56:6.13:7.00) (5.31:5.86:6.72))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_66)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_218_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.15:12.29:14.03) (10.55:11.64:13.36))
     (PORT ALn (5.68:6.26:7.15) (5.41:5.97:6.86))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__RNILCFV\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:2.78:3.17) (2.40:2.65:3.04))
     (PORT B (3.59:3.96:4.52) (3.42:3.77:4.33))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.gpin2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.20:3.52:4.02) (3.04:3.35:3.85))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_40_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.48:15.96:18.22) (13.46:14.86:17.05))
     (PORT CLK (3.82:4.21:4.80) (3.55:3.92:4.50))
     (PORT EN (8.19:9.02:10.30) (7.73:8.54:9.80))
     (PORT ALn (6.41:7.07:8.07) (6.65:7.35:8.43))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.GPOUT_reg\[22\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.46:11.53:13.17) (9.82:10.84:12.44))
     (PORT CLK (3.75:4.14:4.73) (3.48:3.84:4.41))
     (PORT EN (7.60:8.38:9.57) (7.19:7.94:9.11))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_4_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.43:5.99:6.84) (5.06:5.59:6.41))
     (PORT B (6.26:6.90:7.88) (5.85:6.46:7.41))
     (PORT C (3.82:4.21:4.81) (3.56:3.93:4.51))
     (PORT D (5.54:6.11:6.97) (5.20:5.74:6.59))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_68)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.24:10.19:11.63) (8.72:9.63:11.05))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.01:4.61))
     (PORT EN (6.22:6.86:7.83) (5.93:6.55:7.51))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.97:12.09:13.80) (10.20:11.26:12.92))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (11.46:12.63:14.42) (10.76:11.89:13.64))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_73_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.78:8.58:9.80) (7.34:8.10:9.30))
     (PORT CLK (3.69:4.07:4.65) (3.43:3.78:4.34))
     (PORT EN (5.86:6.45:7.37) (5.57:6.15:7.06))
     (PORT ALn (8.07:8.89:10.16) (8.36:9.23:10.59))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.INTR_reg\[28\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_258)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_113)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_4\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.62:10.60:12.10) (8.95:9.88:11.34))
     (PORT B (5.55:6.12:6.98) (5.21:5.75:6.59))
     (PORT C (7.13:7.86:8.98) (6.63:7.32:8.40))
     (PORT D (4.67:5.15:5.88) (4.37:4.83:5.54))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (2.69:2.96:3.38) (2.55:2.82:3.23))
     (PORT C (6.54:7.20:8.23) (6.22:6.87:7.88))
     (PORT D (5.75:6.34:7.24) (5.47:6.03:6.92))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_91_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.15:6.78:7.74) (5.70:6.29:7.22))
     (PORT CLK (3.69:4.07:4.65) (3.43:3.79:4.34))
     (PORT EN (10.15:11.19:12.78) (9.62:10.62:12.19))
     (PORT ALn (5.17:5.69:6.50) (5.29:5.84:6.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.49:15.97:18.24) (13.47:14.87:17.07))
     (PORT CLK (3.61:3.98:4.54) (3.35:3.70:4.25))
     (PORT EN (9.04:9.96:11.37) (8.57:9.47:10.86))
     (PORT ALn (10.03:11.05:12.62) (9.46:10.45:11.99))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.27:11.32:12.93) (9.69:10.70:12.28))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.94:4.52))
     (PORT EN (5.76:6.35:7.25) (5.51:6.08:6.98))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_47)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_44)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_112_set)
 (DELAY
  (ABSOLUTE
     (PORT D (20.89:23.02:26.29) (19.52:21.56:24.73))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (12.92:14.24:16.27) (12.12:13.38:15.35))
     (PORT ALn (3.68:4.05:4.63) (3.74:4.13:4.74))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_149)
 (DELAY
  (ABSOLUTE
     (PORT A (3.55:3.91:4.47) (3.33:3.68:4.22))
     (PORT B (9.04:9.96:11.37) (8.40:9.28:10.65))
     (PORT C (16.70:18.40:21.01) (15.59:17.22:19.75))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_neg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.58:0.64:0.74))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (4.29:4.72:5.40) (4.09:4.52:5.18))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB8)
 (DELAY
  (ABSOLUTE
     (PORT An (2.41:2.66:3.03) (2.40:2.65:3.04))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:8.33:9.52) (7.13:7.88:9.04))
     (PORT B (7.68:8.46:9.66) (7.23:7.98:9.16))
     (PORT C (5.72:6.30:7.20) (5.35:5.91:6.78))
     (PORT D (1.86:2.05:2.34) (1.76:1.94:2.23))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.INTR_reg_74_0_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.52:0.60) (0.46:0.50:0.58))
     (PORT B (5.18:5.71:6.52) (4.83:5.34:6.12))
     (PORT C (7.83:8.63:9.86) (7.39:8.16:9.36))
     (PORT D (7.50:8.26:9.43) (7.03:7.76:8.91))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.INTR_reg_321_0\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.46:0.51:0.58))
     (PORT B (3.68:4.06:4.63) (3.43:3.79:4.34))
     (PORT C (7.05:7.77:8.88) (6.71:7.40:8.50))
     (PORT D (6.75:7.44:8.50) (6.38:7.04:8.08))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.41:22.49:25.68) (18.89:20.85:23.93))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (7.76:8.55:9.76) (7.34:8.10:9.30))
     (PORT ALn (8.52:9.39:10.72) (8.09:8.93:10.24))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[4\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_82_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.21:12.36:14.11) (10.37:11.45:13.14))
     (PORT CLK (3.82:4.21:4.81) (3.56:3.93:4.50))
     (PORT EN (9.19:10.13:11.57) (8.70:9.60:11.02))
     (PORT ALn (7.83:8.63:9.86) (8.14:8.99:10.31))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.INTR_reg_87_0_0_m2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.57:0.63:0.72) (0.54:0.60:0.68))
     (PORT B (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT C (3.78:4.17:4.76) (3.55:3.92:4.50))
     (PORT D (5.07:5.59:6.38) (4.73:5.22:5.99))
     (IOPATH A Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.65:2.00:2.28) (1.65:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_126_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.26:6.90:7.88) (5.80:6.40:7.35))
     (PORT CLK (3.77:4.15:4.74) (3.50:3.86:4.43))
     (PORT EN (5.94:6.54:7.47) (5.63:6.21:7.13))
     (PORT ALn (3.67:4.04:4.62) (3.71:4.10:4.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.81:8.91) (6.64:7.34:8.42))
     (PORT B (10.79:11.89:13.58) (10.12:11.17:12.82))
     (PORT C (5.18:5.71:6.52) (4.88:5.39:6.19))
     (PORT D (5.14:5.66:6.47) (4.80:5.30:6.08))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_10_i)
 (DELAY
  (ABSOLUTE
     (PORT A (4.79:5.28:6.03) (4.47:4.94:5.66))
     (PORT B (3.95:4.35:4.97) (3.70:4.09:4.69))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.12:18.86:21.54) (15.87:17.52:20.10))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.79:4.35))
     (PORT EN (7.96:8.77:10.01) (7.52:8.31:9.53))
     (PORT ALn (5.72:6.30:7.20) (5.45:6.02:6.91))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12__RNI6V831\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.12:3.56) (2.66:2.94:3.37))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (3.61:3.98:4.54) (3.40:3.75:4.31))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_BA_1_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_186_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.41:12.57:14.36) (10.78:11.90:13.66))
     (PORT ALn (8.92:9.83:11.23) (8.43:9.31:10.68))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_110_set)
 (DELAY
  (ABSOLUTE
     (PORT D (16.59:18.28:20.87) (15.46:17.07:19.58))
     (PORT CLK (3.68:4.06:4.63) (3.42:3.78:4.34))
     (PORT EN (8.25:9.09:10.38) (7.75:8.56:9.82))
     (PORT ALn (10.16:11.19:12.78) (10.60:11.70:13.43))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_2_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.10:6.72:7.67) (5.72:6.32:7.25))
     (PORT B (5.65:6.23:7.12) (5.27:5.82:6.67))
     (IOPATH A Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_75)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.55:5.20) (3.88:4.28:4.91))
     (PORT B (2.18:2.40:2.74) (2.02:2.23:2.56))
     (PORT C (1.96:2.16:2.46) (1.85:2.04:2.34))
     (PORT D (0.75:0.82:0.94) (0.75:0.82:0.94))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_43_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.55:8.32:9.50) (7.02:7.75:8.90))
     (PORT CLK (3.67:4.05:4.62) (3.40:3.76:4.31))
     (PORT EN (5.87:6.46:7.38) (5.58:6.16:7.06))
     (PORT ALn (3.79:4.18:4.78) (3.86:4.26:4.89))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:13.22:15.10) (11.19:12.35:14.17))
     (PORT CLK (3.68:4.05:4.63) (3.41:3.77:4.33))
     (PORT EN (9.01:9.93:11.34) (8.58:9.47:10.87))
     (PORT ALn (3.85:4.24:4.85) (3.58:3.95:4.54))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.96:4.52) (3.44:3.80:4.36))
     (PORT B (2.82:3.11:3.55) (2.66:2.94:3.37))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (7.61:8.39:9.58) (7.17:7.92:9.09))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:7.15:8.17) (6.20:6.85:7.86))
     (PORT CLK (3.83:4.22:4.83) (3.54:3.91:4.49))
     (PORT EN (7.52:8.29:9.46) (7.10:7.83:8.99))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_251_rs_RNI9R3P)
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.50:2.77:3.17))
     (PORT B (2.85:3.14:3.59) (2.70:2.98:3.42))
     (PORT C (3.61:3.98:4.55) (3.39:3.74:4.29))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.03) (5.26:5.81:6.66))
     (PORT B (3.78:4.17:4.76) (3.54:3.91:4.49))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_18)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__RNI159N\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.06:5.58:6.37) (4.75:5.25:6.02))
     (PORT B (0.41:0.46:0.52) (0.41:0.45:0.51))
     (PORT C (2.55:2.81:3.20) (2.45:2.71:3.11))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_89)
 (DELAY
  (ABSOLUTE
     (PORT A (1.90:2.10:2.39) (1.80:1.99:2.28))
     (PORT B (4.71:5.19:5.93) (4.41:4.87:5.58))
     (PORT C (18.59:20.49:23.40) (17.20:18.99:21.79))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_138)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.46) (1.84:2.03:2.33))
     (PORT B (3.86:4.25:4.86) (3.66:4.04:4.63))
     (PORT C (19.13:21.09:24.08) (17.82:19.67:22.57))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_12)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_INT\.un34_intr_u_ns_1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.31:3.78) (2.84:3.14:3.60))
     (PORT B (5.17:5.70:6.51) (4.81:5.31:6.10))
     (PORT C (3.43:3.78:4.32) (3.23:3.57:4.10))
     (PORT D (3.71:4.09:4.67) (3.44:3.80:4.36))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_239)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_140)
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:4.24:4.84) (3.62:4.00:4.59))
     (PORT B (5.72:6.30:7.20) (5.39:5.95:6.83))
     (PORT C (17.11:18.86:21.53) (15.98:17.64:20.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.96:13.18:15.05) (11.06:12.21:14.01))
     (PORT CLK (3.76:4.15:4.74) (3.50:3.86:4.43))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.14:24.40:27.86) (20.62:22.76:26.12))
     (PORT CLK (3.67:4.04:4.62) (3.40:3.75:4.30))
     (PORT EN (9.09:10.02:11.44) (8.60:9.50:10.90))
     (PORT ALn (4.24:4.67:5.34) (4.06:4.48:5.14))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_2_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_9\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:2.05:2.35) (1.80:1.99:2.28))
     (PORT B (1.86:2.05:2.34) (1.75:1.93:2.22))
     (PORT C (2.57:2.83:3.23) (2.42:2.68:3.07))
     (PORT D (5.65:6.22:7.11) (5.28:5.82:6.68))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB1)
 (DELAY
  (ABSOLUTE
     (PORT An (2.47:2.72:3.11) (2.45:2.71:3.11))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_101_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.80:14.11:16.11) (11.88:13.12:15.05))
     (PORT CLK (3.67:4.05:4.62) (3.40:3.75:4.31))
     (PORT EN (8.64:9.52:10.87) (8.17:9.03:10.36))
     (PORT ALn (3.74:4.12:4.70) (3.78:4.17:4.79))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.INTR_reg_74_0_0_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.58:6.15:7.02) (5.21:5.75:6.60))
     (PORT B (5.32:5.86:6.70) (4.96:5.48:6.29))
     (PORT C (3.61:3.98:4.55) (3.37:3.73:4.28))
     (PORT D (1.75:1.93:2.20) (1.70:1.88:2.16))
     (IOPATH A Y (2.68:3.41:3.89) (2.87:3.57:4.10))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH D Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.INTR_reg\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT ALn (3.88:4.28:4.88) (3.61:3.98:4.57))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.01:13.24:15.12) (11.35:12.53:14.38))
     (PORT CLK (3.95:4.35:4.97) (3.65:4.03:4.63))
     (PORT EN (4.44:4.89:5.59) (4.23:4.67:5.36))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.58:9.45:10.80) (8.03:8.87:10.18))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.62))
     (PORT EN (5.78:6.37:7.27) (5.50:6.07:6.97))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB5)
 (DELAY
  (ABSOLUTE
     (PORT An (2.44:2.68:3.06) (2.42:2.67:3.07))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.83:2.02:2.32))
     (PORT B (6.49:7.16:8.17) (6.06:6.69:7.68))
     (PORT C (8.96:9.88:11.28) (8.38:9.25:10.62))
     (PORT D (6.99:7.71:8.80) (6.56:7.24:8.31))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_145)
 (DELAY
  (ABSOLUTE
     (PORT A (3.48:3.84:4.38) (3.23:3.56:4.09))
     (PORT B (6.81:7.51:8.57) (6.40:7.06:8.10))
     (PORT C (18.32:20.19:23.06) (17.11:18.90:21.68))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.50:23.70:27.06) (19.98:22.06:25.31))
     (PORT CLK (3.70:4.08:4.65) (3.43:3.79:4.35))
     (PORT EN (5.89:6.49:7.41) (5.61:6.19:7.10))
     (PORT ALn (4.23:4.66:5.32) (4.05:4.47:5.13))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_99)
 (DELAY
  (ABSOLUTE
     (PORT A (5.10:5.62:6.41) (4.75:5.25:6.02))
     (PORT B (9.05:9.97:11.38) (8.46:9.34:10.71))
     (PORT C (16.78:18.49:21.11) (15.68:17.31:19.86))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_242_rs_RNIMQ38)
 (DELAY
  (ABSOLUTE
     (PORT A (4.97:5.47:6.25) (4.62:5.10:5.85))
     (PORT B (2.90:3.19:3.65) (2.73:3.02:3.46))
     (PORT C (3.52:3.88:4.43) (3.28:3.62:4.15))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.43:2.68:3.07))
     (PORT B (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (1.82:2.01:2.29) (1.75:1.94:2.22))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.77))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[2\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_25)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.86:9.79:11.23))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.61))
     (PORT EN (11.46:12.63:14.42) (10.77:11.89:13.64))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_165_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.88:13.09:14.95) (11.23:12.40:14.23))
     (PORT ALn (10.08:11.11:12.69) (9.53:10.53:12.08))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:2.96:3.38) (2.55:2.82:3.23))
     (PORT B (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.74:9.63:11.00) (8.15:8.99:10.32))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_10)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.19:2.50) (1.84:2.03:2.33))
     (PORT B (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (3.57:3.93:4.49) (3.35:3.70:4.25))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_3\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.55:5.01:5.72) (4.27:4.71:5.41))
     (PORT B (5.95:6.56:7.49) (5.54:6.12:7.02))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_3)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_18)
 (DELAY
  (ABSOLUTE
     (PORT A (3.72:4.10:4.69) (3.46:3.82:4.38))
     (PORT B (2.14:2.36:2.69) (2.03:2.24:2.57))
     (PORT C (16.18:17.83:20.36) (15.07:16.64:19.09))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_9_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.17:4.59:5.25) (3.90:4.30:4.94))
     (PORT B (1.89:2.09:2.38) (1.79:1.97:2.26))
     (PORT C (6.03:6.65:7.59) (5.66:6.25:7.18))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[2\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.INTR_reg_360_0_o2_0_0\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.77:3.05:3.48) (2.65:2.93:3.36))
     (PORT B (2.73:3.01:3.44) (2.60:2.88:3.30))
     (PORT C (2.73:3.01:3.44) (2.57:2.84:3.26))
     (PORT D (0.46:0.51:0.58) (0.45:0.50:0.57))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH D Y (3.28:3.61:4.13) (3.48:3.84:4.40))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_252)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_230)
 (DELAY
  (ABSOLUTE
     (PORT A (5.03:5.55:6.34) (4.69:5.18:5.94))
     (PORT B (7.20:7.94:9.06) (6.76:7.46:8.56))
     (PORT C (12.05:13.28:15.17) (11.15:12.31:14.13))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_179)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.02:4.59) (3.40:3.76:4.31))
     (PORT B (0.47:0.52:0.59) (0.45:0.50:0.57))
     (PORT C (10.08:11.11:12.69) (9.50:10.49:12.04))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_175)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT B (2.73:3.01:3.44) (2.57:2.84:3.26))
     (PORT C (0.75:0.83:0.94) (0.75:0.82:0.95))
     (PORT D (8.22:9.06:10.34) (7.70:8.51:9.76))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.61:24.92:28.46) (21.03:23.22:26.65))
     (PORT CLK (3.72:4.10:4.69) (3.45:3.81:4.37))
     (PORT EN (7.40:8.15:9.31) (6.99:7.72:8.85))
     (PORT ALn (5.75:6.34:7.24) (5.45:6.02:6.91))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_82)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.edge_neg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.81:4.20:4.80) (3.55:3.92:4.49))
     (PORT EN (10.08:11.11:12.69) (9.56:10.56:12.11))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_140)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_246)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.61:2.88:3.29) (2.48:2.74:3.15))
     (PORT B (0.45:0.50:0.57) (0.44:0.49:0.56))
     (PORT C (10.08:11.11:12.69) (9.50:10.49:12.04))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_9_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.47:6.03:6.89) (5.14:5.68:6.52))
     (PORT B (3.06:3.37:3.85) (2.93:3.23:3.71))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_232)
 (DELAY
  (ABSOLUTE
     (PORT A (5.19:5.72:6.53) (4.84:5.35:6.14))
     (PORT B (5.81:6.41:7.32) (5.43:6.00:6.88))
     (PORT C (22.32:24.60:28.09) (20.90:23.07:26.47))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_79_set_RNIJ8A81)
 (DELAY
  (ABSOLUTE
     (PORT A (2.90:3.20:3.65) (2.74:3.02:3.47))
     (PORT B (2.59:2.86:3.26) (2.47:2.73:3.13))
     (PORT C (2.66:2.93:3.35) (2.53:2.79:3.20))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_20)
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.95:9.08) (6.70:7.39:8.48))
     (PORT B (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT C (2.72:3.00:3.42) (2.55:2.82:3.23))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_129)
 (DELAY
  (ABSOLUTE
     (PORT A (5.53:6.09:6.96) (5.18:5.72:6.57))
     (PORT B (7.68:8.46:9.66) (7.19:7.93:9.10))
     (PORT C (13.72:15.12:17.27) (12.82:14.16:16.24))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_260)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.01:15.44:17.64) (13.12:14.48:16.62))
     (PORT CLK (3.71:4.09:4.67) (3.46:3.82:4.39))
     (PORT EN (8.92:9.83:11.23) (8.48:9.36:10.74))
     (PORT ALn (4.10:4.52:5.17) (3.93:4.34:4.98))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.56:12.74:14.55) (10.85:11.98:13.75))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.50))
     (PORT EN (5.89:6.49:7.41) (5.63:6.22:7.13))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_184_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.82:14.12:16.13) (12.08:13.34:15.30))
     (PORT ALn (4.22:4.65:5.31) (4.04:4.47:5.12))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_157)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_175_rs_RNI0LC21)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.45:3.80:4.35) (3.24:3.58:4.11))
     (PORT C (2.83:3.12:3.56) (2.67:2.95:3.38))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.INTR_reg_256_0\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.44:0.48:0.56))
     (PORT B (4.95:5.46:6.23) (4.66:5.15:5.91))
     (PORT C (7.78:8.57:9.79) (7.31:8.07:9.26))
     (PORT D (7.50:8.26:9.43) (7.03:7.76:8.91))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_116)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_138)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:5.71:6.52) (4.82:5.32:6.11))
     (PORT B (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT C (7.65:8.43:9.62) (7.21:7.96:9.13))
     (PORT D (7.30:8.05:9.19) (6.79:7.50:8.60))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_85)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.42) (1.80:1.99:2.29))
     (PORT B (8.17:9.00:10.28) (7.70:8.50:9.75))
     (PORT C (21.48:23.67:27.03) (20.11:22.21:25.48))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_196)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_133)
 (DELAY
  (ABSOLUTE
     (PORT A (2.10:2.31:2.64) (1.94:2.15:2.46))
     (PORT B (8.17:9.00:10.28) (7.70:8.50:9.75))
     (PORT C (21.41:23.60:26.95) (20.06:22.15:25.41))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.INTR_reg_87_0_0_m2_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.62:2.89:3.30) (2.51:2.77:3.17))
     (PORT B (5.11:5.63:6.43) (4.81:5.31:6.10))
     (PORT C (3.63:4.00:4.57) (3.37:3.72:4.27))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.21:13.46:15.37) (11.39:12.57:14.43))
     (PORT CLK (3.94:4.34:4.96) (3.66:4.04:4.63))
     (PORT EN (5.83:6.43:7.34) (5.51:6.09:6.99))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_267)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.24:10.19:11.63) (8.72:9.63:11.05))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.01:4.61))
     (PORT EN (10.31:11.36:12.98) (9.78:10.79:12.39))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_84_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.72:14.02:16.01) (11.85:13.08:15.01))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (7.48:8.24:9.41) (7.08:7.82:8.97))
     (PORT ALn (3.65:4.02:4.60) (3.70:4.08:4.69))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.98:16.51:18.85) (13.87:15.31:17.57))
     (PORT CLK (3.74:4.12:4.70) (3.45:3.81:4.37))
     (PORT EN (5.83:6.42:7.34) (5.52:6.10:7.00))
     (PORT ALn (4.20:4.62:5.28) (4.00:4.42:5.07))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_12_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_79)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_17)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.80:8.91) (6.66:7.35:8.43))
     (PORT B (8.15:8.98:10.25) (7.58:8.37:9.60))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE MSS_RESET_N_F2M_ibuf\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:8.68:9.91) (7.36:8.13:9.33))
     (PORT B (5.58:6.15:7.03) (5.18:5.72:6.56))
     (PORT C (2.00:2.20:2.52) (1.91:2.11:2.42))
     (PORT D (2.00:2.21:2.52) (1.89:2.08:2.39))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.edge_pos\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.58:0.64:0.74))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (PORT EN (7.52:8.28:9.46) (7.10:7.84:9.00))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_1)
 (DELAY
  (ABSOLUTE
     (PORT A (5.19:5.72:6.53) (4.89:5.40:6.20))
     (PORT B (9.03:9.95:11.37) (8.43:9.31:10.68))
     (PORT C (7.98:8.80:10.05) (7.46:8.24:9.45))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (0.78:0.86:0.98) (0.75:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.INTR_reg_35_0_m2_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.49:6.05:6.91) (5.10:5.64:6.47))
     (PORT B (5.20:5.73:6.54) (4.88:5.39:6.18))
     (PORT C (5.30:5.85:6.68) (4.94:5.45:6.25))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[5\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_58)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_95)
 (DELAY
  (ABSOLUTE
     (PORT A (5.14:5.67:6.48) (4.81:5.31:6.09))
     (PORT B (8.79:9.69:11.07) (8.23:9.09:10.43))
     (PORT C (19.67:21.67:24.75) (18.39:20.30:23.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_110)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_120)
 (DELAY
  (ABSOLUTE
     (PORT A (2.03:2.24:2.56) (1.89:2.09:2.39))
     (PORT B (6.56:7.23:8.26) (6.17:6.81:7.81))
     (PORT C (12.46:13.73:15.68) (11.49:12.69:14.56))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_216)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.42:9.28:10.59) (7.91:8.73:10.02))
     (PORT B (9.01:9.93:11.34) (8.44:9.32:10.69))
     (PORT C (5.92:6.52:7.45) (5.53:6.11:7.01))
     (PORT D (5.35:5.90:6.74) (5.01:5.53:6.35))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.00:4.57) (3.40:3.75:4.30))
     (PORT B (4.26:4.70:5.36) (4.00:4.42:5.07))
     (PORT C (8.41:9.26:10.58) (7.90:8.73:10.01))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]2_0_a4_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (8.05:8.87:10.13) (7.52:8.30:9.53))
     (PORT B (5.23:5.76:6.58) (4.94:5.46:6.26))
     (PORT C (6.58:7.25:8.28) (6.20:6.84:7.85))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_7_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.89:10.89:12.44) (9.20:10.16:11.65))
     (PORT CLK (3.80:4.18:4.78) (3.52:3.89:4.46))
     (PORT EN (7.40:8.15:9.31) (6.99:7.72:8.86))
     (PORT ALn (3.70:4.08:4.66) (3.78:4.17:4.79))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_131)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.82:2.01:2.30))
     (PORT B (8.81:9.70:11.08) (8.25:9.11:10.46))
     (PORT C (17.89:19.72:22.52) (16.63:18.36:21.06))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.INTR_reg_61_0_0_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.66:5.32) (3.96:4.38:5.02))
     (PORT B (5.80:6.39:7.30) (5.40:5.97:6.85))
     (PORT C (1.83:2.02:2.31) (1.74:1.92:2.20))
     (PORT D (3.60:3.96:4.53) (3.42:3.78:4.34))
     (IOPATH A Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_209_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.53:11.61:13.26) (9.96:11.00:12.62))
     (PORT ALn (9.87:10.87:12.42) (9.23:10.19:11.69))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_21_set_RNI99FV)
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (2.86:3.15:3.60) (2.69:2.97:3.41))
     (PORT C (4.99:5.50:6.28) (4.68:5.16:5.92))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.INTR_reg_139_0\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.48:0.55))
     (PORT B (1.87:2.06:2.35) (1.76:1.95:2.24))
     (PORT C (8.42:9.28:10.59) (7.95:8.78:10.07))
     (PORT D (6.41:7.06:8.07) (5.97:6.59:7.56))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_146_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.59:6.16:7.04) (5.29:5.84:6.71))
     (PORT ALn (8.49:9.35:10.68) (8.05:8.89:10.20))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.67:13.96:15.95) (11.84:13.07:15.00))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.61))
     (PORT EN (11.46:12.63:14.42) (10.77:11.89:13.64))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_123_set)
 (DELAY
  (ABSOLUTE
     (PORT D (15.08:16.62:18.98) (14.05:15.51:17.79))
     (PORT CLK (3.63:4.00:4.57) (3.37:3.72:4.27))
     (PORT EN (12.82:14.12:16.13) (12.07:13.32:15.29))
     (PORT ALn (7.80:8.60:9.82) (8.07:8.92:10.23))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.36:11.41:13.04) (9.64:10.64:12.21))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (4.29:4.73:5.40) (4.09:4.52:5.19))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_125)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:1.99:2.29))
     (PORT B (6.02:6.64:7.58) (5.63:6.22:7.14))
     (PORT C (16.51:18.19:20.77) (15.34:16.94:19.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_48)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.INTR_reg_230_0_o2_0_0\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.31:5.85:6.69) (4.99:5.51:6.32))
     (PORT B (3.72:4.10:4.68) (3.47:3.83:4.39))
     (PORT C (4.40:4.85:5.54) (4.12:4.55:5.22))
     (PORT D (3.88:4.28:4.89) (3.62:4.00:4.59))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_71)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_204)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:1.99:2.29))
     (PORT B (6.01:6.62:7.56) (5.62:6.21:7.12))
     (PORT C (16.51:18.19:20.77) (15.34:16.94:19.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_193)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_33)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.13:2.44) (1.83:2.02:2.32))
     (PORT B (7.48:8.25:9.42) (7.01:7.74:8.88))
     (PORT C (20.87:23.00:26.26) (19.53:21.56:24.74))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB6)
 (DELAY
  (ABSOLUTE
     (PORT An (2.35:2.59:2.95) (2.24:2.48:2.84))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[6\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.39:8.23:9.92) (8.47:9.39:11.19))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[6\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.23:10.17:11.61) (9.06:10.00:11.47))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[6\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.08:2.36:2.84) (2.10:2.38:2.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.25:4.69:5.35) (3.99:4.40:5.05))
     (PORT B (5.15:5.67:6.48) (4.80:5.30:6.08))
     (PORT C (9.81:10.82:12.35) (9.26:10.22:11.73))
     (PORT D (8.24:9.08:10.37) (7.67:8.47:9.71))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_171_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.12:12.25:13.99) (10.55:11.65:13.36))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.93:12.05:13.76) (10.18:11.24:12.90))
     (PORT CLK (3.95:4.36:4.97) (3.66:4.04:4.63))
     (PORT EN (7.07:7.79:8.89) (6.72:7.42:8.51))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_87)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.51:6.30) (4.71:5.20:5.97))
     (PORT B (7.21:7.94:9.07) (6.73:7.43:8.53))
     (PORT C (16.88:18.60:21.25) (15.73:17.37:19.93))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_54)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_70)
 (DELAY
  (ABSOLUTE
     (PORT A (5.05:5.56:6.35) (4.71:5.20:5.96))
     (PORT B (10.17:11.21:12.80) (9.53:10.52:12.07))
     (PORT C (16.69:18.39:21.00) (15.63:17.25:19.80))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.30:14.65:16.73) (12.29:13.57:15.57))
     (PORT CLK (3.67:4.05:4.62) (3.40:3.76:4.31))
     (PORT EN (8.99:9.90:11.31) (8.52:9.40:10.79))
     (PORT ALn (5.74:6.33:7.23) (5.46:6.03:6.91))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_134)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.INTR_reg_321_0_o2_0_0\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.12:5.64:6.44) (4.82:5.32:6.11))
     (PORT B (3.67:4.04:4.61) (3.43:3.79:4.35))
     (PORT C (5.80:6.39:7.30) (5.47:6.04:6.93))
     (PORT D (5.13:5.65:6.45) (4.82:5.32:6.11))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.16:15.61:17.83) (13.21:14.59:16.74))
     (PORT CLK (3.93:4.34:4.95) (3.64:4.02:4.61))
     (PORT EN (7.25:7.99:9.13) (6.90:7.62:8.74))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_i_0_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.01:4.42:5.05) (3.77:4.17:4.78))
     (PORT B (3.73:4.11:4.70) (3.50:3.86:4.43))
     (PORT C (7.46:8.22:9.38) (6.99:7.72:8.86))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_104)
 (DELAY
  (ABSOLUTE
     (PORT A (5.08:5.60:6.39) (4.76:5.25:6.03))
     (PORT B (5.81:6.41:7.32) (5.43:6.00:6.88))
     (PORT C (22.37:24.65:28.16) (20.94:23.12:26.52))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.88:9.79:11.18) (8.33:9.20:10.55))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (8.50:9.36:10.69) (8.02:8.85:10.15))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_172_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.49:13.76:15.72) (11.75:12.97:14.89))
     (PORT ALn (9.68:10.67:12.18) (9.13:10.08:11.56))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.84:17.45:19.93) (14.68:16.21:18.60))
     (PORT CLK (3.74:4.13:4.71) (3.47:3.83:4.40))
     (PORT EN (8.78:9.68:11.05) (8.31:9.18:10.53))
     (PORT ALn (4.19:4.62:5.27) (4.00:4.42:5.07))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.INTR_reg_165_0_o2_0_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:2.94:3.36) (2.58:2.85:3.27))
     (PORT B (0.46:0.51:0.58) (0.44:0.48:0.55))
     (PORT C (3.10:3.42:3.91) (2.97:3.28:3.76))
     (PORT D (3.79:4.18:4.77) (3.53:3.90:4.47))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_157_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (8.52:9.39:10.73) (8.08:8.92:10.23))
     (PORT ALn (4.30:4.74:5.41) (4.09:4.51:5.18))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_4_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_114)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_97)
 (DELAY
  (ABSOLUTE
     (PORT A (2.09:2.31:2.63) (1.96:2.16:2.48))
     (PORT B (7.13:7.85:8.97) (6.71:7.40:8.50))
     (PORT C (18.11:19.96:22.79) (16.83:18.58:21.32))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB3)
 (DELAY
  (ABSOLUTE
     (PORT An (2.34:2.58:2.94) (2.23:2.47:2.83))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_187)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.21:2.52) (1.87:2.06:2.37))
     (PORT B (4.77:5.26:6.01) (4.45:4.92:5.64))
     (PORT C (15.49:17.07:19.49) (14.31:15.80:18.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_99_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.54:16.03:18.30) (13.45:14.85:17.04))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (10.96:12.07:13.79) (10.30:11.37:13.05))
     (PORT ALn (5.07:5.58:6.38) (5.20:5.74:6.58))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_244)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.24:11.29:12.89) (9.60:10.60:12.16))
     (PORT CLK (3.94:4.34:4.96) (3.66:4.04:4.63))
     (PORT EN (4.41:4.86:5.55) (4.20:4.63:5.31))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_48)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_239_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.24:4.67:5.33) (4.02:4.44:5.10))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_51_set)
 (DELAY
  (ABSOLUTE
     (PORT D (20.69:22.80:26.04) (19.27:21.27:24.41))
     (PORT CLK (3.74:4.13:4.71) (3.47:3.83:4.39))
     (PORT EN (11.85:13.06:14.92) (11.16:12.32:14.14))
     (PORT ALn (5.14:5.66:6.47) (5.28:5.83:6.69))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_5_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.54:10.51:12.00) (8.97:9.90:11.36))
     (PORT CLK (3.92:4.33:4.94) (3.64:4.01:4.61))
     (PORT EN (8.72:9.61:10.98) (8.23:9.09:10.43))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_233)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_127_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.13:19.97:22.81) (16.92:18.68:21.44))
     (PORT CLK (3.71:4.09:4.67) (3.45:3.81:4.37))
     (PORT EN (6.49:7.16:8.17) (6.15:6.79:7.80))
     (PORT ALn (3.65:4.02:4.60) (3.70:4.08:4.69))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.49:8.25:9.43) (7.02:7.75:8.90))
     (PORT B (7.05:7.77:8.87) (6.61:7.30:8.38))
     (PORT C (6.65:7.33:8.37) (6.22:6.86:7.87))
     (PORT D (6.54:7.20:8.23) (6.13:6.77:7.76))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.edge_both\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.84:4.40))
     (PORT EN (4.21:4.64:5.29) (4.03:4.45:5.11))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.10:8.92:10.19) (7.62:8.41:9.65))
     (PORT CLK (3.86:4.25:4.86) (3.57:3.95:4.53))
     (PORT EN (5.75:6.34:7.24) (5.51:6.08:6.98))
     (PORT ALn (4.09:4.51:5.14) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.63:2.90:3.31) (2.49:2.75:3.16))
     (PORT C (8.02:8.84:10.10) (7.58:8.37:9.60))
     (PORT D (7.91:8.71:9.95) (7.41:8.18:9.39))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.34:13.60:15.53) (11.55:12.76:14.64))
     (PORT CLK (3.85:4.24:4.85) (3.57:3.95:4.53))
     (PORT EN (5.80:6.39:7.30) (5.52:6.10:7.00))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.66))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.INTR_reg_61_0_m2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.48:0.53:0.60))
     (PORT B (4.34:4.79:5.47) (4.09:4.51:5.18))
     (PORT C (3.73:4.11:4.70) (3.48:3.85:4.41))
     (PORT D (5.15:5.67:6.48) (4.79:5.29:6.07))
     (IOPATH A Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.65:2.00:2.28) (1.65:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_209)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.68:9.57:10.93) (8.14:8.99:10.32))
     (PORT B (1.59:1.76:2.01) (1.62:1.79:2.05))
     (PORT C (5.33:5.87:6.71) (4.96:5.48:6.28))
     (PORT D (4.22:4.65:5.31) (3.98:4.39:5.04))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.88:8.68:9.92) (7.41:8.18:9.38))
     (PORT B (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT C (10.53:11.60:13.25) (9.86:10.89:12.49))
     (PORT D (6.74:7.42:8.48) (6.28:6.94:7.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_144_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (14.99:16.52:18.86) (14.12:15.59:17.89))
     (PORT ALn (5.61:6.18:7.06) (5.35:5.91:6.78))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.INTR_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT ALn (3.90:4.30:4.91) (3.62:4.00:4.58))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.82:16.33:18.65) (13.86:15.30:17.56))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (7.26:8.00:9.14) (6.90:7.62:8.74))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_a2_0_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.03:7.75:8.85) (6.65:7.35:8.43))
     (PORT B (5.27:5.81:6.64) (4.91:5.42:6.22))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_136_rs_RNID1TQ)
 (DELAY
  (ABSOLUTE
     (PORT A (2.61:2.88:3.29) (2.48:2.74:3.14))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (2.55:2.81:3.21) (2.47:2.72:3.12))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.34:13.60:15.53) (11.55:12.76:14.64))
     (PORT CLK (3.85:4.24:4.85) (3.57:3.94:4.53))
     (PORT EN (6.27:6.91:7.89) (5.95:6.57:7.53))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_214)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_110)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_189)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_185)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_107_set_RNIQ3951)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.66:2.94:3.35) (2.53:2.79:3.20))
     (PORT C (2.51:2.77:3.16) (2.42:2.68:3.07))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.17:20.03:22.87) (17.08:18.86:21.64))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT EN (7.16:7.89:9.01) (6.81:7.52:8.63))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.66))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (5.86:6.47:7.43))
     (PORT B (3.68:4.06:4.64) (3.44:3.79:4.35))
     (PORT C (3.79:4.18:4.77) (3.53:3.90:4.48))
     (PORT D (5.39:5.94:6.79) (5.06:5.59:6.42))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_139_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.27:4.70:5.37) (4.06:4.49:5.15))
     (PORT ALn (11.65:12.84:14.67) (10.97:12.12:13.90))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.INTR_reg\[27\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.50:2.75:3.14) (2.33:2.57:2.95))
     (PORT CLK (3.87:4.26:4.86) (3.58:3.96:4.54))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_10)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.56:0.62:0.71) (0.54:0.59:0.68))
     (PORT CLK (3.77:4.16:4.75) (3.49:3.85:4.42))
     (PORT EN (11.60:12.78:14.59) (10.90:12.04:13.81))
     (PORT ALn (3.88:4.28:4.89) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_221_rs_RNI43JO)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.45:3.80:4.35) (3.24:3.58:4.11))
     (PORT C (2.51:2.77:3.16) (2.42:2.68:3.07))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_3__2_i_a2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.97:14.29:16.32) (12.12:13.38:15.36))
     (PORT B (12.35:13.61:15.54) (11.48:12.67:14.54))
     (PORT C (11.24:12.39:14.15) (10.54:11.64:13.35))
     (PORT D (10.81:11.92:13.61) (10.13:11.18:12.83))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_19)
 (DELAY
  (ABSOLUTE
     (PORT A (6.05:6.66:7.61) (5.72:6.31:7.24))
     (PORT B (0.75:0.83:0.94) (0.75:0.82:0.95))
     (PORT C (4.99:5.50:6.28) (4.66:5.15:5.90))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_166)
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.31) (4.70:5.19:5.95))
     (PORT B (7.61:8.39:9.58) (7.13:7.87:9.03))
     (PORT C (17.21:18.96:21.66) (15.92:17.58:20.17))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.00:4.57) (3.39:3.74:4.29))
     (PORT B (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT C (7.91:8.72:9.96) (7.50:8.29:9.51))
     (PORT D (8.04:8.86:10.12) (7.57:8.35:9.59))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (2.57:2.83:3.23) (2.44:2.69:3.09))
     (PORT C (0.71:0.79:0.90) (0.70:0.77:0.88))
     (PORT D (9.86:10.87:12.41) (9.25:10.21:11.72))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_112)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.edge_pos_79_iv_i_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:7.61:8.69) (6.47:7.15:8.20))
     (PORT B (0.45:0.50:0.57) (0.44:0.48:0.55))
     (PORT C (9.39:10.35:11.82) (8.89:9.81:11.26))
     (PORT D (1.97:2.17:2.48) (1.85:2.04:2.34))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE FIC_MSS_0\/MDDR_CLK_PAD\/U_ION)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.36:16.93:19.34) (14.36:15.85:18.19))
     (PORT CLK (3.68:4.05:4.63) (3.42:3.77:4.33))
     (PORT EN (6.53:7.20:8.22) (6.19:6.84:7.85))
     (PORT ALn (5.62:6.19:7.07) (5.34:5.90:6.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.INTR_reg_295_0\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.45:0.50:0.58))
     (PORT B (6.47:7.13:8.15) (6.08:6.72:7.71))
     (PORT C (9.88:10.88:12.43) (9.24:10.21:11.71))
     (PORT D (7.50:8.26:9.43) (7.02:7.76:8.90))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.23:13.48:15.40) (11.46:12.65:14.52))
     (PORT CLK (3.73:4.11:4.69) (3.46:3.82:4.38))
     (PORT EN (9.65:10.63:12.15) (9.12:10.07:11.55))
     (PORT ALn (5.75:6.34:7.24) (5.46:6.03:6.92))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_158_rs_RNI2CFK)
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (2.84:3.13:3.57) (2.68:2.95:3.39))
     (PORT C (3.58:3.94:4.50) (3.35:3.70:4.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_8_set_RNI90TH)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.53) (3.40:3.76:4.31))
     (PORT B (2.52:2.78:3.17) (2.40:2.65:3.04))
     (PORT C (0.41:0.45:0.51) (0.40:0.44:0.51))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_4\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.72:7.41:8.46) (6.24:6.89:7.91))
     (PORT B (7.11:7.83:8.95) (6.66:7.35:8.44))
     (PORT C (0.91:1.01:1.15) (0.89:0.99:1.13))
     (PORT D (2.11:2.33:2.66) (1.97:2.17:2.49))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_17)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_233_rs_RNIKJMA1)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.65:2.92:3.34) (2.52:2.79:3.20))
     (PORT C (2.51:2.77:3.16) (2.42:2.68:3.07))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_29)
 (DELAY
  (ABSOLUTE
     (PORT A (5.41:5.96:6.80) (5.05:5.58:6.40))
     (PORT B (4.41:4.87:5.56) (4.13:4.56:5.23))
     (PORT C (3.65:4.02:4.59) (3.38:3.73:4.28))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_3_set)
 (DELAY
  (ABSOLUTE
     (PORT D (16.53:18.21:20.80) (15.39:17.00:19.50))
     (PORT CLK (3.67:4.04:4.61) (3.41:3.76:4.32))
     (PORT EN (8.14:8.97:10.24) (7.70:8.50:9.76))
     (PORT ALn (3.68:4.06:4.64) (3.77:4.16:4.77))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.89:3.30) (2.49:2.75:3.15))
     (PORT B (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT C (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT D (6.83:7.53:8.60) (6.40:7.06:8.10))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_108)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_18)
 (DELAY
  (ABSOLUTE
     (PORT A (7.43:8.19:9.35) (6.98:7.70:8.84))
     (PORT B (7.10:7.82:8.93) (6.62:7.31:8.39))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_54)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.11:2.40) (1.80:1.99:2.28))
     (PORT B (7.72:8.51:9.72) (7.20:7.95:9.13))
     (PORT C (9.70:10.69:12.21) (8.97:9.90:11.36))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_32)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.gpin3\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.77:6.36:7.27) (5.37:5.93:6.81))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.39))
     (PORT ALn (3.90:4.30:4.91) (3.62:4.00:4.58))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.APB_32\.GPOUT_reg\[29\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.29:8.03:9.17) (6.84:7.56:8.67))
     (PORT CLK (3.77:4.15:4.74) (3.50:3.87:4.44))
     (PORT EN (7.51:8.28:9.45) (7.11:7.85:9.00))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_CAS_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.10:13.34:15.23) (11.29:12.47:14.31))
     (PORT CLK (3.68:4.06:4.64) (3.41:3.76:4.32))
     (PORT EN (9.80:10.79:12.33) (9.24:10.20:11.70))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.27:11.32:12.93) (9.69:10.70:12.28))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (8.72:9.61:10.98) (8.27:9.13:10.48))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_181_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.17:4.59:5.25) (3.96:4.38:5.02))
     (PORT ALn (8.81:9.71:11.09) (8.35:9.22:10.57))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.INTR_reg_269_0_o2_1_0\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.30:8.05:9.19) (6.84:7.55:8.66))
     (PORT B (4.23:4.66:5.32) (3.95:4.37:5.01))
     (PORT C (1.80:1.98:2.26) (1.74:1.93:2.21))
     (PORT D (5.52:6.08:6.95) (5.15:5.68:6.52))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_25_set)
 (DELAY
  (ABSOLUTE
     (PORT D (13.53:14.91:17.03) (12.60:13.91:15.96))
     (PORT CLK (3.66:4.04:4.61) (3.39:3.75:4.30))
     (PORT EN (9.34:10.29:11.76) (8.82:9.74:11.18))
     (PORT ALn (13.51:14.89:17.00) (14.15:15.62:17.93))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_115_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.49:10.46:11.94) (8.83:9.75:11.18))
     (PORT CLK (3.71:4.08:4.66) (3.42:3.78:4.34))
     (PORT EN (7.62:8.40:9.59) (7.18:7.93:9.09))
     (PORT ALn (7.82:8.61:9.84) (8.12:8.97:10.29))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.61:17.21:19.65) (14.55:16.07:18.44))
     (PORT CLK (3.63:4.00:4.57) (3.36:3.71:4.26))
     (PORT EN (9.94:10.95:12.51) (9.35:10.32:11.85))
     (PORT ALn (5.66:6.24:7.13) (5.39:5.95:6.82))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.edge_both_RNO\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.17:5.70:6.51) (4.83:5.33:6.12))
     (PORT B (7.67:8.46:9.66) (7.29:8.05:9.23))
     (PORT C (2.62:2.89:3.30) (2.48:2.74:3.14))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "RCOSC_25_50MHZ")
 (INSTANCE OSC_0\/I_RCOSC_25_50MHZ)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_17)
 (DELAY
  (ABSOLUTE
     (PORT A (7.19:7.93:9.05) (6.73:7.44:8.53))
     (PORT B (2.96:3.26:3.73) (2.78:3.07:3.53))
     (PORT C (5.10:5.62:6.41) (4.77:5.27:6.04))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_108)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.edge_both\[28\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.39))
     (PORT EN (4.29:4.73:5.40) (4.09:4.52:5.18))
     (PORT ALn (3.90:4.30:4.91) (3.62:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_31_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.54:6.11:6.98) (5.23:5.78:6.63))
     (PORT B (5.17:5.69:6.50) (4.85:5.36:6.14))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:5.90:6.74) (5.02:5.54:6.36))
     (PORT B (2.58:2.84:3.25) (2.42:2.67:3.06))
     (PORT C (3.02:3.33:3.81) (2.83:3.13:3.59))
     (PORT D (4.45:4.91:5.60) (4.18:4.61:5.29))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_0_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:8.83:10.09) (7.53:8.32:9.54))
     (PORT B (8.54:9.41:10.75) (8.04:8.88:10.19))
     (PORT C (0.71:0.78:0.89) (0.69:0.77:0.88))
     (PORT D (3.69:4.07:4.65) (3.45:3.81:4.38))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (2.68:3.41:3.89) (2.87:3.57:4.10))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.edge_pos_65_iv_i_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.56:6.13:7.00) (5.18:5.72:6.56))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (5.65:6.23:7.11) (5.35:5.91:6.78))
     (PORT D (5.36:5.90:6.74) (5.04:5.56:6.38))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_1_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB15)
 (DELAY
  (ABSOLUTE
     (PORT An (2.51:2.76:3.16) (2.48:2.74:3.15))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT B (8.65:9.53:10.89) (8.06:8.90:10.21))
     (PORT C (6.00:6.61:7.55) (5.59:6.17:7.08))
     (PORT D (5.80:6.39:7.29) (5.38:5.94:6.81))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_182_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.25:11.29:12.90) (9.64:10.65:12.22))
     (PORT ALn (8.60:9.48:10.83) (8.14:8.98:10.31))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.63))
     (PORT EN (4.37:4.82:5.50) (4.18:4.62:5.30))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_199_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.35:11.41:13.03) (9.72:10.73:12.31))
     (PORT ALn (4.13:4.56:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_95)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.76:21.78:24.87) (18.49:20.41:23.42))
     (PORT CLK (3.66:4.04:4.61) (3.38:3.74:4.29))
     (PORT EN (10.02:11.05:12.61) (9.45:10.43:11.97))
     (PORT ALn (5.78:6.37:7.27) (5.49:6.07:6.96))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_29)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_116)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.54) (3.37:3.73:4.27))
     (PORT B (9.99:11.01:12.57) (9.34:10.31:11.83))
     (PORT C (23.44:25.83:29.50) (21.88:24.16:27.72))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB2)
 (DELAY
  (ABSOLUTE
     (PORT An (2.33:2.57:2.94) (2.23:2.46:2.82))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_61_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.24:21.21:24.22) (17.90:19.76:22.68))
     (PORT CLK (3.84:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (6.09:6.71:7.66) (5.81:6.42:7.36))
     (PORT ALn (9.11:10.04:11.47) (9.51:10.50:12.05))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.INTR_reg_139_0_o2_0_0\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (3.82:4.21:4.81) (3.64:4.02:4.61))
     (PORT C (2.85:3.14:3.59) (2.69:2.97:3.41))
     (PORT D (3.03:3.34:3.82) (2.89:3.19:3.66))
     (IOPATH A Y (2.92:3.46:3.95) (3.13:3.62:4.16))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_27)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.86:6.69) (4.94:5.46:6.26))
     (PORT B (5.63:6.20:7.08) (5.27:5.81:6.67))
     (PORT C (5.22:5.75:6.56) (4.86:5.37:6.16))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.gpin1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.21:17.86:20.40) (14.92:16.47:18.90))
     (PORT CLK (3.71:4.08:4.67) (3.44:3.80:4.36))
     (PORT ALn (3.88:4.28:4.88) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.INTR_reg\[19\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.68:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.79:4.17:4.77) (3.51:3.87:4.44))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_29)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNI4TJP\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:2.95:3.37) (2.54:2.80:3.22))
     (PORT B (2.81:3.10:3.53) (2.64:2.91:3.34))
     (PORT C (5.20:5.73:6.54) (4.87:5.38:6.18))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_13\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.63:6.21:7.09) (5.28:5.83:6.69))
     (PORT B (6.39:7.04:8.04) (6.01:6.63:7.61))
     (PORT C (5.15:5.68:6.49) (4.81:5.31:6.09))
     (PORT D (5.51:6.07:6.93) (5.15:5.69:6.53))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH D Y (2.68:2.96:3.38) (2.87:3.17:3.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.55:9.42:10.76) (8.00:8.84:10.14))
     (PORT CLK (3.83:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (10.84:11.94:13.64) (10.23:11.29:12.96))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_89)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_60)
 (DELAY
  (ABSOLUTE
     (PORT A (5.01:5.52:6.30) (4.72:5.21:5.98))
     (PORT B (7.44:8.20:9.36) (6.99:7.72:8.85))
     (PORT C (13.86:15.28:17.45) (12.88:14.22:16.31))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[6\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_158_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (15.76:17.37:19.84) (14.79:16.33:18.73))
     (PORT ALn (7.14:7.87:8.99) (6.77:7.48:8.58))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:7.35:8.40) (6.22:6.87:7.88))
     (PORT B (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT C (7.79:8.59:9.80) (7.31:8.07:9.26))
     (PORT D (7.08:7.80:8.91) (6.61:7.30:8.38))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_27)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_121)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_7_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.53:6.09:6.96) (5.18:5.72:6.56))
     (PORT B (2.98:3.28:3.75) (2.85:3.15:3.62))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_87)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.44:19.22:21.95) (16.28:17.98:20.63))
     (PORT CLK (3.70:4.08:4.66) (3.42:3.78:4.34))
     (PORT EN (7.54:8.31:9.49) (7.14:7.89:9.05))
     (PORT ALn (4.25:4.68:5.34) (4.06:4.49:5.15))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_150)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.32:2.65) (1.95:2.15:2.47))
     (PORT B (7.84:8.64:9.87) (7.30:8.06:9.25))
     (PORT C (16.50:18.19:20.77) (15.33:16.93:19.42))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_256)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_8\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.90:2.10:2.39) (1.80:1.99:2.28))
     (PORT B (0.71:0.78:0.89) (0.69:0.77:0.88))
     (PORT C (5.58:6.15:7.02) (5.19:5.73:6.58))
     (PORT D (6.64:7.31:8.35) (6.18:6.82:7.83))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (3.09:3.41:3.89) (3.23:3.57:4.10))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (5.00:5.52:6.30) (4.71:5.20:5.97))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (6.05:6.66:7.61) (5.71:6.31:7.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_54_set_RNISMNC)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.85:3.14:3.59) (2.70:2.98:3.42))
     (PORT C (3.58:3.95:4.51) (3.35:3.70:4.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_1)
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[1\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.edge_both\[26\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (4.21:4.64:5.29) (4.03:4.45:5.11))
     (PORT ALn (4.04:4.45:5.09) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]2_0_a4_0_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (6.94:7.64:8.73) (6.58:7.26:8.33))
     (PORT B (6.86:7.56:8.63) (6.43:7.10:8.14))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.INTR_reg_256_0_o2_1_0\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.02:3.33:3.80) (2.93:3.23:3.71))
     (PORT B (2.66:2.93:3.34) (2.52:2.78:3.19))
     (PORT C (1.91:2.10:2.40) (1.79:1.97:2.27))
     (PORT D (0.52:0.57:0.65) (0.49:0.55:0.63))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_197)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_104)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_127)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_58)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.GPOUT_reg\[28\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.77:7.46:8.52) (6.50:7.18:8.24))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT EN (8.08:8.91:10.17) (7.62:8.41:9.65))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.36:19.13:21.85) (16.08:17.75:20.37))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (7.25:7.99:9.13) (6.91:7.63:8.76))
     (PORT ALn (5.65:6.23:7.11) (5.37:5.93:6.81))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_243)
 (DELAY
  (ABSOLUTE
     (PORT A (2.05:2.26:2.58) (1.91:2.11:2.42))
     (PORT B (10.52:11.59:13.24) (9.87:10.90:12.50))
     (PORT C (11.89:13.11:14.97) (11.02:12.17:13.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.97:12.09:13.80) (10.20:11.26:12.92))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (8.69:9.58:10.94) (8.23:9.08:10.42))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.72:9.61:10.98) (8.22:9.08:10.42))
     (PORT B (8.42:9.27:10.59) (7.91:8.73:10.02))
     (PORT C (0.75:0.83:0.94) (0.75:0.82:0.95))
     (PORT D (1.82:2.01:2.29) (1.72:1.90:2.18))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.61:9.49:10.84) (8.03:8.86:10.17))
     (PORT B (5.66:6.24:7.12) (5.30:5.86:6.72))
     (PORT C (5.26:5.79:6.62) (4.92:5.43:6.23))
     (PORT D (7.25:7.99:9.12) (6.76:7.47:8.57))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_13)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.21:2.53) (1.87:2.07:2.37))
     (PORT B (7.87:8.67:9.90) (7.29:8.05:9.24))
     (PORT C (16.37:18.04:20.60) (15.13:16.71:19.17))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.13:25.49:29.12) (21.51:23.75:27.25))
     (PORT CLK (3.94:4.35:4.97) (3.65:4.03:4.63))
     (PORT EN (4.44:4.89:5.59) (4.23:4.67:5.36))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:9.74:11.12) (8.27:9.13:10.48))
     (PORT CLK (3.87:4.27:4.87) (3.60:3.97:4.56))
     (PORT EN (8.74:9.64:11.01) (8.28:9.14:10.49))
     (PORT ALn (3.92:4.32:4.94) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_119)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_52)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:1.99:2.29))
     (PORT B (7.44:8.20:9.37) (6.98:7.71:8.85))
     (PORT C (14.09:15.52:17.73) (13.13:14.50:16.63))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.66:9.54:10.89) (8.06:8.90:10.21))
     (PORT CLK (3.66:4.03:4.61) (3.40:3.75:4.30))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.47:9.33:10.66) (8.07:8.91:10.22))
     (PORT CLK (3.94:4.34:4.95) (3.64:4.02:4.62))
     (PORT EN (7.25:7.99:9.13) (6.90:7.62:8.74))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.INTR_reg_152_0_o2_1_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.49:0.54:0.62))
     (PORT B (2.92:3.22:3.67) (2.83:3.13:3.59))
     (PORT C (1.82:2.00:2.28) (1.71:1.89:2.17))
     (PORT D (3.13:3.45:3.94) (2.96:3.27:3.75))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.44:12.60:14.39) (10.67:11.78:13.52))
     (PORT CLK (3.67:4.04:4.61) (3.41:3.77:4.32))
     (PORT EN (7.83:8.63:9.86) (7.44:8.21:9.42))
     (PORT ALn (4.27:4.71:5.38) (4.05:4.47:5.13))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_88)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.53) (3.37:3.72:4.27))
     (PORT B (4.71:5.19:5.93) (4.41:4.87:5.58))
     (PORT C (18.59:20.49:23.40) (17.20:18.99:21.79))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_46)
 (DELAY
  (ABSOLUTE
     (PORT A (0.76:0.84:0.96) (0.76:0.84:0.96))
     (PORT B (7.81:8.61:9.83) (7.27:8.02:9.21))
     (PORT C (19.20:21.16:24.16) (17.93:19.79:22.71))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.93:12.05:13.76) (10.18:11.24:12.90))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (5.76:6.35:7.25) (5.48:6.05:6.95))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.80:4.19:4.78) (3.53:3.90:4.47))
     (PORT EN (8.48:9.34:10.67) (8.06:8.90:10.22))
     (PORT ALn (3.90:4.30:4.91) (3.63:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_76_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.26:12.41:14.17) (10.44:11.53:13.23))
     (PORT CLK (3.70:4.08:4.65) (3.43:3.79:4.35))
     (PORT EN (5.89:6.49:7.41) (5.61:6.19:7.10))
     (PORT ALn (11.33:12.48:14.26) (11.85:13.08:15.01))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_230)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_203)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB7)
 (DELAY
  (ABSOLUTE
     (PORT An (2.43:2.67:3.05) (2.40:2.65:3.04))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_59_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.34:21.31:24.34) (17.99:19.87:22.80))
     (PORT CLK (3.84:4.23:4.84) (3.57:3.94:4.52))
     (PORT EN (7.92:8.73:9.97) (7.49:8.27:9.49))
     (PORT ALn (3.63:4.00:4.57) (3.68:4.07:4.67))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[3\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_212_rs_RNI5DKN)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.54) (3.35:3.70:4.24))
     (PORT B (2.60:2.87:3.28) (2.48:2.74:3.14))
     (PORT C (2.59:2.85:3.25) (2.49:2.75:3.16))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_237)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.57:19.36:22.11) (16.40:18.11:20.78))
     (PORT CLK (3.95:4.36:4.98) (3.66:4.04:4.64))
     (PORT EN (8.70:9.58:10.94) (8.26:9.12:10.47))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.45:15.93:18.19) (13.59:15.00:17.21))
     (PORT CLK (3.95:4.36:4.98) (3.66:4.04:4.64))
     (PORT EN (7.07:7.79:8.89) (6.72:7.42:8.51))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.19:11.23:12.83) (9.55:10.55:12.10))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.50))
     (PORT EN (5.96:6.57:7.50) (5.67:6.26:7.18))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_98)
 (DELAY
  (ABSOLUTE
     (PORT A (0.80:0.89:1.01) (0.80:0.88:1.01))
     (PORT B (9.13:10.06:11.49) (8.52:9.41:10.79))
     (PORT C (13.83:15.24:17.40) (12.77:14.10:16.18))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_40)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.22:25.59:29.22) (21.59:23.84:27.36))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (7.43:8.19:9.35) (7.02:7.75:8.89))
     (PORT ALn (7.01:7.72:8.82) (6.65:7.34:8.42))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.90:8.70:9.94) (7.35:8.11:9.31))
     (PORT B (3.58:3.94:4.50) (3.34:3.69:4.23))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_35_set)
 (DELAY
  (ABSOLUTE
     (PORT D (10.91:12.02:13.73) (10.14:11.19:12.84))
     (PORT CLK (3.68:4.06:4.63) (3.41:3.76:4.32))
     (PORT EN (10.01:11.04:12.60) (9.43:10.42:11.95))
     (PORT ALn (8.08:8.90:10.17) (8.40:9.28:10.64))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.INTR_reg_243_0\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.46:0.51:0.59))
     (PORT B (6.34:6.98:7.97) (5.92:6.54:7.50))
     (PORT C (9.85:10.86:12.40) (9.21:10.17:11.67))
     (PORT D (7.06:7.78:8.89) (6.60:7.29:8.36))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.25:19.01:21.71) (15.97:17.64:20.24))
     (PORT CLK (3.81:4.19:4.79) (3.52:3.89:4.46))
     (PORT EN (8.14:8.98:10.25) (7.68:8.48:9.73))
     (PORT ALn (8.85:9.75:11.13) (8.40:9.28:10.64))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.INTR_reg_87_0_0_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.11:5.63:6.44) (4.81:5.31:6.10))
     (PORT B (2.65:2.92:3.34) (2.51:2.77:3.18))
     (PORT C (3.78:4.17:4.76) (3.55:3.92:4.50))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_141_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.64:6.22:7.10) (5.36:5.92:6.79))
     (PORT ALn (5.61:6.19:7.06) (5.37:5.93:6.80))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_3_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.17) (3.21:3.55:4.07))
     (PORT B (4.10:4.52:5.16) (3.83:4.23:4.86))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.INTR_reg_113_0_o2_1_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.55:0.62) (0.47:0.52:0.60))
     (PORT B (2.92:3.22:3.68) (2.84:3.14:3.60))
     (PORT C (1.82:2.01:2.29) (1.72:1.90:2.18))
     (PORT D (2.94:3.24:3.70) (2.81:3.10:3.56))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_46_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.10:19.94:22.78) (16.88:18.63:21.38))
     (PORT CLK (3.72:4.09:4.68) (3.44:3.80:4.36))
     (PORT EN (8.92:9.83:11.23) (8.44:9.32:10.70))
     (PORT ALn (10.31:11.36:12.97) (10.79:11.92:13.67))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_196)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (6.20:6.84:7.81) (5.82:6.43:7.38))
     (PORT C (13.44:14.81:16.92) (12.48:13.78:15.82))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_69_set_RNIDLDH)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.52:3.88:4.43) (3.31:3.66:4.19))
     (PORT C (2.87:3.16:3.61) (2.70:2.98:3.42))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_8)
 (DELAY
  (ABSOLUTE
     (PORT A (0.83:0.91:1.04) (0.80:0.89:1.02))
     (PORT B (10.40:11.46:13.09) (9.74:10.75:12.34))
     (PORT C (14.89:16.41:18.74) (13.82:15.26:17.51))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_6)
 (DELAY
  (ABSOLUTE
     (PORT A (5.42:5.97:6.82) (5.09:5.62:6.45))
     (PORT B (6.71:7.40:8.45) (6.24:6.89:7.91))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_142_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.76:11.86:13.55) (10.15:11.20:12.85))
     (PORT ALn (7.01:7.72:8.82) (6.65:7.34:8.42))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[4\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.39:8.23:9.92) (8.47:9.39:11.19))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[4\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.23:10.17:11.61) (9.06:10.00:11.47))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[4\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.08:2.36:2.84) (2.10:2.38:2.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.07:9.99:11.41) (8.46:9.34:10.72))
     (PORT B (10.14:11.17:12.76) (9.51:10.49:12.04))
     (PORT C (5.03:5.54:6.33) (4.72:5.22:5.98))
     (PORT D (5.47:6.02:6.88) (5.14:5.68:6.52))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.17:10.10:11.54) (8.55:9.44:10.83))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (9.93:10.94:12.50) (9.36:10.34:11.86))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.INTR_reg_269_0\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.46:0.51:0.58))
     (PORT B (4.91:5.41:6.17) (4.61:5.09:5.84))
     (PORT C (7.42:8.18:9.34) (7.02:7.75:8.89))
     (PORT D (5.95:6.56:7.49) (5.56:6.14:7.05))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_219)
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:2.05:2.34) (1.75:1.93:2.21))
     (PORT B (7.03:7.75:8.85) (6.58:7.27:8.34))
     (PORT C (16.97:18.70:21.36) (15.82:17.47:20.04))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:2.96:3.38) (2.55:2.82:3.23))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (6.83:7.53:8.60) (6.40:7.06:8.11))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.88:14.20:16.21) (12.09:13.35:15.32))
     (PORT CLK (3.63:4.00:4.57) (3.37:3.72:4.27))
     (PORT EN (6.41:7.06:8.06) (6.08:6.71:7.70))
     (PORT ALn (4.24:4.67:5.34) (4.06:4.48:5.14))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_91)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.74:15.15:17.30) (12.82:14.16:16.24))
     (PORT CLK (3.90:4.30:4.91) (3.62:3.99:4.58))
     (PORT EN (5.81:6.40:7.31) (5.52:6.10:7.00))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.85:7.55:8.62) (6.42:7.08:8.13))
     (PORT B (10.20:11.24:12.84) (9.61:10.61:12.17))
     (PORT C (1.94:2.14:2.45) (1.87:2.06:2.36))
     (PORT D (3.69:4.07:4.65) (3.46:3.82:4.38))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.96:7.67:8.76) (6.62:7.31:8.39))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (5.80:6.39:7.29) (5.55:6.13:7.03))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (2.56:2.82:3.22) (2.43:2.68:3.08))
     (PORT C (8.02:8.84:10.10) (7.58:8.37:9.60))
     (PORT D (7.91:8.71:9.95) (7.41:8.18:9.39))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_135_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.16:4.58:5.23) (3.96:4.37:5.01))
     (PORT ALn (4.22:4.65:5.31) (4.05:4.47:5.12))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[6\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_254)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.gpin2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.17:3.50:3.99) (3.10:3.43:3.93))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.49) (3.32:3.66:4.20))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT D (8.74:9.63:11.00) (8.15:8.99:10.32))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_41)
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:4.24:4.84) (3.62:4.00:4.59))
     (PORT B (5.72:6.30:7.20) (5.39:5.95:6.83))
     (PORT C (17.11:18.86:21.53) (15.98:17.64:20.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_9)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.49) (3.34:3.69:4.23))
     (PORT B (6.42:7.08:8.08) (5.99:6.61:7.59))
     (PORT C (20.34:22.42:25.61) (18.80:20.76:23.82))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.INTR_reg\[24\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT ALn (3.88:4.28:4.88) (3.61:3.98:4.57))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (3.58:3.95:4.51) (3.36:3.71:4.26))
     (PORT C (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT D (6.06:6.68:7.63) (5.73:6.33:7.26))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_69)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.edge_both_RNO\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.78:4.17:4.76) (3.55:3.92:4.50))
     (PORT B (9.62:10.60:12.11) (9.07:10.02:11.49))
     (PORT C (3.01:3.32:3.79) (2.86:3.16:3.63))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.48:0.55) (0.43:0.47:0.54))
     (PORT B (2.69:2.96:3.38) (2.55:2.82:3.23))
     (PORT C (6.67:7.35:8.39) (6.34:7.00:8.03))
     (PORT D (6.04:6.66:7.61) (5.71:6.31:7.24))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.93:12.05:13.76) (10.18:11.24:12.90))
     (PORT CLK (3.95:4.36:4.97) (3.66:4.04:4.63))
     (PORT EN (8.89:9.80:11.19) (8.39:9.27:10.63))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.23:18.98:21.68) (15.95:17.61:20.20))
     (PORT CLK (3.75:4.13:4.72) (3.47:3.83:4.40))
     (PORT EN (6.31:6.95:7.94) (5.97:6.59:7.56))
     (PORT ALn (7.10:7.83:8.94) (6.74:7.44:8.54))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_97_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.78:20.70:23.64) (17.65:19.48:22.35))
     (PORT CLK (3.74:4.13:4.71) (3.46:3.82:4.39))
     (PORT EN (11.14:12.28:14.02) (10.54:11.63:13.35))
     (PORT ALn (3.68:4.06:4.64) (3.77:4.16:4.77))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.INTR_reg\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.40))
     (PORT ALn (3.94:4.34:4.95) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_176)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:2.97:3.40) (2.55:2.82:3.23))
     (PORT B (0.42:0.47:0.53) (0.41:0.46:0.53))
     (PORT C (9.60:10.58:12.08) (9.06:10.00:11.48))
     (PORT D (9.79:10.79:12.32) (9.18:10.14:11.63))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.25:5.79:6.61) (4.87:5.37:6.17))
     (PORT B (5.82:6.42:7.33) (5.45:6.02:6.90))
     (PORT C (8.05:8.87:10.13) (7.59:8.38:9.62))
     (PORT D (7.81:8.61:9.83) (7.36:8.12:9.32))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.INTR_reg_87_0_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.46:0.51:0.58))
     (PORT B (1.82:2.01:2.29) (1.72:1.90:2.18))
     (PORT C (11.73:12.93:14.77) (10.99:12.13:13.92))
     (PORT D (7.46:8.22:9.38) (6.99:7.72:8.86))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.64:2.91:3.32) (2.50:2.76:3.16))
     (PORT C (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT D (7.91:8.71:9.95) (7.41:8.18:9.39))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_67)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_6)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.57:9.45:10.79) (8.07:8.91:10.22))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (4.44:4.89:5.59) (4.23:4.67:5.36))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_223)
 (DELAY
  (ABSOLUTE
     (PORT A (5.01:5.52:6.31) (4.71:5.20:5.96))
     (PORT B (8.77:9.66:11.03) (8.22:9.07:10.41))
     (PORT C (18.07:19.91:22.74) (16.92:18.68:21.43))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.56:0.61:0.70) (0.54:0.59:0.68))
     (PORT CLK (3.77:4.16:4.75) (3.49:3.85:4.42))
     (PORT EN (11.60:12.78:14.59) (10.90:12.04:13.81))
     (PORT ALn (3.88:4.28:4.89) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_77)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.88:8.69:9.92) (7.37:8.13:9.33))
     (PORT B (6.33:6.97:7.96) (5.91:6.53:7.49))
     (PORT C (6.95:7.66:8.75) (6.54:7.22:8.28))
     (PORT D (6.96:7.68:8.77) (6.51:7.19:8.24))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIK0IK\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.67:4.04:4.61) (3.43:3.79:4.35))
     (PORT B (3.55:3.92:4.47) (3.32:3.67:4.21))
     (PORT C (4.21:4.64:5.30) (3.97:4.39:5.03))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.62:19.42:22.18) (16.46:18.17:20.85))
     (PORT CLK (3.80:4.19:4.79) (3.52:3.89:4.46))
     (PORT EN (5.91:6.52:7.44) (5.62:6.21:7.13))
     (PORT ALn (5.80:6.39:7.30) (5.50:6.07:6.96))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_92)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_86)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.edge_neg_65_iv_i_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.56:6.13:7.00) (5.18:5.72:6.56))
     (PORT B (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT C (5.65:6.23:7.11) (5.35:5.91:6.78))
     (PORT D (6.73:7.42:8.47) (6.29:6.95:7.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_88_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.14:6.77:7.73) (5.69:6.28:7.21))
     (PORT CLK (3.73:4.11:4.69) (3.47:3.83:4.40))
     (PORT EN (11.05:12.18:13.91) (10.42:11.51:13.21))
     (PORT ALn (8.01:8.83:10.08) (8.29:9.16:10.51))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.INTR_reg_256_0_o2_0_0\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.75:3.03:3.46) (2.67:2.94:3.38))
     (PORT B (0.46:0.50:0.58) (0.45:0.49:0.56))
     (PORT C (3.72:4.10:4.68) (3.49:3.85:4.42))
     (PORT D (3.16:3.48:3.97) (3.01:3.32:3.81))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_14_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_137)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.88:2.07:2.38))
     (PORT B (7.40:8.15:9.31) (6.97:7.69:8.83))
     (PORT C (18.04:19.88:22.70) (16.77:18.51:21.24))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_neg_37_iv_i_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.31:5.86:6.69) (4.93:5.45:6.25))
     (PORT B (0.46:0.50:0.57) (0.44:0.48:0.55))
     (PORT C (11.27:12.42:14.18) (10.57:11.68:13.40))
     (PORT D (1.86:2.05:2.34) (1.79:1.97:2.26))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_235)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:2.00:2.30))
     (PORT B (7.85:8.66:9.88) (7.35:8.11:9.31))
     (PORT C (17.18:18.94:21.63) (15.99:17.66:20.26))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.84:4.23:4.83) (3.60:3.97:4.56))
     (PORT C (8.20:9.04:10.32) (7.74:8.54:9.80))
     (PORT D (8.31:9.15:10.45) (7.80:8.61:9.88))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.24:11.29:12.89) (9.60:10.60:12.16))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (5.73:6.31:7.21) (5.45:6.02:6.90))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "FLASH_FREEZE")
 (INSTANCE flash_freeze_inst\/INST_FLASH_FREEZE_IP)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_124_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.35:8.10:9.25) (6.84:7.55:8.66))
     (PORT CLK (3.71:4.08:4.66) (3.44:3.80:4.36))
     (PORT EN (8.97:9.89:11.29) (8.48:9.36:10.74))
     (PORT ALn (3.66:4.03:4.61) (3.71:4.10:4.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.77:4.16:4.75) (3.51:3.87:4.44))
     (PORT EN (10.20:11.24:12.84) (9.59:10.59:12.15))
     (PORT ALn (3.88:4.28:4.88) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (8.70:9.58:10.94) (8.26:9.12:10.47))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_13_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.42) (5.48:6.05:6.95))
     (PORT B (3.98:4.39:5.01) (3.74:4.13:4.74))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_271)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.63:7.30:8.34) (6.24:6.90:7.91))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (7.52:8.29:9.46) (7.09:7.83:8.99))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_156)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.43) (1.81:2.00:2.30))
     (PORT B (7.44:8.20:9.37) (6.98:7.71:8.85))
     (PORT C (14.09:15.52:17.73) (13.13:14.50:16.63))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.INTR_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.50:2.76:3.15) (2.33:2.58:2.96))
     (PORT CLK (3.87:4.26:4.86) (3.58:3.96:4.54))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.82:2.01:2.29) (1.75:1.94:2.22))
     (PORT B (1.82:2.01:2.29) (1.72:1.90:2.18))
     (PORT C (4.45:4.90:5.60) (4.19:4.62:5.30))
     (PORT D (5.65:6.22:7.11) (5.28:5.82:6.68))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.24:23.40:26.73) (19.91:21.99:25.23))
     (PORT CLK (3.74:4.13:4.71) (3.46:3.82:4.38))
     (PORT EN (10.38:11.44:13.06) (9.83:10.86:12.46))
     (PORT ALn (8.41:9.27:10.59) (8.00:8.83:10.14))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_173)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_30)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.55:8.63) (6.40:7.07:8.11))
     (PORT B (7.35:8.10:9.25) (6.90:7.62:8.74))
     (PORT C (6.52:7.18:8.20) (6.10:6.74:7.73))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.edge_neg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.60:0.66:0.75))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (9.01:9.93:11.34) (8.54:9.43:10.82))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_195_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.64:6.22:7.10) (5.36:5.92:6.79))
     (PORT ALn (5.69:6.27:7.16) (5.41:5.97:6.85))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_4)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_69_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.36:12.52:14.29) (10.49:11.58:13.29))
     (PORT CLK (3.80:4.19:4.79) (3.53:3.90:4.47))
     (PORT EN (9.61:10.59:12.10) (9.03:9.97:11.44))
     (PORT ALn (10.21:11.25:12.85) (10.64:11.75:13.48))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_108)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.56:6.35) (4.72:5.21:5.98))
     (PORT B (7.85:8.66:9.88) (7.35:8.11:9.31))
     (PORT C (17.18:18.94:21.63) (15.99:17.66:20.26))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__RNIRVOI\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (2.56:2.83:3.23) (2.43:2.68:3.08))
     (PORT C (2.51:2.77:3.16) (2.42:2.68:3.07))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (8.02:8.84:10.10) (7.58:8.37:9.60))
     (PORT D (7.91:8.71:9.95) (7.41:8.18:9.39))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.90:9.81:11.21) (8.36:9.23:10.59))
     (PORT CLK (3.92:4.32:4.93) (3.64:4.02:4.61))
     (PORT EN (8.65:9.53:10.88) (8.19:9.04:10.37))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6__RNI8DDT\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.59:3.96:4.52) (3.37:3.72:4.27))
     (PORT C (2.51:2.77:3.16) (2.42:2.68:3.07))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.GPOUT_reg\[19\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.32:9.16:10.47) (7.83:8.65:9.93))
     (PORT CLK (3.79:4.17:4.77) (3.51:3.87:4.44))
     (PORT EN (6.10:6.72:7.68) (5.81:6.41:7.36))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_236)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.56:6.35) (4.72:5.21:5.98))
     (PORT B (7.85:8.66:9.88) (7.35:8.11:9.31))
     (PORT C (17.18:18.94:21.63) (15.99:17.66:20.26))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__RNI9T7Q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.10:3.54) (2.65:2.92:3.35))
     (PORT B (2.61:2.88:3.29) (2.48:2.74:3.14))
     (PORT C (5.06:5.58:6.37) (4.71:5.21:5.97))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.APB_32\.edge_both_RNO\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.52:6.08:6.95) (5.13:5.66:6.50))
     (PORT B (7.37:8.12:9.28) (6.97:7.70:8.83))
     (PORT C (2.99:3.30:3.76) (2.83:3.13:3.59))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:17.36:19.82) (14.68:16.21:18.60))
     (PORT CLK (3.94:4.34:4.96) (3.66:4.04:4.63))
     (PORT EN (9.93:10.94:12.50) (9.36:10.34:11.86))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.96:7.67:8.76) (6.62:7.31:8.39))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (9.21:10.15:11.59) (8.74:9.64:11.07))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB0)
 (DELAY
  (ABSOLUTE
     (PORT An (2.47:2.73:3.11) (2.46:2.71:3.11))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.41))
     (PORT EN (10.02:11.04:12.61) (9.42:10.40:11.93))
     (PORT ALn (3.87:4.26:4.87) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.48:11.55:13.19) (9.80:10.82:12.41))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.01:4.60))
     (PORT EN (7.44:8.20:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.84:18.56:21.20) (15.84:17.49:20.07))
     (PORT CLK (3.83:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (10.84:11.94:13.64) (10.23:11.29:12.96))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.INTR_reg_347_0\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.89:3.30) (2.50:2.76:3.17))
     (PORT B (5.72:6.31:7.20) (5.37:5.92:6.80))
     (PORT C (9.74:10.73:12.26) (9.18:10.14:11.63))
     (PORT D (7.06:7.78:8.89) (6.60:7.29:8.36))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.28:3.61:4.13) (3.48:3.84:4.40))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE FIC_MSS_0\/MDDR_CLK_PAD\/U_IOP)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_19_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.58:8.35:9.54) (7.11:7.85:9.01))
     (PORT B (3.74:4.12:4.70) (3.48:3.84:4.41))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.90:15.31:17.49) (12.96:14.30:16.41))
     (PORT CLK (3.60:3.96:4.53) (3.33:3.68:4.22))
     (PORT EN (9.34:10.29:11.76) (8.82:9.74:11.18))
     (PORT ALn (4.22:4.65:5.31) (4.04:4.47:5.12))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.66:2.93:3.34) (2.51:2.78:3.19))
     (PORT C (6.54:7.20:8.23) (6.22:6.87:7.88))
     (PORT D (6.06:6.68:7.63) (5.73:6.33:7.26))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.50:8.26:9.44) (6.96:7.69:8.82))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (7.91:8.71:9.95) (7.32:8.08:9.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE FIC_MSS_0\/MMUART_0_RXD_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.37:8.21:9.90) (8.45:9.37:11.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE FIC_MSS_0\/MMUART_0_RXD_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.19:10.13:11.57) (9.03:9.97:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE FIC_MSS_0\/MMUART_0_RXD_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.07:2.35:2.83) (2.10:2.37:2.83))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.GPOUT_reg\[30\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.81:10.81:12.34) (9.20:10.16:11.65))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (7.60:8.38:9.57) (7.19:7.94:9.11))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.INTR_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.60:0.66:0.75))
     (PORT CLK (3.77:4.15:4.74) (3.51:3.88:4.45))
     (PORT ALn (3.81:4.20:4.80) (3.56:3.93:4.51))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_10_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_176)
 (DELAY
  (ABSOLUTE
     (PORT A (5.33:5.87:6.71) (4.95:5.47:6.27))
     (PORT B (5.96:6.57:7.50) (5.59:6.17:7.08))
     (PORT C (12.03:13.26:15.14) (11.12:12.28:14.09))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.17:14.52:16.58) (12.33:13.62:15.63))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.94:4.52))
     (PORT EN (8.65:9.53:10.88) (8.19:9.04:10.37))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_49)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (9.11:10.04:11.47) (8.48:9.36:10.74))
     (PORT C (7.92:8.73:9.97) (7.34:8.10:9.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_pos\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.85:4.24:4.85) (3.57:3.95:4.53))
     (PORT EN (7.71:8.49:9.70) (7.31:8.07:9.26))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_248)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.28))
     (PORT B (6.10:6.73:7.68) (5.70:6.29:7.22))
     (PORT C (11.13:12.27:14.01) (10.36:11.44:13.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:2.95:3.37) (2.53:2.79:3.20))
     (PORT B (0.46:0.50:0.57) (0.44:0.48:0.55))
     (PORT C (8.27:9.12:10.41) (7.79:8.60:9.86))
     (PORT D (8.02:8.84:10.10) (7.50:8.28:9.50))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.80:19.61:22.40) (16.57:18.30:21.00))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (10.18:11.21:12.81) (9.62:10.62:12.19))
     (PORT ALn (5.66:6.24:7.13) (5.39:5.95:6.82))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_both_93_iv_i_0_i_x2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.72) (2.77:3.06:3.51))
     (PORT B (3.94:4.34:4.96) (3.65:4.03:4.62))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.INTR_reg_22_0_0_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.31:4.75:5.43) (4.06:4.48:5.14))
     (PORT B (0.50:0.55:0.63) (0.48:0.53:0.60))
     (PORT C (1.91:2.10:2.40) (1.79:1.97:2.27))
     (PORT D (1.82:2.01:2.30) (1.72:1.90:2.18))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (3.02:3.33:3.81) (3.29:3.63:4.16))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_24)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_200)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.06:4.64) (3.44:3.79:4.35))
     (PORT B (5.39:5.94:6.79) (5.06:5.59:6.42))
     (PORT C (21.97:24.22:27.66) (20.54:22.68:26.02))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:9.90:11.31) (8.37:9.24:10.60))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.61))
     (PORT EN (5.83:6.42:7.34) (5.55:6.12:7.03))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_223_rs_RNIS0EV)
 (DELAY
  (ABSOLUTE
     (PORT A (4.88:5.38:6.14) (4.57:5.04:5.78))
     (PORT B (3.47:3.83:4.37) (3.28:3.63:4.16))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.60:18.30:20.90) (15.37:16.97:19.47))
     (PORT CLK (3.69:4.07:4.64) (3.41:3.77:4.32))
     (PORT EN (4.49:4.95:5.65) (4.30:4.75:5.44))
     (PORT ALn (11.65:12.84:14.67) (10.97:12.12:13.90))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_84)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.54:9.42:10.75) (8.04:8.87:10.18))
     (PORT B (8.56:9.44:10.78) (8.00:8.83:10.14))
     (PORT C (5.55:6.11:6.98) (5.20:5.74:6.59))
     (PORT D (3.63:4.00:4.57) (3.39:3.74:4.29))
     (IOPATH A Y (2.68:3.61:4.12) (2.87:3.82:4.38))
     (IOPATH B Y (1.57:2.11:2.41) (1.56:2.04:2.34))
     (IOPATH C Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH D Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_INT\.un34_intr_u_bm)
 (DELAY
  (ABSOLUTE
     (PORT A (3.72:4.10:4.68) (3.52:3.88:4.46))
     (PORT B (3.60:3.96:4.53) (3.42:3.78:4.34))
     (PORT C (3.68:4.06:4.63) (3.42:3.77:4.33))
     (PORT D (5.17:5.70:6.51) (4.81:5.31:6.09))
     (IOPATH A Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.97:23.11:26.39) (19.50:21.54:24.71))
     (PORT CLK (3.71:4.09:4.67) (3.43:3.79:4.35))
     (PORT EN (9.52:10.49:11.98) (8.95:9.88:11.34))
     (PORT ALn (5.63:6.21:7.09) (5.38:5.94:6.81))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_50)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.edge_both\[25\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.60:0.66:0.75))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.55))
     (PORT EN (4.24:4.67:5.33) (4.08:4.50:5.16))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.INTR_reg_126_0_o2_0_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.18:3.63) (2.71:2.99:3.43))
     (PORT B (9.92:10.93:12.48) (9.22:10.18:11.68))
     (PORT C (3.77:4.16:4.75) (3.49:3.85:4.42))
     (PORT D (0.51:0.56:0.64) (0.48:0.53:0.61))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH D Y (3.28:3.61:4.13) (3.48:3.84:4.40))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.80:8.91) (6.62:7.31:8.39))
     (PORT B (7.57:8.34:9.52) (7.02:7.75:8.90))
     (PORT C (6.52:7.19:8.21) (6.06:6.69:7.68))
     (PORT D (1.90:2.10:2.40) (1.77:1.96:2.25))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_5)
 (DELAY
  (ABSOLUTE
     (PORT A (7.13:7.86:8.98) (6.73:7.44:8.53))
     (PORT B (7.02:7.74:8.84) (6.59:7.27:8.34))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_202)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.55) (3.36:3.71:4.26))
     (PORT B (7.10:7.82:8.93) (6.66:7.35:8.43))
     (PORT C (14.77:16.28:18.59) (13.71:15.14:17.37))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_200)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.42:5.97:6.82) (5.06:5.58:6.40))
     (PORT B (1.80:1.99:2.27) (1.75:1.93:2.21))
     (PORT C (4.23:4.66:5.32) (3.97:4.38:5.02))
     (PORT D (2.18:2.40:2.74) (2.02:2.23:2.56))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.63:2.89:3.30) (2.49:2.75:3.15))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.77))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_116_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.02:19.85:22.68) (16.83:18.58:21.32))
     (PORT CLK (3.65:4.02:4.59) (3.39:3.74:4.30))
     (PORT EN (10.35:11.41:13.03) (9.80:10.82:12.41))
     (PORT ALn (3.66:4.03:4.61) (3.71:4.10:4.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_102_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.93:14.24:16.27) (11.96:13.20:15.15))
     (PORT CLK (3.77:4.16:4.75) (3.50:3.86:4.43))
     (PORT EN (8.20:9.04:10.33) (7.68:8.48:9.73))
     (PORT ALn (10.43:11.49:13.13) (10.97:12.12:13.90))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.62:12.81:14.63) (10.95:12.09:13.87))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (8.72:9.61:10.98) (8.27:9.13:10.48))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_207)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_278)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.07:9.99:11.41) (8.46:9.34:10.72))
     (PORT B (10.14:11.17:12.76) (9.50:10.49:12.04))
     (PORT C (5.38:5.92:6.77) (4.99:5.51:6.32))
     (PORT D (5.71:6.29:7.18) (5.37:5.93:6.80))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_103)
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.01:4.58) (3.42:3.77:4.33))
     (PORT B (9.94:10.96:12.51) (9.27:10.23:11.74))
     (PORT C (15.45:17.02:19.44) (14.42:15.92:18.26))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.71:2.99:3.41) (2.55:2.82:3.23))
     (PORT C (0.71:0.78:0.89) (0.69:0.77:0.88))
     (PORT D (9.84:10.85:12.39) (9.23:10.19:11.70))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_4)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.44:7.11:8.16))
     (PORT B (7.07:7.80:8.90) (6.60:7.29:8.36))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_249)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/rd_enable)
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (7.96:8.77:10.02) (7.54:8.33:9.55))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:7.86:8.98) (6.72:7.42:8.52))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.INTR_reg_139_0_o2_1_0\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.82:4.21:4.81) (3.64:4.02:4.61))
     (PORT B (3.64:4.01:4.58) (3.42:3.78:4.33))
     (PORT C (1.90:2.10:2.40) (1.79:1.98:2.27))
     (PORT D (0.51:0.56:0.64) (0.48:0.53:0.61))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_72_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.79:8.59:9.81) (7.24:8.00:9.17))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT EN (5.89:6.49:7.42) (5.61:6.19:7.11))
     (PORT ALn (10.66:11.74:13.41) (11.19:12.35:14.17))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB7)
 (DELAY
  (ABSOLUTE
     (PORT An (2.35:2.59:2.96) (2.25:2.48:2.84))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.10:7.84:9.00))
     (PORT B (2.62:2.89:3.30) (2.50:2.77:3.17))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.71:2.99:3.43))
     (PORT B (4.97:5.48:6.26) (4.67:5.16:5.92))
     (PORT C (2.55:2.81:3.21) (2.41:2.66:3.05))
     (PORT D (1.89:2.08:2.37) (1.78:1.96:2.25))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.42:7.34) (5.46:6.03:6.92))
     (PORT B (13.31:14.67:16.75) (12.37:13.66:15.67))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_100_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.41:10.37:11.84) (8.73:9.64:11.06))
     (PORT CLK (3.73:4.11:4.70) (3.46:3.82:4.38))
     (PORT EN (13.30:14.66:16.74) (12.54:13.84:15.88))
     (PORT ALn (7.87:8.68:9.91) (8.16:9.01:10.34))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.64:2.91:3.32) (2.50:2.76:3.16))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (8.87:9.77:11.16) (8.33:9.20:10.56))
     (PORT D (8.74:9.63:11.00) (8.15:8.99:10.32))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_90_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.55:8.32:9.50) (7.00:7.73:8.87))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.86:4.42))
     (PORT EN (11.76:12.96:14.80) (11.10:12.26:14.07))
     (PORT ALn (3.75:4.13:4.71) (3.82:4.21:4.83))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_186)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.26:5.79:6.62) (4.93:5.44:6.25))
     (PORT B (0.74:0.82:0.94) (0.74:0.82:0.94))
     (PORT C (10.96:12.08:13.80) (10.30:11.37:13.04))
     (PORT D (6.69:7.38:8.42) (6.25:6.91:7.92))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_225)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.68:8.46:9.66) (7.20:7.95:9.13))
     (PORT B (7.30:8.04:9.18) (6.78:7.48:8.58))
     (PORT C (5.53:6.10:6.97) (5.17:5.70:6.55))
     (PORT D (5.45:6.00:6.86) (5.11:5.64:6.47))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.23:14.58:16.65) (12.38:13.67:15.69))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (5.85:6.45:7.37) (5.57:6.15:7.06))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_117_set_RNIVIV7)
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:2.79:3.18) (2.40:2.65:3.04))
     (PORT B (2.91:3.21:3.67) (2.74:3.03:3.47))
     (PORT C (3.59:3.95:4.52) (3.33:3.68:4.22))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_101)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (1.88:2.08:2.38))
     (PORT B (5.43:5.99:6.84) (5.13:5.66:6.49))
     (PORT C (17.14:18.89:21.57) (15.98:17.64:20.25))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]2_0_a4_0_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (6.94:7.64:8.73) (6.58:7.26:8.33))
     (PORT B (6.86:7.56:8.63) (6.43:7.10:8.14))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_162)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.22:2.54) (1.89:2.08:2.39))
     (PORT B (6.08:6.70:7.65) (5.69:6.29:7.21))
     (PORT C (18.23:20.09:22.95) (16.89:18.64:21.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_78)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_45)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (1.88:2.08:2.38))
     (PORT B (6.62:7.30:8.33) (6.26:6.91:7.93))
     (PORT C (18.60:20.50:23.41) (17.34:19.15:21.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:10.21:11.66) (8.71:9.61:11.03))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.01:4.61))
     (PORT EN (10.32:11.37:12.99) (9.78:10.79:12.39))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.58:21.58:24.64) (18.13:20.02:22.97))
     (PORT CLK (3.67:4.04:4.62) (3.40:3.75:4.30))
     (PORT EN (6.02:6.63:7.57) (5.73:6.33:7.26))
     (PORT ALn (5.61:6.18:7.06) (5.33:5.89:6.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_42_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.09:12.22:13.96) (10.29:11.37:13.04))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.38))
     (PORT EN (7.69:8.47:9.68) (7.29:8.05:9.24))
     (PORT ALn (3.77:4.15:4.74) (3.82:4.21:4.84))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.93:12.05:13.76) (10.18:11.24:12.90))
     (PORT CLK (3.95:4.36:4.98) (3.66:4.04:4.64))
     (PORT EN (5.90:6.50:7.42) (5.62:6.21:7.12))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_30)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.55) (3.36:3.71:4.26))
     (PORT B (7.32:8.07:9.22) (6.88:7.60:8.72))
     (PORT C (13.88:15.29:17.47) (12.96:14.31:16.42))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_24_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:8.13:9.28) (6.90:7.62:8.75))
     (PORT B (3.07:3.38:3.86) (2.93:3.23:3.71))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_219)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.88:9.79:11.18) (8.33:9.20:10.55))
     (PORT CLK (3.93:4.33:4.95) (3.65:4.03:4.62))
     (PORT EN (4.41:4.86:5.55) (4.19:4.63:5.31))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GPOUT\.un14_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:2.92:3.33) (2.53:2.79:3.20))
     (PORT B (2.94:3.24:3.71) (2.79:3.08:3.53))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.edge_both\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.82:4.21:4.81) (3.55:3.92:4.50))
     (PORT EN (4.22:4.65:5.31) (4.04:4.46:5.12))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.56:12.74:14.55) (10.85:11.98:13.75))
     (PORT CLK (3.83:4.22:4.81) (3.55:3.92:4.50))
     (PORT EN (5.88:6.48:7.40) (5.59:6.18:7.09))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:8.13:9.29) (6.86:7.58:8.69))
     (PORT B (1.83:2.01:2.30) (1.76:1.94:2.23))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (5.56:6.13:7.00) (5.15:5.68:6.52))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_122)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_281)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg_9_0_0_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.06:6.67:7.62) (5.70:6.30:7.23))
     (PORT B (2.67:2.94:3.36) (2.52:2.78:3.19))
     (PORT C (6.90:7.60:8.68) (6.45:7.13:8.18))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.41:11.47:13.10) (9.75:10.76:12.35))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (7.34:8.09:9.24) (6.93:7.65:8.78))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.un5_PRDATA_o_0_a2_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.96:9.09) (6.80:7.51:8.62))
     (PORT B (3.92:4.31:4.93) (3.67:4.05:4.65))
     (PORT C (0.79:0.88:1.00) (0.78:0.86:0.98))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_93_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.62:8.40:9.59) (7.08:7.81:8.97))
     (PORT CLK (3.77:4.15:4.74) (3.49:3.86:4.43))
     (PORT EN (7.48:8.24:9.41) (7.12:7.86:9.02))
     (PORT ALn (3.68:4.05:4.63) (3.76:4.15:4.77))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_228)
 (DELAY
  (ABSOLUTE
     (PORT A (1.99:2.19:2.51) (1.86:2.05:2.35))
     (PORT B (7.84:8.64:9.87) (7.30:8.06:9.25))
     (PORT C (16.53:18.22:20.80) (15.36:16.96:19.46))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.28:19.04:21.75) (16.10:17.77:20.39))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.03:4.63))
     (PORT EN (8.49:9.36:10.69) (8.01:8.85:10.15))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_74_set_RNI8B5V)
 (DELAY
  (ABSOLUTE
     (PORT A (2.90:3.19:3.65) (2.73:3.02:3.46))
     (PORT B (2.59:2.85:3.26) (2.45:2.71:3.11))
     (PORT C (0.42:0.46:0.53) (0.41:0.45:0.52))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_36)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.INTR_reg_282_0_o2_0_0\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (2.72:3.00:3.42) (2.64:2.91:3.34))
     (PORT C (3.73:4.11:4.69) (3.49:3.86:4.43))
     (PORT D (3.19:3.51:4.01) (3.03:3.34:3.84))
     (IOPATH A Y (2.92:3.46:3.95) (3.13:3.62:4.16))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.58:9.45:10.80) (8.03:8.87:10.17))
     (PORT CLK (3.92:4.32:4.94) (3.64:4.02:4.61))
     (PORT EN (7.35:8.10:9.25) (6.95:7.68:8.81))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_27)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_183)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.50:8.26:9.44) (6.96:7.69:8.82))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (0.42:0.47:0.53) (0.41:0.46:0.52))
     (PORT D (7.91:8.71:9.95) (7.32:8.08:9.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_57_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.17:15.61:17.83) (13.18:14.55:16.69))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.88:4.45))
     (PORT EN (4.41:4.86:5.55) (4.19:4.63:5.31))
     (PORT ALn (9.23:10.18:11.62) (9.64:10.64:12.21))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.84:18.56:21.20) (15.84:17.49:20.07))
     (PORT CLK (3.83:4.23:4.83) (3.57:3.94:4.52))
     (PORT EN (7.35:8.10:9.25) (6.95:7.68:8.81))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.64:12.83:14.65) (10.92:12.06:13.83))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (5.88:6.48:7.41) (5.59:6.18:7.09))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.57:3.93:4.49) (3.31:3.66:4.20))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (8.38:9.23:10.54) (7.87:8.69:9.97))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.edge_both\[20\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.53:0.58:0.66) (0.52:0.58:0.66))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.86:4.43))
     (PORT EN (5.59:6.16:7.03) (5.33:5.89:6.76))
     (PORT ALn (3.81:4.20:4.79) (3.55:3.92:4.50))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_4_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.47:4.93:5.63) (4.20:4.64:5.33))
     (PORT B (2.83:3.12:3.57) (2.67:2.94:3.38))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.10:8.93:10.19) (7.61:8.40:9.64))
     (PORT CLK (4.02:4.43:5.06) (3.73:4.11:4.72))
     (PORT EN (5.99:6.60:7.54) (5.71:6.30:7.23))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT B (3.76:4.14:4.73) (3.51:3.87:4.44))
     (PORT C (2.87:3.17:3.62) (2.71:2.99:3.43))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_156_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.83:6.43:7.34) (5.49:6.06:6.95))
     (PORT ALn (7.05:7.77:8.87) (6.68:7.37:8.46))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_83)
 (DELAY
  (ABSOLUTE
     (PORT A (0.80:0.88:1.01) (0.79:0.88:1.01))
     (PORT B (7.07:7.79:8.90) (6.57:7.26:8.33))
     (PORT C (16.88:18.61:21.25) (15.60:17.22:19.76))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.68:4.06:4.63) (3.41:3.77:4.32))
     (PORT EN (10.02:11.04:12.61) (9.42:10.40:11.93))
     (PORT ALn (3.87:4.26:4.87) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_148)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.56:2.83:3.23) (2.43:2.68:3.08))
     (PORT C (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT D (4.60:5.07:5.79) (4.35:4.80:5.51))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_5)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_272)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_21_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.25:10.19:11.64) (8.62:9.52:10.92))
     (PORT CLK (3.73:4.11:4.69) (3.46:3.82:4.38))
     (PORT EN (8.92:9.83:11.23) (8.46:9.34:10.71))
     (PORT ALn (3.74:4.12:4.71) (3.79:4.18:4.80))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.18:2.48) (1.83:2.02:2.32))
     (PORT B (5.95:6.56:7.49) (5.61:6.19:7.11))
     (PORT C (7.28:8.02:9.16) (6.81:7.52:8.63))
     (PORT D (6.64:7.32:8.36) (6.19:6.83:7.84))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_15_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_47)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (5.72:6.30:7.20) (5.39:5.95:6.83))
     (PORT C (17.11:18.86:21.53) (15.98:17.64:20.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.INTR_reg_412_0\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.43:0.48:0.55))
     (PORT B (3.56:3.92:4.48) (3.33:3.68:4.22))
     (PORT C (8.10:8.93:10.20) (7.63:8.43:9.67))
     (PORT D (7.47:8.23:9.40) (6.99:7.72:8.86))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_26_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:8.13:9.28) (6.90:7.62:8.75))
     (PORT B (3.78:4.17:4.76) (3.55:3.92:4.50))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_112)
 (DELAY
  (ABSOLUTE
     (PORT A (0.80:0.88:1.00) (0.79:0.87:1.00))
     (PORT B (10.31:11.36:12.97) (9.66:10.67:12.24))
     (PORT C (21.95:24.18:27.62) (20.49:22.63:25.96))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_64)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_163_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (14.36:15.83:18.08) (13.52:14.92:17.12))
     (PORT ALn (8.48:9.35:10.68) (8.04:8.88:10.18))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.11:14.44:16.50) (12.19:13.46:15.44))
     (PORT CLK (3.71:4.08:4.66) (3.44:3.80:4.36))
     (PORT EN (8.97:9.89:11.29) (8.48:9.36:10.74))
     (PORT ALn (8.64:9.52:10.88) (8.19:9.05:10.38))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_93)
 (DELAY
  (ABSOLUTE
     (PORT A (3.86:4.26:4.86) (3.61:3.99:4.58))
     (PORT B (6.72:7.40:8.46) (6.27:6.93:7.95))
     (PORT C (19.85:21.88:24.98) (18.60:20.53:23.56))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_18_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.17:4.59:5.24) (3.90:4.30:4.94))
     (PORT B (3.80:4.19:4.78) (3.57:3.94:4.52))
     (PORT C (6.03:6.65:7.59) (5.66:6.25:7.18))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_3)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_140_rs_RNIGALR)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.45:3.80:4.35) (3.24:3.58:4.11))
     (PORT C (2.83:3.12:3.56) (2.67:2.95:3.38))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (6.54:7.20:8.23) (6.22:6.87:7.88))
     (PORT D (6.06:6.68:7.63) (5.73:6.33:7.26))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.37:16.94:19.34) (14.28:15.77:18.09))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.38))
     (PORT EN (7.69:8.47:9.68) (7.29:8.05:9.24))
     (PORT ALn (11.96:13.18:15.05) (11.26:12.43:14.26))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_177)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_6\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.90) (5.87:6.48:7.44))
     (PORT B (3.50:3.86:4.40) (3.27:3.61:4.14))
     (PORT C (5.63:6.20:7.08) (5.23:5.78:6.63))
     (PORT D (7.81:8.60:9.83) (7.39:8.16:9.36))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[29\]\.REG_GEN\.CONFIG_reg\[29\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.21:13.46:15.37) (11.39:12.57:14.43))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (9.93:10.94:12.50) (9.36:10.33:11.86))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.INTR_reg\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.87:4.26:4.86) (3.58:3.96:4.54))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[0\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.53:16.01:18.29) (13.55:14.96:17.16))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.63))
     (PORT EN (4.44:4.89:5.59) (4.23:4.67:5.36))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_74_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.59:8.37:9.55) (7.03:7.76:8.90))
     (PORT CLK (3.73:4.12:4.70) (3.47:3.83:4.40))
     (PORT EN (10.11:11.14:12.73) (9.55:10.55:12.10))
     (PORT ALn (3.74:4.12:4.71) (3.81:4.21:4.83))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.edge_both_RNO\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.19:3.51:4.01) (3.03:3.34:3.84))
     (PORT B (9.11:10.04:11.47) (8.65:9.56:10.96))
     (PORT C (2.65:2.93:3.34) (2.52:2.78:3.19))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:8.13:9.29) (6.86:7.58:8.69))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (5.56:6.13:7.00) (5.15:5.68:6.52))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_73)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15__RNIHSDR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:2.78:3.17) (2.40:2.65:3.04))
     (PORT B (2.89:3.19:3.64) (2.71:3.00:3.44))
     (PORT C (3.64:4.01:4.58) (3.38:3.73:4.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_118)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_1)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_161)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.22:5.75:6.56) (4.85:5.35:6.14))
     (PORT B (5.13:5.65:6.45) (4.83:5.33:6.12))
     (PORT C (3.55:3.91:4.47) (3.29:3.64:4.17))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_113_set)
 (DELAY
  (ABSOLUTE
     (PORT D (13.28:14.64:16.71) (12.32:13.60:15.60))
     (PORT CLK (3.65:4.03:4.60) (3.38:3.73:4.28))
     (PORT EN (7.83:8.63:9.85) (7.40:8.17:9.38))
     (PORT ALn (9.49:10.45:11.94) (9.87:10.90:12.50))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[2\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (20.32:22.39:25.57) (18.72:20.67:23.72))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.69:13.99:15.98) (11.84:13.07:15.00))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.49))
     (PORT EN (5.82:6.41:7.32) (5.53:6.11:7.01))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_159_rs_RNI4GOJ)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (5.17:5.70:6.51) (4.87:5.38:6.17))
     (PORT C (3.50:3.86:4.41) (3.28:3.62:4.15))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.edge_both\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.79:4.18:4.78) (3.51:3.88:4.45))
     (PORT EN (9.99:11.01:12.57) (9.46:10.45:11.99))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.54:9.42:10.75) (8.04:8.87:10.18))
     (PORT B (8.56:9.43:10.77) (8.00:8.83:10.14))
     (PORT C (5.53:6.09:6.96) (5.18:5.72:6.56))
     (PORT D (5.21:5.74:6.55) (4.93:5.44:6.24))
     (IOPATH A Y (2.68:3.61:4.12) (2.87:3.82:4.38))
     (IOPATH B Y (1.57:2.11:2.41) (1.56:2.04:2.34))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH D Y (0.78:0.86:0.98) (0.75:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_170_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.92:12.03:13.74) (10.30:11.37:13.05))
     (PORT ALn (5.76:6.35:7.25) (5.49:6.07:6.96))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_i_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.38:7.29) (5.49:6.06:6.95))
     (PORT B (3.14:3.46:3.95) (3.00:3.31:3.80))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_144)
 (DELAY
  (ABSOLUTE
     (PORT A (6.17:6.80:7.77) (5.97:6.60:7.57))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_2)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_9_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB14)
 (DELAY
  (ABSOLUTE
     (PORT An (2.50:2.76:3.15) (2.48:2.74:3.14))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_76)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_8_i_o4_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.82:4.21:4.81) (3.56:3.93:4.51))
     (PORT B (5.54:6.11:6.97) (5.20:5.74:6.59))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_4\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.15:8.98:10.26) (7.62:8.42:9.66))
     (PORT B (7.08:7.81:8.91) (6.66:7.35:8.43))
     (PORT C (2.05:2.26:2.58) (1.93:2.13:2.44))
     (PORT D (1.06:1.17:1.33) (1.02:1.13:1.29))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_44_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.48:15.96:18.23) (13.46:14.86:17.05))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (8.19:9.02:10.30) (7.73:8.54:9.80))
     (PORT ALn (10.29:11.34:12.96) (10.76:11.88:13.64))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.29))
     (PORT B (7.60:8.38:9.57) (7.12:7.86:9.02))
     (PORT C (1.95:2.15:2.45) (1.88:2.08:2.38))
     (PORT D (5.10:5.62:6.42) (4.76:5.25:6.03))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_5)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_154_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.80:10.80:12.33) (9.27:10.23:11.74))
     (PORT ALn (5.65:6.23:7.12) (5.38:5.94:6.82))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_83)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_15_set)
 (DELAY
  (ABSOLUTE
     (PORT D (15.04:16.58:18.93) (14.01:15.47:17.75))
     (PORT CLK (3.74:4.12:4.70) (3.47:3.83:4.40))
     (PORT EN (7.99:8.80:10.05) (7.53:8.32:9.54))
     (PORT ALn (10.70:11.80:13.47) (11.19:12.35:14.17))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.65:15.04:17.18) (12.74:14.07:16.15))
     (PORT CLK (4.02:4.43:5.06) (3.73:4.11:4.72))
     (PORT EN (10.32:11.38:12.99) (9.78:10.80:12.39))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.73:4.11:4.70) (3.46:3.82:4.39))
     (PORT B (0.46:0.51:0.58) (0.45:0.50:0.57))
     (PORT C (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_28)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.INTR_reg_347_0_o2_0_0\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:3.93:4.49) (3.39:3.74:4.29))
     (PORT B (3.74:4.12:4.70) (3.51:3.87:4.44))
     (PORT C (0.52:0.57:0.65) (0.49:0.54:0.62))
     (PORT D (2.98:3.28:3.75) (2.84:3.13:3.59))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_62_set_RNIFAJG)
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:2.78:3.17) (2.40:2.65:3.04))
     (PORT B (2.66:2.93:3.35) (2.53:2.79:3.20))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.67:13.96:15.95) (11.84:13.07:15.00))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (4.42:4.87:5.57) (4.22:4.66:5.35))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_88)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_3\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.81:8.92) (6.61:7.30:8.37))
     (PORT B (5.97:6.57:7.51) (5.56:6.14:7.05))
     (PORT C (6.61:7.28:8.32) (6.21:6.86:7.87))
     (PORT D (5.28:5.82:6.64) (4.93:5.44:6.24))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.68:18.38:20.99) (15.55:17.17:19.70))
     (PORT CLK (3.77:4.15:4.74) (3.48:3.85:4.41))
     (PORT EN (7.21:7.95:9.08) (6.86:7.57:8.69))
     (PORT ALn (8.64:9.52:10.88) (8.20:9.05:10.39))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.gpin1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.42:19.20:21.92) (16.07:17.74:20.35))
     (PORT CLK (3.82:4.21:4.81) (3.56:3.93:4.50))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.26:9.11:10.40) (7.70:8.50:9.76))
     (PORT B (9.26:10.20:11.65) (8.67:9.57:10.98))
     (PORT C (6.68:7.36:8.40) (6.24:6.89:7.91))
     (PORT D (8.44:9.30:10.62) (7.88:8.70:9.99))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_2_i_0_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.39:4.83:5.52) (4.08:4.51:5.17))
     (PORT B (1.90:2.09:2.39) (1.78:1.97:2.25))
     (PORT C (7.46:8.22:9.38) (6.99:7.72:8.86))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_178_rs_RNIV1V51)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.47:0.53) (0.42:0.46:0.53))
     (PORT B (2.56:2.82:3.22) (2.47:2.73:3.13))
     (PORT C (2.80:3.09:3.52) (2.66:2.94:3.37))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_186)
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.02:4.59) (3.40:3.75:4.30))
     (PORT B (6.89:7.59:8.67) (6.46:7.13:8.19))
     (PORT C (16.00:17.63:20.14) (14.92:16.47:18.90))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_243)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg_9_0_0_m2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:5.91:6.75) (5.05:5.58:6.40))
     (PORT B (1.83:2.01:2.30) (1.76:1.94:2.23))
     (PORT C (7.63:8.41:9.60) (7.14:7.88:9.05))
     (PORT D (5.99:6.60:7.54) (5.60:6.18:7.09))
     (IOPATH A Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_117_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.58:21.58:24.65) (18.27:20.17:23.15))
     (PORT CLK (3.72:4.10:4.68) (3.46:3.82:4.39))
     (PORT EN (9.61:10.59:12.09) (9.04:9.99:11.46))
     (PORT ALn (10.66:11.75:13.41) (11.17:12.33:14.15))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_114)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_67_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.72:8.50:9.71) (7.16:7.90:9.07))
     (PORT CLK (3.60:3.97:4.54) (3.35:3.70:4.24))
     (PORT EN (9.53:10.50:12.00) (8.99:9.92:11.39))
     (PORT ALn (3.79:4.17:4.76) (3.84:4.25:4.87))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_240_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.43:13.70:15.65) (11.61:12.82:14.71))
     (PORT ALn (8.75:9.64:11.01) (8.27:9.13:10.48))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.41:13.67:15.61) (11.57:12.77:14.66))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (7.27:8.01:9.14) (6.92:7.64:8.76))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.05:10.33) (7.69:8.49:9.74))
     (PORT CLK (3.85:4.24:4.85) (3.56:3.93:4.51))
     (PORT EN (4.36:4.81:5.49) (4.16:4.59:5.27))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.22:13.46:15.37) (11.39:12.57:14.43))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.94:4.52))
     (PORT EN (7.44:8.19:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_14)
 (DELAY
  (ABSOLUTE
     (PORT A (8.17:9.01:10.29) (7.67:8.47:9.71))
     (PORT B (8.68:9.56:10.92) (8.16:9.01:10.34))
     (PORT C (0.75:0.83:0.94) (0.75:0.83:0.95))
     (PORT D (1.86:2.05:2.34) (1.76:1.94:2.23))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.53:16.01:18.29) (13.55:14.96:17.16))
     (PORT CLK (3.86:4.25:4.85) (3.56:3.94:4.52))
     (PORT EN (5.76:6.35:7.25) (5.51:6.08:6.97))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg_9_0_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.44:0.49:0.56))
     (PORT B (1.83:2.02:2.31) (1.74:1.92:2.20))
     (PORT C (7.27:8.01:9.14) (6.85:7.56:8.68))
     (PORT D (6.75:7.44:8.50) (6.38:7.04:8.08))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.01:3.44) (2.59:2.86:3.28))
     (PORT B (0.47:0.52:0.60) (0.45:0.50:0.58))
     (PORT C (9.43:10.39:11.87) (8.94:9.87:11.33))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.76))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_192)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.13:2.44) (1.83:2.02:2.32))
     (PORT B (7.48:8.25:9.42) (7.01:7.74:8.88))
     (PORT C (20.87:23.00:26.26) (19.53:21.56:24.74))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_18_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.41:7.06:8.07) (5.97:6.59:7.56))
     (PORT B (3.01:3.31:3.78) (2.88:3.18:3.64))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.34:13.60:15.54) (11.52:12.72:14.60))
     (PORT CLK (3.66:4.03:4.60) (3.39:3.74:4.29))
     (PORT EN (8.84:9.75:11.13) (8.36:9.24:10.60))
     (PORT ALn (10.07:11.10:12.67) (9.50:10.49:12.03))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.43:2.68:3.08))
     (PORT B (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT C (5.15:5.68:6.49) (4.89:5.40:6.20))
     (PORT D (4.60:5.07:5.79) (4.35:4.80:5.51))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.92:9.83:11.23) (8.35:9.22:10.58))
     (PORT CLK (3.86:4.25:4.85) (3.57:3.94:4.52))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_31_set)
 (DELAY
  (ABSOLUTE
     (PORT D (13.13:14.47:16.53) (12.18:13.44:15.42))
     (PORT CLK (3.66:4.03:4.61) (3.39:3.75:4.30))
     (PORT EN (9.14:10.08:11.51) (8.63:9.52:10.93))
     (PORT ALn (11.21:12.36:14.11) (11.74:12.96:14.87))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_11_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.56:6.13:7.00) (5.21:5.76:6.60))
     (PORT B (3.89:4.28:4.89) (3.61:3.99:4.58))
     (PORT C (6.40:7.06:8.06) (6.02:6.64:7.62))
     (PORT D (1.88:2.07:2.36) (1.77:1.95:2.24))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_169)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.12:2.43) (1.81:2.00:2.30))
     (PORT B (7.71:8.50:9.71) (7.18:7.93:9.10))
     (PORT C (20.74:22.85:26.10) (19.30:21.30:24.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_213)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_7_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.27:3.61:4.12) (3.16:3.48:4.00))
     (PORT B (4.05:4.47:5.10) (3.83:4.23:4.85))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_24)
 (DELAY
  (ABSOLUTE
     (PORT A (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT B (4.50:4.95:5.66) (4.20:4.64:5.32))
     (PORT C (5.86:6.46:7.37) (5.50:6.07:6.97))
     (PORT D (3.95:4.35:4.97) (3.71:4.09:4.69))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.18:10.12:11.56) (8.57:9.46:10.85))
     (PORT CLK (3.95:4.35:4.97) (3.65:4.03:4.63))
     (PORT EN (7.07:7.79:8.89) (6.72:7.42:8.51))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_28)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_220_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.20:4.63:5.29) (3.98:4.39:5.04))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.39:5.03))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_50_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.47:12.64:14.44) (10.67:11.78:13.52))
     (PORT CLK (3.78:4.16:4.75) (3.51:3.88:4.45))
     (PORT EN (8.95:9.87:11.27) (8.50:9.38:10.76))
     (PORT ALn (7.83:8.63:9.85) (8.10:8.95:10.27))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_13\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.92:4.48) (3.34:3.68:4.23))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (1.90:2.10:2.40) (1.78:1.97:2.26))
     (PORT D (1.59:1.76:2.01) (1.62:1.79:2.05))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (2.73:3.01:3.44) (2.93:3.23:3.71))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_20_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.54:6.11:6.98) (5.23:5.78:6.63))
     (PORT B (3.12:3.44:3.93) (2.99:3.30:3.78))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.57:19.36:22.11) (16.38:18.08:20.75))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.63))
     (PORT EN (5.79:6.38:7.29) (5.53:6.11:7.01))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.05:10.34) (7.69:8.49:9.74))
     (PORT CLK (3.85:4.24:4.85) (3.56:3.93:4.51))
     (PORT EN (8.72:9.61:10.98) (8.23:9.09:10.43))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_117)
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_0_PAD\/U_ION)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.95:9.08) (6.70:7.39:8.48))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (6.13:6.76:7.72) (5.62:6.21:7.13))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_8)
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.22:7.10) (5.28:5.83:6.69))
     (PORT B (5.39:5.94:6.79) (5.00:5.52:6.33))
     (PORT C (5.10:5.62:6.42) (4.76:5.26:6.04))
     (PORT D (0.73:0.81:0.92) (0.73:0.81:0.93))
     (IOPATH A Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.96:15.38:17.57) (13.11:14.48:16.61))
     (PORT CLK (3.92:4.32:4.94) (3.64:4.02:4.61))
     (PORT EN (8.65:9.53:10.88) (8.19:9.04:10.37))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_282)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.edge_both_RNO\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.01:3.32:3.79) (2.88:3.18:3.65))
     (PORT B (9.41:10.38:11.85) (8.90:9.82:11.27))
     (PORT C (3.00:3.31:3.78) (2.84:3.14:3.60))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.gpin1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.54:20.44:23.34) (17.04:18.81:21.58))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.79:16.29:18.61) (13.73:15.16:17.39))
     (PORT CLK (3.69:4.07:4.65) (3.43:3.78:4.34))
     (PORT EN (5.86:6.45:7.37) (5.57:6.15:7.06))
     (PORT ALn (5.74:6.33:7.23) (5.46:6.03:6.91))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.99:22.03:25.16) (18.57:20.50:23.52))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (9.66:10.64:12.15) (9.13:10.08:11.57))
     (PORT ALn (5.61:6.18:7.06) (5.35:5.90:6.77))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_BA_0_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_198_rs_RNIA7I5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.01:3.44) (2.60:2.87:3.29))
     (PORT B (2.85:3.14:3.58) (2.70:2.98:3.42))
     (PORT C (5.21:5.74:6.56) (4.87:5.37:6.16))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.INTR_reg_61_0_m2_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.78:4.17:4.76) (3.55:3.92:4.50))
     (PORT B (2.97:3.28:3.74) (2.88:3.18:3.65))
     (PORT C (3.70:4.08:4.66) (3.45:3.81:4.37))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_a2_0_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.54:7.20:8.23) (6.20:6.84:7.85))
     (PORT B (6.38:7.03:8.03) (6.02:6.64:7.62))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_160)
 (DELAY
  (ABSOLUTE
     (PORT A (3.58:3.95:4.51) (3.33:3.68:4.22))
     (PORT B (7.12:7.84:8.96) (6.72:7.42:8.51))
     (PORT C (16.88:18.60:21.25) (15.60:17.22:19.76))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8__RNICUH51\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.54:3.90:4.45) (3.33:3.68:4.22))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (4.25:4.69:5.35) (3.99:4.41:5.06))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_182_rs_RNI06B41)
 (DELAY
  (ABSOLUTE
     (PORT A (5.05:5.57:6.36) (4.72:5.21:5.98))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (2.57:2.83:3.23) (2.50:2.76:3.17))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.edge_pos\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.82:4.21:4.80) (3.55:3.92:4.50))
     (PORT EN (8.62:9.50:10.85) (8.21:9.06:10.40))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_10)
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.01:4.58) (3.39:3.74:4.29))
     (PORT B (7.40:8.15:9.31) (6.97:7.69:8.83))
     (PORT C (18.04:19.88:22.70) (16.77:18.51:21.24))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.58:21.58:24.64) (18.13:20.02:22.97))
     (PORT CLK (3.74:4.12:4.70) (3.46:3.82:4.38))
     (PORT EN (10.53:11.60:13.25) (9.95:10.99:12.61))
     (PORT ALn (12.11:13.34:15.24) (11.39:12.58:14.43))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_259)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_1_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.edge_both_RNO\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.81:4.20:4.80) (3.57:3.94:4.53))
     (PORT B (10.13:11.17:12.75) (9.54:10.53:12.08))
     (PORT C (3.63:3.99:4.56) (3.38:3.73:4.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_96)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_10\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.27:5.81:6.63) (4.90:5.41:6.21))
     (PORT B (6.52:7.18:8.20) (6.12:6.76:7.75))
     (PORT C (7.17:7.91:9.03) (6.77:7.48:8.58))
     (PORT D (5.46:6.01:6.87) (5.09:5.62:6.45))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.80:11.90:13.59) (10.09:11.14:12.78))
     (PORT CLK (3.66:4.03:4.61) (3.39:3.75:4.30))
     (PORT EN (9.65:10.63:12.15) (9.12:10.07:11.55))
     (PORT ALn (10.44:11.51:13.14) (9.88:10.91:12.52))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.61))
     (PORT EN (5.80:6.40:7.31) (5.56:6.14:7.04))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_81_set_RNIM74H)
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.12:3.56) (2.66:2.94:3.37))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (3.54:3.90:4.45) (3.32:3.66:4.20))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.48:0.55))
     (PORT B (4.08:4.49:5.13) (3.79:4.19:4.80))
     (PORT C (6.67:7.35:8.39) (6.34:7.00:8.03))
     (PORT D (6.04:6.66:7.61) (5.71:6.31:7.24))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_180_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.15:4.57:5.22) (3.95:4.36:5.00))
     (PORT ALn (4.19:4.62:5.27) (4.00:4.42:5.07))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.INTR_reg_412_0_o2_0_0\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.12:3.56) (2.66:2.94:3.37))
     (PORT B (3.64:4.01:4.58) (3.38:3.73:4.28))
     (PORT C (5.14:5.66:6.47) (4.80:5.30:6.09))
     (PORT D (4.23:4.66:5.32) (3.96:4.38:5.02))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH D Y (3.28:3.61:4.13) (3.48:3.84:4.40))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_187)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_14_set_RNILPRT)
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:2.79:3.19) (2.39:2.64:3.03))
     (PORT B (4.89:5.39:6.16) (4.61:5.09:5.84))
     (PORT C (2.88:3.18:3.63) (2.71:3.00:3.44))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_53_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.49:12.66:14.46) (10.68:11.80:13.53))
     (PORT CLK (3.75:4.13:4.72) (3.47:3.83:4.39))
     (PORT EN (10.59:11.67:13.33) (9.95:10.99:12.61))
     (PORT ALn (8.05:8.87:10.13) (8.37:9.24:10.60))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_165)
 (DELAY
  (ABSOLUTE
     (PORT A (3.52:3.87:4.42) (3.26:3.60:4.13))
     (PORT B (6.08:6.70:7.65) (5.69:6.29:7.21))
     (PORT C (18.23:20.09:22.95) (16.89:18.64:21.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:13.22:15.10) (11.19:12.35:14.17))
     (PORT CLK (3.75:4.13:4.72) (3.49:3.85:4.42))
     (PORT EN (5.99:6.60:7.54) (5.66:6.25:7.17))
     (PORT ALn (3.85:4.24:4.84) (3.58:3.95:4.54))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_2_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.18:13.42:15.33) (11.33:12.50:14.35))
     (PORT CLK (3.67:4.05:4.62) (3.42:3.77:4.33))
     (PORT EN (7.38:8.14:9.29) (7.00:7.73:8.87))
     (PORT ALn (3.68:4.05:4.63) (3.74:4.13:4.74))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_13\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.43:8.18:9.35) (6.96:7.68:8.81))
     (PORT B (7.44:8.20:9.37) (6.95:7.68:8.81))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_15_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.48:0.55))
     (PORT B (3.63:4.00:4.56) (3.37:3.72:4.27))
     (PORT C (7.47:8.23:9.40) (7.08:7.82:8.97))
     (PORT D (7.61:8.39:9.58) (7.17:7.92:9.09))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_152)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.87:2.07:2.38))
     (PORT B (4.40:4.85:5.54) (4.19:4.62:5.30))
     (PORT C (20.75:22.86:26.11) (19.42:21.44:24.60))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.92:13.14:15.01) (11.18:12.35:14.17))
     (PORT CLK (3.65:4.02:4.59) (3.39:3.74:4.30))
     (PORT EN (10.35:11.41:13.03) (9.80:10.82:12.41))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:9.79:11.18) (8.33:9.20:10.56))
     (PORT B (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT C (7.89:8.69:9.93) (7.37:8.13:9.33))
     (PORT D (6.65:7.33:8.37) (6.24:6.89:7.90))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.61:5.08:5.81) (4.32:4.77:5.47))
     (PORT B (3.58:3.95:4.51) (3.35:3.70:4.24))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.90:4.30:4.91) (3.61:3.99:4.58))
     (PORT B (4.25:4.68:5.34) (3.97:4.39:5.03))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.38:9.23:10.54) (7.87:8.69:9.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_119)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.83:2.02:2.32))
     (PORT B (10.52:11.59:13.24) (9.87:10.90:12.50))
     (PORT C (11.90:13.11:14.97) (11.02:12.17:13.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.35:5.89:6.73) (5.01:5.53:6.35))
     (PORT B (2.71:2.99:3.41) (2.58:2.85:3.27))
     (IOPATH A Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.48:11.55:13.19) (9.83:10.85:12.45))
     (PORT CLK (3.88:4.27:4.88) (3.59:3.97:4.55))
     (PORT EN (6.10:6.72:7.68) (5.81:6.41:7.36))
     (PORT ALn (3.95:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_29_set)
 (DELAY
  (ABSOLUTE
     (PORT D (10.94:12.06:13.77) (10.16:11.21:12.87))
     (PORT CLK (3.60:3.97:4.54) (3.35:3.70:4.24))
     (PORT EN (8.89:9.79:11.18) (8.43:9.31:10.69))
     (PORT ALn (3.78:4.17:4.76) (3.84:4.24:4.87))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_105_set)
 (DELAY
  (ABSOLUTE
     (PORT D (16.59:18.28:20.88) (15.46:17.07:19.59))
     (PORT CLK (3.62:3.99:4.55) (3.35:3.70:4.24))
     (PORT EN (9.80:10.79:12.33) (9.24:10.20:11.70))
     (PORT ALn (3.75:4.13:4.72) (3.82:4.22:4.84))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_68)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.INTR_reg_282_0\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.45:0.50:0.57))
     (PORT B (5.68:6.26:7.15) (5.28:5.83:6.69))
     (PORT C (7.26:8.00:9.14) (6.90:7.61:8.74))
     (PORT D (5.58:6.15:7.03) (5.21:5.75:6.60))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_7)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.gpin3\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.45:3.81:4.38))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.INTR_reg_399_0_o2_0_0\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.10:5.62:6.42) (4.80:5.30:6.08))
     (PORT B (5.26:5.80:6.62) (4.90:5.41:6.21))
     (PORT C (4.17:4.60:5.25) (3.89:4.29:4.92))
     (PORT D (2.92:3.22:3.68) (2.74:3.03:3.48))
     (IOPATH A Y (1.14:1.52:1.73) (1.06:1.56:1.79))
     (IOPATH B Y (1.57:2.11:2.41) (1.56:2.04:2.34))
     (IOPATH C Y (2.68:3.41:3.89) (2.87:3.57:4.10))
     (IOPATH D Y (0.78:0.86:0.98) (0.75:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (3.78:4.17:4.76) (3.50:3.86:4.43))
     (PORT C (8.20:9.04:10.32) (7.74:8.54:9.80))
     (PORT D (8.31:9.15:10.45) (7.80:8.61:9.88))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_48)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (8.33:9.18:10.49) (7.81:8.63:9.90))
     (PORT C (18.72:20.63:23.56) (17.42:19.23:22.07))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_11\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:2.05:2.34) (1.76:1.94:2.23))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (7.10:7.83:8.94) (6.65:7.35:8.43))
     (PORT D (7.35:8.10:9.25) (6.82:7.53:8.64))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.24:13.49:15.41) (11.48:12.68:14.55))
     (PORT CLK (3.85:4.25:4.85) (3.56:3.93:4.51))
     (PORT EN (11.46:12.63:14.43) (10.84:11.97:13.73))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_110)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.32:2.65) (1.95:2.16:2.47))
     (PORT B (5.81:6.41:7.32) (5.43:6.00:6.88))
     (PORT C (22.32:24.59:28.09) (20.89:23.07:26.47))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.APB_32\.INTR_reg\[20\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.04:11.06:12.64) (9.43:10.41:11.95))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.94:4.52))
     (PORT EN (8.72:9.61:10.98) (8.27:9.13:10.48))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.INTR_reg_412_0_o2_1_0\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.74:3.02:3.44) (2.59:2.86:3.28))
     (PORT B (3.03:3.34:3.81) (2.87:3.17:3.64))
     (PORT C (2.80:3.08:3.52) (2.63:2.90:3.33))
     (PORT D (0.47:0.52:0.60) (0.45:0.50:0.57))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.INTR_reg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.43))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.INTR_reg_191_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.70:4.08:4.66) (3.45:3.81:4.38))
     (PORT B (2.53:2.79:3.19) (2.40:2.65:3.04))
     (PORT C (8.77:9.67:11.04) (8.21:9.06:10.40))
     (PORT D (6.17:6.80:7.77) (5.77:6.37:7.30))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.28:3.61:4.13) (3.48:3.84:4.40))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_173_rs_RNI3EQN)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.66:2.93:3.34) (2.56:2.82:3.24))
     (PORT C (2.52:2.78:3.17) (2.40:2.65:3.04))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_158)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_172)
 (DELAY
  (ABSOLUTE
     (PORT A (2.05:2.26:2.58) (1.92:2.13:2.44))
     (PORT B (7.87:8.67:9.90) (7.29:8.05:9.24))
     (PORT C (16.25:17.91:20.45) (15.02:16.58:19.02))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_115)
 (DELAY
  (ABSOLUTE
     (PORT A (2.05:2.26:2.58) (1.91:2.11:2.42))
     (PORT B (10.52:11.59:13.24) (9.87:10.90:12.50))
     (PORT C (11.89:13.11:14.97) (11.02:12.17:13.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.00:15.43:17.62) (13.07:14.43:16.55))
     (PORT CLK (3.64:4.02:4.59) (3.39:3.75:4.30))
     (PORT EN (7.92:8.73:9.97) (7.51:8.29:9.51))
     (PORT ALn (10.08:11.11:12.69) (9.53:10.53:12.08))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_109_set_RNI0KRF)
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:2.78:3.17) (2.40:2.65:3.04))
     (PORT B (3.46:3.81:4.35) (3.22:3.55:4.08))
     (PORT C (5.08:5.60:6.39) (4.79:5.28:6.06))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.66:2.93:3.35) (2.53:2.79:3.20))
     (PORT C (6.91:7.62:8.70) (6.52:7.20:8.26))
     (PORT D (6.83:7.53:8.60) (6.40:7.06:8.11))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.74:3.02:3.44) (2.57:2.84:3.25))
     (PORT B (0.46:0.51:0.58) (0.45:0.50:0.57))
     (PORT C (1.83:2.01:2.30) (1.76:1.94:2.23))
     (PORT D (6.87:7.57:8.64) (6.44:7.11:8.16))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_60_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.24:21.21:24.22) (17.90:19.76:22.67))
     (PORT CLK (3.78:4.16:4.75) (3.50:3.87:4.44))
     (PORT EN (6.09:6.71:7.66) (5.81:6.42:7.36))
     (PORT ALn (6.33:6.98:7.97) (6.54:7.22:8.28))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.69:17.29:19.75) (14.52:16.03:18.40))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (9.55:10.52:12.02) (8.97:9.91:11.37))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.38:5.03))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_207_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.63:6.20:7.08) (5.34:5.90:6.77))
     (PORT ALn (5.69:6.27:7.16) (5.42:5.98:6.86))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_170)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB17)
 (DELAY
  (ABSOLUTE
     (PORT An (2.51:2.77:3.16) (2.49:2.75:3.15))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.17:11.20:12.80) (9.55:10.54:12.10))
     (PORT CLK (3.86:4.26:4.86) (3.57:3.94:4.52))
     (PORT EN (8.70:9.58:10.94) (8.26:9.13:10.47))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_151_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.96:10.98:12.54) (9.42:10.40:11.94))
     (PORT ALn (5.61:6.18:7.06) (5.33:5.89:6.75))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_276)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_6__2_i_a2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.44:13.71:15.66) (11.65:12.86:14.75))
     (PORT B (12.78:14.08:16.08) (11.96:13.20:15.15))
     (PORT C (11.17:12.31:14.06) (10.43:11.51:13.21))
     (PORT D (10.81:11.92:13.61) (10.13:11.18:12.83))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_33)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.23:9.07:10.36) (7.74:8.55:9.81))
     (PORT CLK (3.86:4.25:4.86) (3.57:3.95:4.53))
     (PORT EN (5.75:6.34:7.24) (5.51:6.08:6.98))
     (PORT ALn (4.09:4.50:5.14) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.90:14.22:16.24) (11.96:13.21:15.16))
     (PORT CLK (3.72:4.10:4.68) (3.44:3.80:4.36))
     (PORT EN (7.35:8.10:9.25) (6.97:7.70:8.84))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.39:5.03))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_80)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.26:9.11:10.40) (7.70:8.50:9.76))
     (PORT B (9.26:10.20:11.65) (8.67:9.57:10.98))
     (PORT C (6.68:7.36:8.40) (6.24:6.89:7.91))
     (PORT D (5.30:5.84:6.67) (4.95:5.47:6.27))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.79:4.17:4.77) (3.54:3.90:4.48))
     (PORT B (3.04:3.35:3.82) (2.83:3.13:3.59))
     (PORT C (14.06:15.49:17.69) (12.99:14.34:16.45))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_240)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_152_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.91:10.92:12.47) (9.39:10.37:11.90))
     (PORT ALn (8.64:9.52:10.88) (8.19:9.05:10.38))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.GPOUT_reg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.81:9.71:11.09) (8.22:9.08:10.42))
     (PORT CLK (3.75:4.14:4.73) (3.48:3.84:4.41))
     (PORT EN (7.60:8.38:9.57) (7.19:7.94:9.11))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.07:5.59:6.39) (4.74:5.23:6.00))
     (PORT B (2.55:2.81:3.21) (2.41:2.66:3.05))
     (PORT C (7.39:8.14:9.30) (6.87:7.59:8.71))
     (PORT D (8.45:9.31:10.63) (7.89:8.71:9.99))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.APB_32\.INTR_reg_360_0_o2_1_0\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.01:3.44) (2.60:2.88:3.30))
     (PORT B (2.62:2.88:3.29) (2.48:2.74:3.15))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (0.46:0.51:0.58) (0.44:0.49:0.56))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.edge_both\[24\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.50))
     (PORT EN (7.67:8.45:9.65) (7.26:8.01:9.20))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_107)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.81:2.00:2.30))
     (PORT B (7.85:8.66:9.88) (7.35:8.11:9.31))
     (PORT C (17.18:18.94:21.63) (15.99:17.66:20.26))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_205)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.87:2.06:2.37))
     (PORT B (5.74:6.33:7.23) (5.42:5.99:6.87))
     (PORT C (12.46:13.73:15.68) (11.49:12.69:14.56))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_247)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.70:4.07:4.65) (3.44:3.80:4.36))
     (PORT B (0.47:0.52:0.60) (0.45:0.50:0.58))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.44:0.49:0.56))
     (PORT B (3.78:4.17:4.76) (3.51:3.87:4.45))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (8.22:9.05:10.34) (7.70:8.51:9.76))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_20)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreAPB3_0\/iPSELS_1_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.57:7.24:8.27) (6.32:6.98:8.01))
     (PORT B (6.52:7.19:8.21) (6.16:6.80:7.80))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14__RNISAMI\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.12:3.56) (2.67:2.95:3.38))
     (PORT B (2.61:2.88:3.29) (2.48:2.74:3.14))
     (PORT C (5.18:5.71:6.52) (4.82:5.32:6.10))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_80)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.26:13.51:15.42) (11.42:12.61:14.46))
     (PORT CLK (3.67:4.04:4.62) (3.41:3.76:4.31))
     (PORT EN (10.65:11.73:13.40) (10.08:11.13:12.77))
     (PORT ALn (5.70:6.28:7.17) (5.41:5.97:6.85))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_63_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.18:15.63:17.85) (13.20:14.58:16.73))
     (PORT CLK (3.73:4.11:4.70) (3.45:3.81:4.38))
     (PORT EN (5.91:6.51:7.44) (5.61:6.20:7.11))
     (PORT ALn (8.11:8.94:10.21) (8.40:9.27:10.64))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.INTR_reg_347_0_o2_1_0\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (2.97:3.27:3.73) (2.86:3.15:3.62))
     (PORT C (1.85:2.04:2.33) (1.75:1.93:2.21))
     (PORT D (2.83:3.12:3.57) (2.67:2.95:3.38))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.51:6.07:6.93) (5.16:5.70:6.54))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (5.86:6.46:7.37) (5.43:5.99:6.88))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.11:11.14:12.72) (9.42:10.41:11.94))
     (PORT CLK (3.72:4.09:4.68) (3.46:3.82:4.38))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[0\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_154)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_167_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.61:6.18:7.06) (5.31:5.86:6.73))
     (PORT ALn (8.38:9.23:10.55) (7.97:8.80:10.10))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_140_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.24:4.68:5.34) (4.03:4.45:5.10))
     (PORT ALn (4.22:4.65:5.31) (4.04:4.47:5.12))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_199)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (1.88:2.08:2.38))
     (PORT B (5.43:5.99:6.84) (5.13:5.66:6.49))
     (PORT C (17.14:18.89:21.57) (15.98:17.64:20.25))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/fsm_ns_1_0_\.m4)
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.10:3.54) (2.64:2.92:3.35))
     (PORT B (3.22:3.55:4.06) (3.03:3.35:3.84))
     (PORT C (7.29:8.03:9.17) (6.95:7.67:8.80))
     (IOPATH A Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_3_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.81:16.32:18.64) (13.82:15.26:17.51))
     (PORT CLK (3.84:4.24:4.84) (3.55:3.92:4.50))
     (PORT EN (7.48:8.24:9.41) (7.05:7.79:8.94))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_237_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.60:11.68:13.34) (10.01:11.06:12.69))
     (PORT ALn (4.28:4.71:5.38) (4.06:4.48:5.15))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0__1_sqmuxa_0_a2_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.61) (7.92:8.74:10.03))
     (PORT B (12.67:13.96:15.94) (11.79:13.02:14.94))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.INTR_reg_165_0_o2_1_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.94:3.24:3.70) (2.85:3.15:3.61))
     (PORT B (3.78:4.17:4.76) (3.55:3.92:4.50))
     (PORT C (1.82:2.00:2.29) (1.71:1.89:2.17))
     (PORT D (0.48:0.53:0.61) (0.46:0.51:0.58))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_210)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_265)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_93)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_39_set)
 (DELAY
  (ABSOLUTE
     (PORT D (10.34:11.40:13.02) (9.63:10.63:12.20))
     (PORT CLK (3.70:4.08:4.66) (3.44:3.80:4.36))
     (PORT EN (8.94:9.86:11.26) (8.47:9.35:10.73))
     (PORT ALn (7.77:8.56:9.77) (8.07:8.91:10.23))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_206)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.11:2.40) (1.81:1.99:2.29))
     (PORT B (6.02:6.64:7.58) (5.63:6.22:7.14))
     (PORT C (16.51:18.19:20.77) (15.34:16.94:19.44))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_131)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.INTR_reg_22_0_m2_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.62:2.88:3.29) (2.53:2.79:3.21))
     (PORT B (6.46:7.12:8.13) (6.09:6.73:7.72))
     (PORT C (3.77:4.16:4.75) (3.54:3.91:4.49))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_5_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.17:6.80:7.77) (5.77:6.37:7.30))
     (PORT B (3.63:4.00:4.57) (3.37:3.72:4.27))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_217)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.65:9.53:10.89) (8.06:8.90:10.21))
     (PORT B (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT C (5.80:6.39:7.29) (5.38:5.94:6.81))
     (PORT D (7.36:8.11:9.26) (6.87:7.59:8.70))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_73_set_RNI40PO)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.82:3.11:3.55) (2.66:2.94:3.37))
     (PORT C (3.50:3.86:4.41) (3.28:3.62:4.15))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_243_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (7.09:7.82:8.93) (6.69:7.39:8.47))
     (PORT ALn (5.70:6.29:7.18) (5.41:5.98:6.86))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.GPOUT_reg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.63:9.51:10.87) (8.21:9.07:10.40))
     (PORT CLK (3.82:4.21:4.81) (3.55:3.91:4.49))
     (PORT EN (7.34:8.09:9.23) (6.97:7.70:8.84))
     (PORT ALn (3.94:4.34:4.95) (3.65:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_190)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.21:2.52) (1.88:2.07:2.38))
     (PORT B (7.14:7.87:8.99) (6.71:7.40:8.49))
     (PORT C (14.67:16.16:18.46) (13.64:15.06:17.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_pos_23_iv_i_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.68:9.56:10.92) (8.18:9.03:10.36))
     (PORT B (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT C (9.78:10.78:12.31) (9.19:10.15:11.64))
     (PORT D (1.96:2.16:2.46) (1.83:2.02:2.31))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_253)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_96)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_162)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT B (8.65:9.53:10.89) (8.06:8.90:10.21))
     (PORT C (6.00:6.61:7.55) (5.59:6.17:7.08))
     (PORT D (6.74:7.43:8.48) (6.30:6.96:7.99))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_62)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_8_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_195)
 (DELAY
  (ABSOLUTE
     (PORT A (5.10:5.62:6.41) (4.75:5.25:6.02))
     (PORT B (9.05:9.97:11.38) (8.46:9.34:10.71))
     (PORT C (16.78:18.49:21.11) (15.68:17.31:19.86))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_15_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.90:9.81:11.20) (8.35:9.21:10.57))
     (PORT B (6.96:7.67:8.76) (6.49:7.17:8.23))
     (PORT C (6.74:7.42:8.48) (6.26:6.92:7.94))
     (PORT D (1.95:2.15:2.46) (1.83:2.02:2.32))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.19:11.23:12.83) (9.55:10.54:12.10))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (4.37:4.82:5.50) (4.18:4.62:5.30))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[6\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_274)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_125)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_pos_9_iv_i_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.22:7.10) (5.28:5.83:6.69))
     (PORT B (0.45:0.50:0.57) (0.44:0.49:0.56))
     (PORT C (8.71:9.60:10.96) (8.25:9.10:10.45))
     (PORT D (1.89:2.08:2.37) (1.77:1.95:2.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_223_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.79:6.38:7.28) (5.49:6.06:6.96))
     (PORT ALn (4.24:4.67:5.34) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.50:2.76:3.16))
     (PORT B (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (1.82:2.01:2.29) (1.75:1.94:2.22))
     (PORT D (6.06:6.68:7.63) (5.73:6.33:7.26))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_96_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.14:21.09:24.08) (17.82:19.67:22.57))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (9.64:10.63:12.14) (9.11:10.06:11.54))
     (PORT ALn (3.78:4.17:4.76) (3.84:4.24:4.87))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.GPOUT_reg\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.41:11.47:13.10) (9.80:10.83:12.42))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.96:4.54))
     (PORT EN (6.02:6.64:7.58) (5.73:6.33:7.26))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_114_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.58:21.58:24.65) (18.27:20.17:23.15))
     (PORT CLK (3.72:4.10:4.68) (3.46:3.82:4.38))
     (PORT EN (9.61:10.59:12.09) (9.04:9.99:11.46))
     (PORT ALn (3.69:4.07:4.65) (3.75:4.14:4.75))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.21:18.97:21.66) (16.00:17.67:20.27))
     (PORT CLK (3.76:4.15:4.74) (3.50:3.87:4.44))
     (PORT EN (6.01:6.62:7.56) (5.68:6.27:7.20))
     (PORT ALn (8.48:9.35:10.68) (8.04:8.88:10.18))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_205_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.05:4.47:5.10) (3.88:4.28:4.91))
     (PORT ALn (9.88:10.89:12.44) (9.37:10.34:11.87))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_136)
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.01:4.58) (3.39:3.74:4.29))
     (PORT B (7.40:8.15:9.31) (6.97:7.69:8.83))
     (PORT C (18.04:19.88:22.70) (16.77:18.51:21.24))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.81:4.20:4.79) (3.53:3.90:4.47))
     (PORT B (4.11:4.53:5.17) (3.87:4.27:4.90))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (9.71:10.71:12.23) (9.18:10.13:11.63))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_159)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:2.97:3.40) (2.53:2.79:3.21))
     (PORT B (7.12:7.84:8.96) (6.72:7.42:8.51))
     (PORT C (16.88:18.60:21.25) (15.60:17.22:19.76))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_12_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_133_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (15.19:16.74:19.11) (14.34:15.83:18.17))
     (PORT ALn (8.56:9.43:10.77) (8.09:8.94:10.25))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_7)
 (DELAY
  (ABSOLUTE
     (PORT A (7.06:7.78:8.89) (6.65:7.34:8.42))
     (PORT B (4.85:5.35:6.11) (4.56:5.04:5.78))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_78_set)
 (DELAY
  (ABSOLUTE
     (PORT D (4.53:4.99:5.70) (4.19:4.63:5.31))
     (PORT CLK (3.67:4.04:4.61) (3.39:3.74:4.29))
     (PORT EN (5.83:6.42:7.34) (5.52:6.10:7.00))
     (PORT ALn (3.75:4.13:4.72) (3.82:4.22:4.84))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_32)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_101)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.edge_both\[31\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.59:0.66:0.75))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.00:4.59))
     (PORT EN (4.30:4.74:5.42) (4.10:4.53:5.20))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.26:6.01) (4.45:4.92:5.64))
     (PORT B (2.01:2.21:2.53) (1.87:2.06:2.37))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_202_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (15.49:17.07:19.49) (14.52:16.03:18.40))
     (PORT ALn (12.97:14.30:16.33) (12.25:13.52:15.52))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_2)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.55:19.34:22.09) (16.24:17.93:20.57))
     (PORT CLK (3.65:4.03:4.60) (3.37:3.73:4.28))
     (PORT EN (7.85:8.65:9.88) (7.42:8.19:9.40))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.39:5.03))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.16:15.61:17.83) (13.21:14.59:16.74))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (5.87:6.47:7.39) (5.59:6.18:7.09))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_104_set_RNIHBD51)
 (DELAY
  (ABSOLUTE
     (PORT A (4.95:5.45:6.23) (4.66:5.15:5.91))
     (PORT B (3.46:3.81:4.35) (3.22:3.55:4.08))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_8)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.34:14.70:16.78) (12.47:13.77:15.80))
     (PORT CLK (3.84:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (5.83:6.42:7.34) (5.55:6.12:7.03))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_247)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.18:2.48) (1.83:2.02:2.32))
     (PORT B (10.52:11.59:13.24) (9.87:10.90:12.50))
     (PORT C (11.89:13.11:14.97) (11.02:12.17:13.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:5.90:6.74) (4.97:5.49:6.30))
     (PORT B (1.84:2.02:2.31) (1.76:1.94:2.23))
     (PORT C (4.18:4.61:5.27) (3.93:4.34:4.98))
     (PORT D (5.95:6.56:7.49) (5.50:6.07:6.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.INTR_reg_230_0_o2_1_0\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.72:4.10:4.68) (3.47:3.83:4.39))
     (PORT B (4.24:4.67:5.33) (3.97:4.39:5.04))
     (PORT C (1.84:2.02:2.31) (1.76:1.94:2.23))
     (PORT D (3.69:4.07:4.65) (3.45:3.81:4.38))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_8\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.84:2.03:2.32) (1.74:1.93:2.21))
     (PORT B (1.81:2.00:2.28) (1.75:1.93:2.21))
     (PORT C (7.14:7.87:8.99) (6.69:7.39:8.47))
     (PORT D (5.19:5.71:6.53) (4.84:5.34:6.13))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_56)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.52) (1.87:2.07:2.37))
     (PORT B (7.45:8.21:9.37) (6.95:7.67:8.80))
     (PORT C (8.22:9.05:10.34) (7.61:8.40:9.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.47:21.46:24.50) (18.14:20.03:22.98))
     (PORT CLK (3.69:4.06:4.64) (3.41:3.77:4.32))
     (PORT EN (8.10:8.93:10.20) (7.68:8.48:9.72))
     (PORT ALn (5.56:6.13:7.00) (5.31:5.86:6.72))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_241)
 (DELAY
  (ABSOLUTE
     (PORT A (5.30:5.84:6.67) (4.93:5.45:6.25))
     (PORT B (10.62:11.70:13.36) (9.98:11.01:12.64))
     (PORT C (14.66:16.16:18.46) (13.64:15.06:17.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GPOUT\.un44_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.08:5.59:6.39) (4.74:5.23:6.00))
     (PORT B (5.42:5.97:6.82) (5.06:5.58:6.40))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_17_i)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.61) (7.90:8.72:10.01))
     (PORT B (3.02:3.32:3.80) (2.89:3.19:3.66))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.96) (2.93:3.23:3.71))
     (PORT B (3.62:3.99:4.56) (3.37:3.72:4.27))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.26:23.43:26.76) (19.76:21.82:25.04))
     (PORT CLK (3.73:4.12:4.70) (3.46:3.82:4.38))
     (PORT EN (8.98:9.90:11.30) (8.48:9.36:10.74))
     (PORT ALn (4.30:4.74:5.42) (4.09:4.51:5.18))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.92:9.83:11.23) (8.35:9.22:10.58))
     (PORT CLK (3.86:4.25:4.85) (3.56:3.94:4.52))
     (PORT EN (4.44:4.89:5.59) (4.23:4.67:5.36))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_60)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_0)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.58:9.45:10.80) (8.03:8.87:10.18))
     (PORT CLK (3.92:4.32:4.94) (3.64:4.02:4.61))
     (PORT EN (10.84:11.94:13.64) (10.23:11.29:12.96))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_180)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_150)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.81:2.00:2.30))
     (PORT B (7.39:8.14:9.30) (6.87:7.59:8.71))
     (PORT C (13.87:15.28:17.45) (12.93:14.28:16.38))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_286)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_48_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.26:6.90:7.88) (5.80:6.40:7.35))
     (PORT CLK (3.70:4.08:4.66) (3.43:3.79:4.34))
     (PORT EN (5.94:6.54:7.47) (5.63:6.21:7.13))
     (PORT ALn (10.53:11.61:13.26) (11.04:12.19:13.99))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.65:6.23:7.12) (5.29:5.84:6.70))
     (PORT B (7.25:7.99:9.13) (6.75:7.46:8.56))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.62:2.89:3.30) (2.49:2.75:3.16))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (6.96:7.67:8.76) (6.57:7.26:8.33))
     (PORT D (7.96:8.77:10.01) (7.50:8.28:9.50))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.45:13.72:15.67) (11.66:12.88:14.77))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (6.22:6.86:7.83) (5.91:6.52:7.49))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.76:25.09:28.65) (21.23:23.44:26.89))
     (PORT CLK (3.74:4.12:4.71) (3.46:3.82:4.38))
     (PORT EN (10.61:11.70:13.36) (10.02:11.07:12.70))
     (PORT ALn (8.93:9.84:11.24) (8.47:9.35:10.73))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.53:16.01:18.29) (13.54:14.96:17.16))
     (PORT CLK (3.94:4.35:4.96) (3.65:4.03:4.63))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.77:4.16:4.75) (3.49:3.85:4.42))
     (PORT B (0.53:0.58:0.66) (0.50:0.55:0.63))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (8.22:9.05:10.34) (7.70:8.51:9.76))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1__1_sqmuxa_0_a2_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.41:5.96:6.81) (5.09:5.62:6.45))
     (PORT B (13.84:15.26:17.42) (12.92:14.26:16.37))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg9_0_a2_2_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.88:7.59:8.67) (6.47:7.14:8.19))
     (PORT B (7.22:7.96:9.09) (6.80:7.51:8.62))
     (PORT C (1.96:2.16:2.47) (1.85:2.04:2.34))
     (PORT D (1.96:2.16:2.47) (1.89:2.09:2.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_155)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (8.33:9.18:10.49) (7.81:8.63:9.90))
     (PORT C (18.72:20.63:23.56) (17.42:19.23:22.07))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_179)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:2.08:2.37) (1.78:1.96:2.25))
     (PORT B (6.59:7.26:8.29) (6.24:6.89:7.90))
     (PORT C (18.23:20.09:22.95) (17.02:18.80:21.57))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_246_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.80:10.80:12.33) (9.29:10.26:11.77))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (2.64:2.91:3.32) (2.51:2.77:3.18))
     (PORT C (9.60:10.58:12.08) (9.06:10.00:11.48))
     (PORT D (9.79:10.79:12.33) (9.20:10.15:11.65))
     (IOPATH A Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (8.32:9.17:10.47) (7.87:8.69:9.97))
     (PORT D (8.14:8.97:10.24) (7.63:8.43:9.67))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_235_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.19:4.62:5.27) (3.97:4.38:5.02))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.08:3.39:3.87) (2.93:3.23:3.71))
     (PORT B (0.45:0.50:0.57) (0.43:0.48:0.55))
     (PORT C (9.43:10.39:11.87) (8.94:9.87:11.33))
     (PORT D (8.22:9.05:10.34) (7.70:8.51:9.76))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.INTR_reg_217_0_o2_0_0\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:2.96:3.38) (2.61:2.88:3.31))
     (PORT B (3.12:3.44:3.93) (2.98:3.29:3.78))
     (PORT C (0.50:0.55:0.63) (0.47:0.52:0.60))
     (PORT D (2.89:3.18:3.63) (2.73:3.01:3.46))
     (IOPATH A Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH B Y (1.14:1.52:1.73) (1.06:1.56:1.79))
     (IOPATH C Y (2.68:3.41:3.89) (2.87:3.57:4.10))
     (IOPATH D Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_4__2_i_a2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.93:15.36:17.54) (12.98:14.33:16.44))
     (PORT B (14.84:16.36:18.68) (13.80:15.23:17.48))
     (PORT C (12.87:14.19:16.20) (12.07:13.33:15.30))
     (PORT D (13.44:14.82:16.92) (12.47:13.77:15.80))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.edge_neg_79_iv_i_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:7.61:8.69) (6.47:7.15:8.20))
     (PORT B (0.45:0.50:0.57) (0.44:0.48:0.55))
     (PORT C (9.39:10.35:11.82) (8.89:9.82:11.26))
     (PORT D (1.98:2.18:2.49) (1.85:2.04:2.35))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_43_set_RNIP8NP)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.16:3.61) (2.69:2.97:3.41))
     (PORT B (2.53:2.79:3.18) (2.40:2.65:3.04))
     (PORT C (2.66:2.93:3.34) (2.51:2.78:3.19))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_7_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.18:2.49) (1.85:2.04:2.35))
     (PORT B (7.68:8.46:9.66) (7.21:7.96:9.14))
     (PORT C (8.25:9.09:10.38) (7.73:8.54:9.80))
     (PORT D (5.69:6.27:7.16) (5.31:5.86:6.72))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_0_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.31:6.95:7.94) (5.92:6.54:7.51))
     (PORT B (10.79:11.89:13.58) (10.12:11.17:12.82))
     (PORT C (1.81:2.00:2.28) (1.71:1.89:2.17))
     (PORT D (1.81:2.00:2.28) (1.75:1.93:2.21))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB4)
 (DELAY
  (ABSOLUTE
     (PORT An (2.34:2.58:2.95) (2.24:2.47:2.83))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.GPOUT_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.31:8.06:9.20) (6.83:7.54:8.65))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.86:4.43))
     (PORT EN (7.53:8.29:9.47) (7.10:7.84:8.99))
     (PORT ALn (3.83:4.22:4.82) (3.56:3.94:4.52))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_pos_37_iv_i_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.31:5.85:6.69) (4.93:5.45:6.25))
     (PORT B (0.46:0.51:0.58) (0.45:0.50:0.57))
     (PORT C (11.31:12.46:14.23) (10.63:11.74:13.47))
     (PORT D (1.90:2.09:2.39) (1.80:1.98:2.28))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_232_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.83:10.83:12.37) (9.29:10.26:11.77))
     (PORT ALn (5.57:6.14:7.01) (5.29:5.84:6.70))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_193_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.93:10.94:12.50) (9.41:10.39:11.92))
     (PORT ALn (4.27:4.71:5.38) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_30)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.83:14.14:16.15) (11.92:13.16:15.10))
     (PORT CLK (3.58:3.94:4.50) (3.32:3.67:4.21))
     (PORT EN (10.47:11.54:13.18) (9.91:10.94:12.56))
     (PORT ALn (4.30:4.74:5.41) (4.08:4.51:5.17))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_168_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.20:11.24:12.84) (9.65:10.65:12.22))
     (PORT ALn (5.60:6.17:7.04) (5.35:5.91:6.78))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_93)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.18:10.12:11.56) (8.57:9.46:10.85))
     (PORT CLK (3.86:4.26:4.86) (3.57:3.94:4.52))
     (PORT EN (5.90:6.50:7.42) (5.62:6.21:7.12))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_8)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_182)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.51:6.29) (4.65:5.13:5.89))
     (PORT B (7.38:8.14:9.29) (6.97:7.70:8.83))
     (PORT C (18.08:19.92:22.75) (16.81:18.57:21.30))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_27_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.10:19.94:22.78) (16.88:18.63:21.38))
     (PORT CLK (3.65:4.02:4.59) (3.38:3.73:4.28))
     (PORT EN (8.92:9.83:11.23) (8.44:9.32:10.70))
     (PORT ALn (9.29:10.24:11.69) (9.68:10.68:12.26))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.INTR_reg\[30\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.60:0.66:0.75))
     (PORT CLK (3.87:4.27:4.87) (3.59:3.97:4.55))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_11_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.09:10.02:11.44) (8.45:9.33:10.71))
     (PORT CLK (3.66:4.04:4.61) (3.40:3.76:4.31))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (3.66:4.03:4.60) (3.71:4.09:4.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_3_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.25:19.02:21.72) (16.10:17.77:20.39))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (8.58:9.46:10.80) (8.14:8.99:10.31))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.97:9.90:11.36))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (9.21:10.14:11.59) (8.73:9.64:11.07))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.04:10.33) (7.67:8.46:9.71))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.64))
     (PORT EN (6.19:6.82:7.79) (5.89:6.51:7.47))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_170)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.52) (1.87:2.07:2.37))
     (PORT B (5.54:6.11:6.98) (5.17:5.71:6.55))
     (PORT C (17.56:19.35:22.10) (16.39:18.10:20.77))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_5)
 (DELAY
  (ABSOLUTE
     (PORT A (1.90:2.10:2.39) (1.78:1.97:2.26))
     (PORT B (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT C (7.81:8.61:9.84) (7.28:8.04:9.22))
     (PORT D (5.14:5.67:6.47) (4.81:5.31:6.09))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_51)
 (DELAY
  (ABSOLUTE
     (PORT A (4.24:4.67:5.33) (3.98:4.40:5.04))
     (PORT B (9.32:10.27:11.73) (8.61:9.51:10.91))
     (PORT C (9.27:10.21:11.66) (8.59:9.48:10.88))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_226_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.89:6.49:7.41) (5.55:6.12:7.03))
     (PORT ALn (7.03:7.74:8.84) (6.67:7.36:8.44))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.81:13.01:14.86) (11.06:12.22:14.02))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (PORT EN (5.88:6.48:7.41) (5.59:6.18:7.09))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_80)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.82:2.01:2.30))
     (PORT B (8.81:9.70:11.08) (8.25:9.11:10.46))
     (PORT C (17.89:19.72:22.52) (16.63:18.36:21.06))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.82:20.74:23.68) (17.42:19.23:22.07))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT EN (10.14:11.17:12.76) (9.61:10.61:12.17))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_244_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.08:11.11:12.69) (9.50:10.49:12.04))
     (PORT ALn (5.66:6.24:7.13) (5.39:5.95:6.82))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_175)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.28))
     (PORT B (5.49:6.05:6.91) (5.15:5.68:6.52))
     (PORT C (18.58:20.48:23.39) (17.35:19.15:21.97))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.51:14.89:17.00) (12.65:13.97:16.02))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.58))
     (PORT EN (4.39:4.84:5.52) (4.20:4.64:5.32))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.16) (5.36:5.92:6.79))
     (PORT B (13.84:15.26:17.42) (12.92:14.26:16.37))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_pos_93_iv_i_0_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.38:4.83:5.52) (4.08:4.51:5.17))
     (PORT B (0.46:0.51:0.58) (0.45:0.50:0.57))
     (PORT C (11.75:12.95:14.79) (11.07:12.23:14.03))
     (PORT D (1.90:2.09:2.39) (1.78:1.97:2.26))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_106_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.68:13.97:15.96) (11.80:13.03:14.95))
     (PORT CLK (3.72:4.09:4.68) (3.43:3.79:4.35))
     (PORT EN (7.85:8.65:9.88) (7.42:8.19:9.40))
     (PORT ALn (3.75:4.13:4.72) (3.82:4.22:4.84))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_52)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_90)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.83:2.02:2.32))
     (PORT B (7.28:8.02:9.16) (6.81:7.52:8.63))
     (PORT C (13.96:15.38:17.57) (12.89:14.23:16.33))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_198)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.08:8.90:10.17) (7.55:8.33:9.56))
     (PORT B (7.20:7.94:9.07) (6.71:7.41:8.50))
     (PORT C (0.93:1.02:1.17) (0.90:1.00:1.15))
     (PORT D (2.00:2.21:2.52) (1.88:2.08:2.39))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_10_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.10:2.40) (1.78:1.96:2.25))
     (PORT B (6.52:7.19:8.21) (6.06:6.69:7.68))
     (PORT C (7.57:8.34:9.52) (7.02:7.76:8.90))
     (PORT D (7.08:7.81:8.91) (6.62:7.31:8.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.20:5.73:6.54) (4.86:5.36:6.15))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (9.04:9.96:11.38) (8.52:9.41:10.80))
     (PORT D (5.34:5.88:6.71) (4.98:5.50:6.31))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_227)
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.00:4.57) (3.38:3.73:4.28))
     (PORT B (8.11:8.94:10.21) (7.62:8.41:9.65))
     (PORT C (21.47:23.65:27.02) (20.04:22.13:25.39))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.51:15.99:18.26) (13.55:14.96:17.17))
     (PORT CLK (3.90:4.30:4.91) (3.62:3.99:4.58))
     (PORT EN (7.34:8.09:9.24) (6.93:7.65:8.78))
     (PORT ALn (4.04:4.45:5.09) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_239)
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.96:4.52) (3.36:3.71:4.26))
     (PORT B (9.39:10.34:11.81) (8.78:9.69:11.12))
     (PORT C (20.47:22.56:25.76) (19.07:21.05:24.16))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_221)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.96:4.53) (3.37:3.72:4.27))
     (PORT B (9.22:10.16:11.60) (8.63:9.53:10.94))
     (PORT C (15.06:16.60:18.95) (13.99:15.44:17.72))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.45:15.93:18.19) (13.59:15.00:17.21))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (8.89:9.80:11.19) (8.39:9.27:10.63))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_101)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.27:7.16) (5.36:5.92:6.79))
     (PORT B (5.08:5.60:6.40) (4.74:5.24:6.01))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_43)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.45) (1.84:2.03:2.33))
     (PORT B (3.86:4.25:4.86) (3.66:4.04:4.63))
     (PORT C (19.13:21.09:24.08) (17.82:19.67:22.57))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.48:9.34:10.67) (7.97:8.80:10.10))
     (PORT B (9.15:10.09:11.52) (8.63:9.53:10.94))
     (PORT C (4.72:5.20:5.94) (4.40:4.86:5.58))
     (PORT D (5.78:6.37:7.27) (5.36:5.92:6.79))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_224_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.19:4.61:5.27) (3.96:4.38:5.02))
     (PORT ALn (4.30:4.74:5.41) (4.08:4.51:5.17))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_42)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_284)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.40:4.85:5.53) (4.14:4.58:5.25))
     (PORT B (5.13:5.66:6.46) (4.77:5.27:6.05))
     (PORT C (5.29:5.83:6.66) (4.94:5.46:6.26))
     (PORT D (9.19:10.13:11.57) (8.68:9.58:10.99))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_208_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.61:12.79:14.61) (10.85:11.98:13.75))
     (PORT ALn (7.03:7.75:8.85) (6.66:7.35:8.44))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_6)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_250)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:9.79:11.18) (8.33:9.20:10.55))
     (PORT B (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT C (2.97:3.28:3.74) (2.79:3.08:3.54))
     (PORT D (5.09:5.61:6.41) (4.76:5.26:6.03))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.81:16.32:18.64) (13.82:15.26:17.51))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.62))
     (PORT EN (5.83:6.42:7.34) (5.55:6.12:7.03))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_210_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.68:12.87:14.70) (10.92:12.06:13.84))
     (PORT ALn (9.78:10.78:12.31) (9.28:10.25:11.76))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.48:0.53:0.60))
     (PORT B (5.08:5.60:6.39) (4.75:5.25:6.02))
     (PORT C (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT D (6.04:6.66:7.61) (5.71:6.31:7.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.88:25.22:28.80) (21.27:23.49:26.95))
     (PORT CLK (3.64:4.01:4.58) (3.38:3.74:4.29))
     (PORT EN (7.18:7.91:9.04) (6.83:7.54:8.65))
     (PORT ALn (3.79:4.18:4.77) (3.54:3.91:4.49))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.36:14.72:16.81) (12.47:13.77:15.80))
     (PORT CLK (3.84:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (7.48:8.24:9.41) (7.05:7.79:8.94))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.51:2.77:3.17))
     (PORT B (0.47:0.52:0.60) (0.45:0.50:0.57))
     (PORT C (10.08:11.11:12.69) (9.50:10.49:12.04))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.97:9.90:11.36))
     (PORT CLK (3.93:4.34:4.95) (3.64:4.02:4.62))
     (PORT EN (9.13:10.07:11.50) (8.67:9.57:10.98))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14__RNI53II\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.83:3.12:3.56) (2.67:2.95:3.38))
     (PORT C (3.48:3.83:4.38) (3.26:3.60:4.13))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_257)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.INTR_reg_61_0_0_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.17:5.70:6.50) (4.86:5.37:6.16))
     (PORT B (2.63:2.90:3.31) (2.48:2.74:3.14))
     (PORT C (3.73:4.11:4.70) (3.48:3.85:4.41))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:2.08:2.37) (1.77:1.95:2.24))
     (PORT B (6.36:7.01:8.01) (5.98:6.60:7.57))
     (PORT C (6.96:7.68:8.77) (6.49:7.16:8.22))
     (PORT D (7.90:8.70:9.94) (7.35:8.11:9.31))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_79)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.24:12.38:14.14) (10.48:11.57:13.27))
     (PORT CLK (3.76:4.15:4.73) (3.50:3.86:4.43))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.52:8.28:9.46) (6.97:7.69:8.83))
     (PORT CLK (3.68:4.06:4.64) (3.41:3.77:4.32))
     (PORT EN (7.54:8.31:9.49) (7.14:7.88:9.04))
     (PORT ALn (3.75:4.13:4.72) (3.82:4.22:4.84))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DM_RDQS_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_77)
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_RESET_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_neg_9_iv_i_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.22:7.10) (5.28:5.83:6.69))
     (PORT B (0.44:0.48:0.55) (0.43:0.47:0.54))
     (PORT C (8.71:9.60:10.96) (8.25:9.10:10.45))
     (PORT D (1.97:2.17:2.48) (1.85:2.04:2.34))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.12:18.87:21.54) (15.82:17.47:20.04))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.86:4.43))
     (PORT EN (9.19:10.13:11.57) (8.70:9.60:11.02))
     (PORT ALn (7.10:7.83:8.94) (6.70:7.39:8.48))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_both_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.39:4.83:5.52) (4.08:4.51:5.17))
     (PORT B (0.47:0.51:0.59) (0.45:0.50:0.58))
     (PORT C (11.75:12.95:14.79) (11.07:12.23:14.03))
     (PORT D (3.74:4.12:4.71) (3.52:3.88:4.46))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_194)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_8__2_i_a2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.26:14.61:16.69) (12.36:13.64:15.65))
     (PORT B (12.14:13.38:15.28) (11.31:12.49:14.33))
     (PORT C (13.58:14.96:17.09) (12.75:14.08:16.15))
     (PORT D (13.50:14.88:16.99) (12.61:13.92:15.97))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6__RNIRPQL\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (3.55:3.91:4.47) (3.32:3.67:4.21))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.04:10.33) (7.66:8.46:9.71))
     (PORT CLK (3.95:4.35:4.97) (3.65:4.04:4.63))
     (PORT EN (4.45:4.90:5.60) (4.25:4.69:5.38))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_213)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.11:2.40) (1.80:1.99:2.28))
     (PORT B (7.72:8.51:9.72) (7.20:7.95:9.13))
     (PORT C (9.70:10.69:12.21) (8.97:9.90:11.36))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.edge_both_RNO\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.17:5.69:6.50) (4.85:5.36:6.14))
     (PORT B (6.98:7.69:8.78) (6.64:7.34:8.42))
     (PORT C (2.63:2.89:3.30) (2.50:2.76:3.17))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:7.31:8.35) (6.27:6.92:7.94))
     (PORT B (3.58:3.95:4.51) (3.36:3.71:4.26))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.54:10.51:12.00) (8.97:9.90:11.36))
     (PORT CLK (3.85:4.24:4.85) (3.56:3.93:4.51))
     (PORT EN (4.36:4.81:5.49) (4.16:4.59:5.27))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_252_rs_RNIDU0M)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:5.71:6.52) (4.83:5.34:6.12))
     (PORT B (3.60:3.97:4.53) (3.44:3.80:4.36))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.APB_32\.INTR_reg_321_0_o2_1_0\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.67:4.04:4.61) (3.43:3.79:4.35))
     (PORT B (4.21:4.64:5.30) (3.95:4.36:5.00))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (5.24:5.78:6.60) (4.90:5.40:6.20))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_17_set_RNI59QO)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.55:6.34) (4.72:5.21:5.97))
     (PORT B (2.83:3.12:3.56) (2.67:2.95:3.38))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_238_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.44:11.51:13.14) (9.90:10.93:12.54))
     (PORT ALn (4.27:4.71:5.38) (4.05:4.47:5.13))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_1)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.51:4.97:5.67) (4.19:4.63:5.31))
     (PORT B (5.98:6.60:7.53) (5.70:6.30:7.23))
     (PORT C (8.41:9.26:10.58) (7.90:8.73:10.01))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_56_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.87:14.18:16.20) (11.98:13.23:15.17))
     (PORT CLK (3.74:4.12:4.71) (3.46:3.82:4.39))
     (PORT EN (7.38:8.13:9.28) (6.99:7.72:8.86))
     (PORT ALn (11.56:12.74:14.55) (12.18:13.45:15.43))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.98:7.69:8.79) (6.55:7.24:8.30))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_59)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.22:2.54) (1.86:2.06:2.36))
     (PORT B (8.79:9.69:11.07) (8.21:9.06:10.40))
     (PORT C (8.12:8.95:10.22) (7.54:8.33:9.56))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[3\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.18:11.21:12.81) (9.54:10.54:12.09))
     (PORT B (1.95:2.15:2.45) (1.81:2.00:2.30))
     (PORT C (5.96:6.57:7.50) (5.59:6.18:7.09))
     (PORT D (5.11:5.63:6.43) (4.78:5.28:6.06))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.26:6.01) (4.45:4.92:5.64))
     (PORT B (2.04:2.25:2.57) (1.90:2.10:2.41))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.38:10.34:11.81) (8.81:9.73:11.16))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.89:4.46))
     (PORT EN (7.22:7.95:9.08) (6.85:7.56:8.68))
     (PORT ALn (3.92:4.32:4.94) (3.64:4.02:4.62))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_37_set)
 (DELAY
  (ABSOLUTE
     (PORT D (10.91:12.02:13.73) (10.14:11.19:12.84))
     (PORT CLK (3.68:4.06:4.63) (3.41:3.76:4.32))
     (PORT EN (10.01:11.04:12.60) (9.44:10.42:11.95))
     (PORT ALn (3.69:4.07:4.65) (3.75:4.14:4.75))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.15:3.60) (2.68:2.96:3.40))
     (PORT B (1.86:2.05:2.34) (1.76:1.94:2.23))
     (PORT C (7.29:8.03:9.17) (6.82:7.53:8.64))
     (PORT D (5.14:5.66:6.47) (4.78:5.27:6.05))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_92_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.62:8.40:9.59) (7.08:7.81:8.97))
     (PORT CLK (3.77:4.15:4.74) (3.49:3.86:4.43))
     (PORT EN (7.48:8.24:9.41) (7.12:7.86:9.02))
     (PORT ALn (8.14:8.97:10.25) (8.49:9.37:10.76))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.INTR_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.69:4.07:4.64) (3.43:3.79:4.35))
     (PORT ALn (3.81:4.20:4.80) (3.56:3.93:4.51))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.68:9.56:10.92) (8.24:9.09:10.44))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (5.82:6.41:7.32) (5.52:6.10:7.00))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.19:5.72:6.54) (4.82:5.32:6.10))
     (PORT B (5.67:6.25:7.13) (5.31:5.87:6.73))
     (PORT C (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT D (9.41:10.36:11.84) (8.88:9.80:11.24))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__RNIHJPE\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.47:0.53) (0.42:0.46:0.53))
     (PORT B (3.58:3.95:4.51) (3.39:3.75:4.30))
     (PORT C (3.62:3.98:4.55) (3.40:3.76:4.31))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.REG_GEN\.CONFIG_reg\[18\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.88:9.79:11.18) (8.33:9.20:10.55))
     (PORT CLK (3.94:4.34:4.96) (3.66:4.04:4.63))
     (PORT EN (8.58:9.46:10.80) (8.14:8.99:10.31))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.86:9.79:11.23))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.01:4.61))
     (PORT EN (5.82:6.41:7.32) (5.53:6.11:7.01))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_235)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_129)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_125)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_neg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.78:4.16:4.75) (3.51:3.88:4.45))
     (PORT EN (4.27:4.71:5.38) (4.11:4.54:5.21))
     (PORT ALn (3.88:4.28:4.88) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_8_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.47:4.93:5.63) (4.20:4.64:5.33))
     (PORT B (2.83:3.12:3.57) (2.67:2.94:3.38))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_8_i)
 (DELAY
  (ABSOLUTE
     (PORT A (5.42:5.97:6.82) (5.11:5.64:6.47))
     (PORT B (4.00:4.41:5.04) (3.76:4.16:4.77))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.71:6.29:7.19) (5.35:5.91:6.78))
     (PORT B (7.31:8.05:9.19) (6.77:7.48:8.58))
     (PORT C (0.67:0.74:0.84) (0.68:0.75:0.86))
     (PORT D (7.40:8.15:9.31) (6.91:7.63:8.75))
     (IOPATH A Y (3.09:3.41:3.89) (3.23:3.57:4.10))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH D Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_5\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.18:10.12:11.56) (8.57:9.46:10.86))
     (PORT B (3.64:4.01:4.58) (3.39:3.74:4.30))
     (PORT C (8.72:9.61:10.97) (8.18:9.04:10.37))
     (PORT D (5.31:5.85:6.68) (4.94:5.45:6.25))
     (IOPATH A Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_25_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:3.73:4.26) (3.25:3.59:4.12))
     (PORT B (3.72:4.10:4.68) (3.54:3.91:4.49))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_20_set)
 (DELAY
  (ABSOLUTE
     (PORT D (17.52:19.30:22.05) (16.30:17.99:20.65))
     (PORT CLK (3.65:4.03:4.60) (3.40:3.75:4.31))
     (PORT EN (8.92:9.83:11.23) (8.48:9.36:10.74))
     (PORT ALn (13.75:15.15:17.31) (14.40:15.90:18.25))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_9_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.gpin3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.99:4.40:5.03) (3.76:4.15:4.76))
     (PORT CLK (3.73:4.11:4.70) (3.46:3.82:4.38))
     (PORT ALn (3.90:4.30:4.91) (3.63:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_250_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.98:15.41:17.60) (13.09:14.45:16.58))
     (PORT ALn (11.27:12.42:14.19) (10.65:11.76:13.49))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.edge_both_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.01:3.32:3.79) (2.89:3.19:3.66))
     (PORT B (8.00:8.82:10.07) (7.57:8.35:9.58))
     (PORT C (2.91:3.20:3.66) (2.77:3.06:3.51))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_103_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.93:10.94:12.50) (9.29:10.26:11.77))
     (PORT CLK (3.73:4.11:4.70) (3.46:3.82:4.38))
     (PORT EN (9.55:10.52:12.02) (8.97:9.91:11.37))
     (PORT ALn (5.13:5.66:6.46) (5.27:5.82:6.67))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.edge_pos\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (8.48:9.34:10.67) (8.06:8.90:10.22))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.INTR_reg_74_0_0_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.71:6.29:7.18) (5.35:5.91:6.78))
     (PORT B (3.86:4.25:4.86) (3.63:4.01:4.60))
     (PORT C (5.62:6.20:7.08) (5.31:5.86:6.72))
     (IOPATH A Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.78:0.86:0.98) (0.75:0.83:0.96))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_132)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_12)
 (DELAY
  (ABSOLUTE
     (PORT A (7.55:8.32:9.50) (7.07:7.81:8.96))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_84)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_pos\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT CLK (3.88:4.28:4.88) (3.60:3.97:4.56))
     (PORT EN (7.17:7.90:9.02) (6.81:7.52:8.63))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7__RNIA31M\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.05:5.56:6.36) (4.68:5.17:5.93))
     (PORT B (2.61:2.88:3.29) (2.48:2.74:3.14))
     (PORT C (3.61:3.98:4.55) (3.41:3.76:4.31))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_90)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.gpin3\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.25:6.88:7.86) (5.97:6.59:7.56))
     (PORT CLK (3.78:4.17:4.76) (3.51:3.88:4.45))
     (PORT ALn (3.88:4.28:4.88) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.94:21.97:25.10) (18.50:20.42:23.43))
     (PORT CLK (3.69:4.06:4.64) (3.42:3.77:4.33))
     (PORT EN (9.31:10.26:11.71) (8.78:9.69:11.12))
     (PORT ALn (5.72:6.30:7.20) (5.44:6.01:6.89))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.APB_32\.INTR_reg_113_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.60) (0.46:0.51:0.58))
     (PORT B (1.87:2.06:2.35) (1.77:1.95:2.24))
     (PORT C (7.58:8.35:9.54) (7.16:7.90:9.07))
     (PORT D (5.54:6.11:6.98) (5.23:5.78:6.63))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_189)
 (DELAY
  (ABSOLUTE
     (PORT A (2.04:2.25:2.57) (1.90:2.10:2.41))
     (PORT B (4.77:5.26:6.01) (4.45:4.92:5.64))
     (PORT C (15.49:17.07:19.49) (14.31:15.80:18.13))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_244)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.54) (3.37:3.73:4.27))
     (PORT B (9.99:11.01:12.57) (9.34:10.31:11.83))
     (PORT C (23.44:25.83:29.50) (21.88:24.16:27.72))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_55)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.55:7.48) (5.56:6.14:7.05))
     (PORT B (7.12:7.84:8.96) (6.72:7.42:8.51))
     (PORT C (16.88:18.61:21.25) (15.60:17.22:19.76))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[2\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.21:11.25:12.85) (9.44:10.43:11.96))
     (PORT CLK (3.69:4.07:4.64) (3.43:3.79:4.35))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_8\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.82:2.01:2.30))
     (PORT B (5.28:5.81:6.64) (4.97:5.48:6.29))
     (PORT C (7.17:7.90:9.02) (6.69:7.38:8.47))
     (PORT D (5.58:6.15:7.02) (5.18:5.72:6.56))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (3.09:3.41:3.89) (3.23:3.57:4.10))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_29_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.41:7.06:8.07) (5.97:6.59:7.56))
     (PORT B (3.01:3.32:3.79) (2.88:3.18:3.65))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_210_rs_RNIKVRC)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.50:3.86:4.41) (3.30:3.64:4.18))
     (PORT C (2.84:3.13:3.57) (2.67:2.95:3.39))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7__RNI947S\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.92:5.42:6.19) (4.61:5.09:5.84))
     (PORT B (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT C (3.54:3.90:4.46) (3.34:3.69:4.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/PREADY_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (7.29:8.03:9.17) (6.95:7.67:8.80))
     (PORT B (2.81:3.10:3.54) (2.64:2.92:3.35))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_23_set)
 (DELAY
  (ABSOLUTE
     (PORT D (13.47:14.84:16.95) (12.50:13.80:15.83))
     (PORT CLK (3.68:4.05:4.63) (3.42:3.77:4.33))
     (PORT EN (8.82:9.72:11.11) (8.37:9.24:10.61))
     (PORT ALn (5.01:5.52:6.30) (5.14:5.67:6.51))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_74)
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.22:3.68) (2.76:3.05:3.50))
     (PORT B (5.69:6.27:7.16) (5.27:5.81:6.67))
     (PORT C (18.70:20.61:23.53) (17.51:19.33:22.18))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_19_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.93:16.45:18.79) (13.84:15.28:17.53))
     (PORT CLK (3.63:4.00:4.57) (3.38:3.73:4.28))
     (PORT EN (10.39:11.45:13.08) (9.84:10.86:12.46))
     (PORT ALn (3.72:4.10:4.68) (3.79:4.19:4.81))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_183_rs_RNI77551)
 (DELAY
  (ABSOLUTE
     (PORT A (3.58:3.94:4.50) (3.34:3.69:4.23))
     (PORT B (2.66:2.94:3.35) (2.53:2.79:3.20))
     (PORT C (2.62:2.88:3.29) (2.53:2.79:3.20))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_12)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_3_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.85:2.04:2.34))
     (PORT B (7.68:8.46:9.66) (7.21:7.96:9.14))
     (PORT C (8.25:9.09:10.38) (7.73:8.54:9.80))
     (PORT D (5.69:6.27:7.16) (5.31:5.86:6.72))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_9_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_144)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.84:2.04:2.34))
     (PORT B (7.61:8.38:9.57) (7.14:7.88:9.04))
     (PORT C (18.16:20.01:22.86) (16.87:18.63:21.37))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.24:23.40:26.73) (19.91:21.99:25.23))
     (PORT CLK (3.67:4.05:4.62) (3.39:3.75:4.30))
     (PORT EN (7.81:8.61:9.83) (7.42:8.20:9.41))
     (PORT ALn (5.61:6.18:7.06) (5.35:5.91:6.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.48:9.35:10.67) (7.97:8.80:10.10))
     (PORT B (9.15:10.09:11.52) (8.63:9.53:10.94))
     (PORT C (3.54:3.90:4.45) (3.32:3.66:4.20))
     (PORT D (5.68:6.26:7.15) (5.34:5.90:6.77))
     (IOPATH A Y (2.73:3.67:4.20) (2.93:3.90:4.47))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_206_rs_RNIB7OM)
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:2.77:3.17) (2.40:2.65:3.04))
     (PORT B (2.85:3.14:3.59) (2.70:2.98:3.42))
     (PORT C (5.13:5.65:6.45) (4.77:5.27:6.05))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.34:13.60:15.53) (11.56:12.76:14.64))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT EN (9.73:10.72:12.24) (9.18:10.13:11.63))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.66))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_137_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.18:4.61:5.26) (3.96:4.38:5.02))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.39:5.03))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.edge_both_RNO\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.10:5.62:6.42) (4.78:5.27:6.05))
     (PORT B (9.82:10.82:12.35) (9.27:10.23:11.74))
     (PORT C (2.74:3.02:3.44) (2.57:2.84:3.25))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/PREADY_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.10:3.54) (2.65:2.92:3.35))
     (PORT B (3.22:3.55:4.06) (3.03:3.35:3.84))
     (PORT C (5.31:5.85:6.68) (5.00:5.52:6.34))
     (IOPATH A Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:9.78:11.17) (8.29:9.16:10.51))
     (PORT CLK (3.73:4.11:4.69) (3.46:3.82:4.38))
     (PORT EN (6.00:6.62:7.56) (5.71:6.30:7.23))
     (PORT ALn (3.79:4.18:4.77) (3.53:3.90:4.48))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.35:7.25) (5.40:5.96:6.84))
     (PORT B (2.64:2.91:3.33) (2.53:2.79:3.20))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[5\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_107_set)
 (DELAY
  (ABSOLUTE
     (PORT D (15.59:17.18:19.62) (14.53:16.04:18.40))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.85:4.41))
     (PORT EN (12.00:13.22:15.10) (11.21:12.37:14.20))
     (PORT ALn (10.67:11.75:13.42) (11.18:12.35:14.17))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_81)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_180)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (1.88:2.08:2.38))
     (PORT B (5.73:6.31:7.21) (5.35:5.91:6.78))
     (PORT C (10.08:11.10:12.68) (9.33:10.30:11.82))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_241_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.24:4.67:5.34) (4.04:4.46:5.12))
     (PORT ALn (10.24:11.29:12.89) (9.66:10.67:12.24))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_66_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.89:10.89:12.44) (9.20:10.16:11.65))
     (PORT CLK (3.80:4.19:4.78) (3.53:3.89:4.47))
     (PORT EN (7.40:8.15:9.31) (6.99:7.72:8.86))
     (PORT ALn (7.87:8.67:9.91) (8.15:9.00:10.32))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_94_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.54:7.20:8.23) (6.04:6.67:7.65))
     (PORT CLK (3.70:4.08:4.66) (3.43:3.78:4.34))
     (PORT EN (9.32:10.27:11.73) (8.78:9.69:11.12))
     (PORT ALn (3.75:4.13:4.72) (3.82:4.22:4.84))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.INTR_reg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.90:4.30:4.91) (3.61:3.99:4.58))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:13.22:15.10) (11.19:12.35:14.17))
     (PORT CLK (3.68:4.05:4.63) (3.41:3.77:4.33))
     (PORT EN (7.10:7.82:8.93) (6.74:7.44:8.53))
     (PORT ALn (3.85:4.24:4.84) (3.58:3.95:4.54))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_128)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.97:12.09:13.80) (10.20:11.26:12.92))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.49))
     (PORT EN (4.42:4.87:5.57) (4.22:4.66:5.35))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_185)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.84:2.03:2.33))
     (PORT B (4.48:4.94:5.64) (4.21:4.65:5.33))
     (PORT C (17.09:18.83:21.51) (15.95:17.61:20.21))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_6_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.38:7.29) (5.49:6.06:6.95))
     (PORT B (3.14:3.46:3.95) (3.00:3.31:3.80))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GPOUT\.un24_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:2.95:3.37) (2.56:2.83:3.25))
     (PORT B (2.97:3.27:3.73) (2.80:3.09:3.55))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.edge_both\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.86:4.25:4.85) (3.57:3.94:4.52))
     (PORT EN (4.24:4.67:5.33) (4.06:4.48:5.14))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:7.15:8.17) (6.20:6.85:7.86))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (7.15:7.88:9.00) (6.79:7.49:8.60))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.INTR_reg_152_0_o2_0_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.50:0.57) (0.44:0.48:0.55))
     (PORT B (3.80:4.19:4.78) (3.61:3.98:4.57))
     (PORT C (3.08:3.40:3.88) (2.95:3.26:3.74))
     (PORT D (3.00:3.30:3.77) (2.87:3.16:3.63))
     (IOPATH A Y (2.92:3.46:3.95) (3.13:3.62:4.16))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_57)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.28))
     (PORT B (6.10:6.73:7.68) (5.70:6.29:7.22))
     (PORT C (11.13:12.26:14.01) (10.35:11.43:13.11))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DM_RDQS_1_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_i_0_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.65:4.03:4.60) (3.42:3.78:4.33))
     (PORT B (3.15:3.47:3.96) (2.95:3.26:3.74))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[5\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.61:31.49:37.63) (15.56:26.47:32.10))
     (IOPATH OIN_VDD PAD_P (13.22:14.64:17.49) (13.53:15.03:18.22))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[5\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.52:8.47:10.35) (7.71:8.67:10.52))
     (IOPATH OIN_P OIN_VDD (6.00:6.76:8.25) (6.44:7.25:8.80))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.21:18.96:21.66) (15.99:17.66:20.26))
     (PORT CLK (3.74:4.12:4.71) (3.46:3.82:4.39))
     (PORT EN (8.14:8.98:10.25) (7.68:8.48:9.73))
     (PORT ALn (5.57:6.14:7.01) (5.29:5.84:6.70))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.INTR_reg_165_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.44:0.48:0.56))
     (PORT B (4.99:5.50:6.28) (4.68:5.17:5.93))
     (PORT C (6.04:6.65:7.60) (5.74:6.34:7.27))
     (PORT D (5.95:6.56:7.49) (5.56:6.14:7.05))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.INTR_reg_48_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.27:4.70:5.37) (4.00:4.42:5.07))
     (PORT B (4.95:5.45:6.23) (4.66:5.15:5.91))
     (PORT C (9.92:10.93:12.48) (9.26:10.23:11.73))
     (PORT D (7.50:8.26:9.43) (7.03:7.76:8.91))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[3\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_221_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.24:4.68:5.34) (4.03:4.45:5.10))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:17.36:19.82) (14.68:16.21:18.60))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.94:4.52))
     (PORT EN (7.44:8.19:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:7.15:8.17) (6.20:6.85:7.86))
     (PORT CLK (3.91:4.30:4.92) (3.61:3.99:4.58))
     (PORT EN (5.85:6.45:7.37) (5.56:6.14:7.05))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[1\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.39:8.23:9.92) (8.47:9.39:11.19))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[1\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.23:10.17:11.61) (9.06:10.00:11.47))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[1\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.08:2.36:2.84) (2.10:2.38:2.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.49:6.05:6.91) (5.15:5.68:6.52))
     (PORT B (1.92:2.11:2.41) (1.80:1.99:2.28))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.edge_both_RNO\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.16:3.48:3.97) (3.01:3.32:3.81))
     (PORT B (7.92:8.73:9.97) (7.48:8.26:9.48))
     (PORT C (2.65:2.93:3.34) (2.52:2.78:3.19))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_35)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/RDATA_32\.un12_PRDATA_o_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (0.83:0.92:1.05) (0.82:0.91:1.04))
     (PORT B (1.96:2.16:2.47) (1.85:2.04:2.34))
     (PORT C (1.99:2.20:2.51) (1.87:2.06:2.37))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.REG_GEN\.CONFIG_reg\[30\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.19:11.23:12.83) (9.55:10.55:12.10))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.50))
     (PORT EN (7.25:7.99:9.13) (6.90:7.62:8.74))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_66)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.16:16.70:19.08) (14.17:15.64:17.95))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (7.27:8.01:9.14) (6.92:7.64:8.76))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_30_set)
 (DELAY
  (ABSOLUTE
     (PORT D (9.79:10.79:12.32) (9.07:10.01:11.49))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (8.75:9.64:11.01) (8.27:9.13:10.47))
     (PORT ALn (7.75:8.54:9.75) (8.03:8.86:10.17))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_1_PAD\/U_IOP)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_204_rs_RNI6O5C)
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (2.87:3.16:3.61) (2.69:2.97:3.41))
     (PORT C (3.66:4.03:4.61) (3.44:3.79:4.35))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_253)
 (DELAY
  (ABSOLUTE
     (PORT A (1.99:2.19:2.50) (1.85:2.04:2.34))
     (PORT B (7.45:8.21:9.37) (6.95:7.67:8.80))
     (PORT C (8.22:9.06:10.34) (7.61:8.40:9.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__RNIOC1E\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT B (2.74:3.02:3.45) (2.60:2.87:3.29))
     (PORT C (3.49:3.85:4.40) (3.31:3.66:4.20))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_197_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.23:4.66:5.33) (4.05:4.47:5.13))
     (PORT ALn (4.24:4.67:5.34) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.01:13.24:15.12) (11.35:12.53:14.38))
     (PORT CLK (3.86:4.25:4.85) (3.57:3.94:4.52))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.REG_GEN\.CONFIG_reg\[23\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.51:14.89:17.00) (12.65:13.97:16.02))
     (PORT CLK (4.00:4.41:5.04) (3.71:4.10:4.70))
     (PORT EN (5.75:6.34:7.24) (5.52:6.09:6.99))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.53:12.71:14.51) (10.82:11.95:13.71))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (8.72:9.61:10.98) (8.27:9.13:10.48))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_224)
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.04:4.61) (3.40:3.75:4.30))
     (PORT B (10.18:11.22:12.81) (9.53:10.52:12.07))
     (PORT C (16.46:18.14:20.72) (15.30:16.89:19.38))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.07:7.79:8.90) (6.60:7.29:8.37))
     (PORT B (4.02:4.43:5.05) (3.76:4.15:4.76))
     (PORT C (6.29:6.93:7.92) (5.92:6.53:7.49))
     (PORT D (8.37:9.22:10.53) (7.85:8.66:9.94))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_218)
 (DELAY
  (ABSOLUTE
     (PORT A (1.93:2.13:2.43) (1.82:2.01:2.31))
     (PORT B (8.79:9.69:11.07) (8.23:9.09:10.43))
     (PORT C (19.67:21.67:24.75) (18.39:20.31:23.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_132)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:2.22:2.54) (1.90:2.10:2.41))
     (PORT B (8.17:9.00:10.28) (7.70:8.50:9.75))
     (PORT C (21.41:23.59:26.95) (20.06:22.15:25.41))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6__RNI3UQI\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.55) (3.43:3.79:4.34))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (3.45:3.80:4.35) (3.24:3.58:4.11))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.gpin3\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.90:4.29:4.90) (3.71:4.10:4.71))
     (PORT CLK (3.73:4.11:4.70) (3.47:3.83:4.39))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_14_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_213_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.63:12.82:14.64) (10.90:12.03:13.81))
     (PORT ALn (7.11:7.84:8.95) (6.74:7.44:8.53))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.68:8.46:9.66) (7.20:7.95:9.13))
     (PORT B (7.24:7.98:9.12) (6.75:7.46:8.55))
     (PORT C (5.49:6.04:6.90) (5.13:5.66:6.49))
     (PORT D (5.45:6.00:6.86) (5.11:5.64:6.47))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_72)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.80:1.99:2.28))
     (PORT B (5.49:6.05:6.91) (5.15:5.68:6.52))
     (PORT C (18.57:20.46:23.37) (17.35:19.15:21.97))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.APB_32\.GPOUT_reg\[26\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.37:11.43:13.06) (9.76:10.78:12.37))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.40))
     (PORT EN (7.34:8.09:9.23) (6.97:7.70:8.84))
     (PORT ALn (3.94:4.34:4.95) (3.65:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.INTR_reg_74_0_0_m2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:4.56:5.21) (3.86:4.26:4.89))
     (PORT B (4.21:4.64:5.30) (3.99:4.40:5.05))
     (PORT C (5.73:6.31:7.21) (5.38:5.94:6.82))
     (PORT D (5.62:6.20:7.08) (5.30:5.86:6.72))
     (IOPATH A Y (2.77:3.46:3.96) (2.97:3.59:4.12))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.14:1.52:1.73) (1.06:1.56:1.79))
     (IOPATH D Y (1.57:2.11:2.41) (1.56:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_279)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.INTR_reg_35_0_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.49:0.57))
     (PORT B (5.27:5.81:6.63) (4.95:5.47:6.27))
     (PORT C (10.40:11.46:13.09) (9.80:10.82:12.41))
     (PORT D (6.06:6.68:7.63) (5.68:6.27:7.20))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_124)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.11:2.41) (1.81:2.00:2.30))
     (PORT B (4.31:4.75:5.42) (4.07:4.50:5.16))
     (PORT C (20.81:22.93:26.19) (19.52:21.56:24.73))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.23:21.19:24.20) (17.98:19.85:22.78))
     (PORT CLK (3.67:4.05:4.62) (3.41:3.76:4.32))
     (PORT EN (8.89:9.80:11.19) (8.45:9.33:10.71))
     (PORT ALn (10.24:11.29:12.89) (9.69:10.69:12.27))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_9)
 (DELAY
  (ABSOLUTE
     (PORT A (4.24:4.67:5.34) (3.96:4.37:5.02))
     (PORT B (6.28:6.93:7.91) (5.85:6.46:7.41))
     (PORT C (6.60:7.27:8.30) (6.14:6.78:7.78))
     (PORT D (0.75:0.83:0.95) (0.75:0.83:0.95))
     (IOPATH A Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_0_PAD\/U_IOP)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.17:14.52:16.58) (12.34:13.62:15.63))
     (PORT CLK (3.92:4.32:4.93) (3.64:4.02:4.61))
     (PORT EN (7.44:8.20:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_9_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.41:3.90) (2.96:3.27:3.75))
     (PORT B (3.05:3.37:3.84) (2.93:3.24:3.72))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_74)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.99:5.50:6.28) (4.69:5.17:5.94))
     (PORT B (0.75:0.83:0.94) (0.75:0.82:0.95))
     (PORT C (10.96:12.08:13.79) (10.29:11.37:13.04))
     (PORT D (5.24:5.78:6.60) (4.89:5.40:6.19))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_33_set)
 (DELAY
  (ABSOLUTE
     (PORT D (13.94:15.37:17.55) (12.99:14.34:16.45))
     (PORT CLK (3.63:4.00:4.57) (3.37:3.72:4.27))
     (PORT EN (6.41:7.06:8.06) (6.08:6.71:7.70))
     (PORT ALn (3.70:4.08:4.66) (3.76:4.15:4.76))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_INT\.un34_intr_u_ns)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:3.76:4.30) (3.22:3.55:4.08))
     (PORT B (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT C (0.74:0.82:0.93) (0.74:0.82:0.94))
     (PORT D (1.81:2.00:2.28) (1.71:1.89:2.17))
     (IOPATH A Y (3.02:3.33:3.81) (3.29:3.63:4.16))
     (IOPATH B Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_205)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_52_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.47:12.64:14.44) (10.67:11.78:13.52))
     (PORT CLK (3.77:4.16:4.75) (3.51:3.87:4.44))
     (PORT EN (8.95:9.87:11.27) (8.50:9.38:10.76))
     (PORT ALn (3.65:4.02:4.60) (3.70:4.08:4.68))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.APB_32\.edge_both\[22\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.96:4.54))
     (PORT EN (8.62:9.50:10.85) (8.19:9.04:10.37))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.86:3.16:3.63))
     (PORT B (0.46:0.51:0.58) (0.44:0.49:0.56))
     (PORT C (7.38:8.13:9.29) (7.03:7.76:8.91))
     (PORT D (7.61:8.39:9.58) (7.17:7.92:9.09))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_10_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_166_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.44:12.61:14.40) (10.67:11.78:13.52))
     (PORT ALn (5.66:6.24:7.12) (5.37:5.93:6.81))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[30\]\.APB_32\.INTR_reg_399_0_o2_1_0\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.26:5.80:6.62) (4.90:5.41:6.21))
     (PORT B (5.07:5.59:6.39) (4.75:5.25:6.02))
     (PORT C (0.67:0.74:0.84) (0.68:0.75:0.86))
     (PORT D (4.17:4.60:5.25) (3.89:4.29:4.92))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (3.09:3.41:3.89) (3.23:3.57:4.10))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_WE_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.67:21.68:24.76) (18.30:20.20:23.18))
     (PORT CLK (3.69:4.07:4.65) (3.42:3.78:4.34))
     (PORT EN (7.34:8.08:9.23) (6.93:7.65:8.78))
     (PORT ALn (5.61:6.19:7.06) (5.37:5.93:6.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.45:15.93:18.19) (13.46:14.86:17.05))
     (PORT CLK (3.64:4.01:4.58) (3.38:3.73:4.28))
     (PORT EN (5.92:6.52:7.45) (5.60:6.19:7.10))
     (PORT ALn (5.75:6.33:7.23) (5.48:6.05:6.94))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.86:9.79:11.23))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (8.69:9.58:10.94) (8.23:9.08:10.42))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.gpin1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.69:18.39:21.00) (15.38:16.98:19.48))
     (PORT CLK (3.80:4.19:4.79) (3.53:3.90:4.47))
     (PORT ALn (3.90:4.30:4.91) (3.63:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_2__2_i_a2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.70:16.19:18.50) (13.66:15.08:17.31))
     (PORT B (12.60:13.89:15.86) (11.82:13.05:14.97))
     (PORT C (12.63:13.92:15.90) (11.78:13.01:14.92))
     (PORT D (13.66:15.06:17.19) (12.75:14.07:16.15))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.92:4.48) (3.34:3.68:4.23))
     (PORT B (5.11:5.63:6.43) (4.82:5.33:6.11))
     (PORT C (4.18:4.61:5.26) (3.90:4.31:4.95))
     (PORT D (6.80:7.50:8.56) (6.35:7.01:8.05))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.53:13.81:15.77) (11.65:12.86:14.76))
     (PORT CLK (3.83:4.23:4.83) (3.54:3.91:4.49))
     (PORT EN (7.15:7.88:9.00) (6.79:7.49:8.60))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.APB_32\.edge_both_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.79:3.07:3.51) (2.63:2.90:3.33))
     (PORT B (3.58:3.95:4.51) (3.45:3.81:4.37))
     (PORT C (2.75:3.03:3.46) (2.59:2.86:3.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.54) (3.39:3.74:4.29))
     (PORT B (0.45:0.49:0.56) (0.44:0.49:0.56))
     (PORT C (10.08:11.11:12.69) (9.50:10.49:12.04))
     (PORT D (9.81:10.81:12.35) (9.19:10.15:11.64))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.APB_32\.INTR_reg_230_0\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.50:0.57) (0.44:0.48:0.55))
     (PORT B (3.53:3.89:4.44) (3.31:3.65:4.19))
     (PORT C (9.53:10.50:11.99) (8.99:9.92:11.38))
     (PORT D (6.54:7.21:8.23) (6.11:6.75:7.74))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:2.79:3.19) (2.42:2.67:3.06))
     (PORT B (0.41:0.46:0.52) (0.41:0.45:0.51))
     (PORT C (1.83:2.01:2.30) (1.76:1.94:2.23))
     (PORT D (7.91:8.71:9.95) (7.41:8.18:9.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.55:6.34) (4.71:5.20:5.96))
     (PORT B (5.56:6.13:7.00) (5.21:5.76:6.60))
     (PORT C (6.95:7.66:8.75) (6.54:7.22:8.28))
     (PORT D (6.96:7.67:8.76) (6.51:7.18:8.24))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_99)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_102)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB19)
 (DELAY
  (ABSOLUTE
     (PORT An (2.54:2.80:3.20) (2.51:2.78:3.19))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_150_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.24:4.67:5.33) (4.02:4.44:5.10))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_34)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.24:13.49:15.41) (11.48:12.68:14.55))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.61))
     (PORT EN (6.14:6.77:7.73) (5.82:6.42:7.37))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_64)
 (DELAY
  (ABSOLUTE
     (PORT A (3.55:3.91:4.46) (3.31:3.65:4.19))
     (PORT B (10.17:11.21:12.80) (9.53:10.52:12.07))
     (PORT C (16.69:18.39:21.00) (15.63:17.25:19.80))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_250_rs_RNIB6LI)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.87:3.16:3.61) (2.71:2.99:3.43))
     (PORT C (3.55:3.92:4.47) (3.31:3.65:4.19))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_42)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_115)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_97)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_138_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.19:13.43:15.34) (11.50:12.70:14.57))
     (PORT ALn (12.75:14.05:16.05) (12.01:13.26:15.21))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.51:15.99:18.26) (13.55:14.96:17.17))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (5.81:6.40:7.31) (5.52:6.10:7.00))
     (PORT ALn (4.04:4.45:5.09) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.50:20.39:23.29) (17.30:19.11:21.92))
     (PORT CLK (3.72:4.10:4.68) (3.44:3.80:4.36))
     (PORT EN (7.48:8.24:9.41) (7.10:7.84:9.00))
     (PORT ALn (4.28:4.72:5.39) (4.07:4.50:5.16))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_20_set_RNI616Q)
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.01:3.44) (2.60:2.87:3.29))
     (PORT B (3.60:3.97:4.54) (3.44:3.79:4.35))
     (PORT C (2.59:2.86:3.26) (2.47:2.73:3.13))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.95:4.52) (3.34:3.68:4.23))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (7.96:8.77:10.01) (7.50:8.28:9.50))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_24)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.84:2.03:2.33))
     (PORT B (6.62:7.30:8.33) (6.26:6.91:7.93))
     (PORT C (18.60:20.50:23.41) (17.35:19.15:21.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.97:9.90:11.36))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.62))
     (PORT EN (7.83:8.63:9.85) (7.43:8.21:9.42))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.12:7.84:8.96) (6.66:7.35:8.43))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (9.13:10.07:11.50) (8.67:9.57:10.98))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.50:9.37:10.70) (7.96:8.78:10.08))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (4.40:4.84:5.53) (4.21:4.65:5.33))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_178)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.42:7.33) (5.49:6.06:6.96))
     (PORT B (2.56:2.82:3.22) (2.43:2.68:3.07))
     (PORT C (9.53:10.50:11.99) (8.95:9.88:11.34))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/fsm_RNIENS51\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.10:3.54) (2.65:2.92:3.35))
     (PORT B (3.22:3.55:4.06) (3.03:3.35:3.84))
     (PORT C (5.31:5.85:6.68) (5.00:5.52:6.34))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.gpin2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.17:3.50:3.99) (3.00:3.31:3.80))
     (PORT CLK (3.80:4.19:4.79) (3.53:3.90:4.48))
     (PORT ALn (3.90:4.30:4.91) (3.63:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.edge_both\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.48:2.73:3.12) (2.32:2.56:2.93))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.94:4.52))
     (PORT EN (4.28:4.72:5.39) (4.12:4.55:5.22))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_253_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.83:11.94:13.63) (10.22:11.28:12.94))
     (PORT ALn (9.58:10.55:12.05) (9.04:9.98:11.45))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_216_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (8.96:9.88:11.28) (8.46:9.34:10.71))
     (PORT ALn (4.10:4.52:5.17) (3.93:4.34:4.98))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_31)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_106)
 (DELAY
  (ABSOLUTE
     (PORT A (1.98:2.18:2.49) (1.83:2.02:2.32))
     (PORT B (9.18:10.12:11.55) (8.61:9.50:10.90))
     (PORT C (17.97:19.80:22.61) (16.72:18.46:21.19))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_1_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.76:18.47:21.09) (15.49:17.11:19.63))
     (PORT CLK (3.77:4.15:4.74) (3.49:3.86:4.42))
     (PORT EN (7.30:8.04:9.19) (6.93:7.65:8.78))
     (PORT ALn (4.18:4.61:5.27) (3.99:4.41:5.06))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_31)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_pos\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.59:0.66:0.75))
     (PORT CLK (3.78:4.16:4.76) (3.51:3.88:4.45))
     (PORT EN (8.95:9.86:11.27) (8.50:9.38:10.76))
     (PORT ALn (3.88:4.28:4.88) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_4_i)
 (DELAY
  (ABSOLUTE
     (PORT A (7.26:8.00:9.13) (6.80:7.50:8.61))
     (PORT B (3.56:3.92:4.48) (3.32:3.66:4.20))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.edge_both\[21\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.92:4.32:4.93) (3.64:4.01:4.61))
     (PORT EN (9.80:10.80:12.34) (9.24:10.20:11.70))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.REG_GEN\.CONFIG_reg\[7\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.28:14.63:16.71) (12.53:13.84:15.88))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.61))
     (PORT EN (8.72:9.61:10.98) (8.27:9.13:10.48))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_56)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__RNIDDPI\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.47:0.53) (0.41:0.46:0.53))
     (PORT B (2.76:3.04:3.47) (2.64:2.91:3.34))
     (PORT C (2.49:2.74:3.13) (2.43:2.68:3.07))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.REG_GEN\.CONFIG_reg\[11\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.45:15.93:18.19) (13.59:15.00:17.21))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (5.90:6.50:7.42) (5.62:6.21:7.12))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_0_0_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.56:7.23:8.26) (6.18:6.82:7.82))
     (PORT B (8.68:9.56:10.92) (8.17:9.03:10.36))
     (PORT C (1.83:2.02:2.31) (1.74:1.92:2.20))
     (PORT D (0.75:0.83:0.95) (0.75:0.83:0.95))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_164_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (5.66:6.23:7.12) (5.37:5.92:6.80))
     (PORT ALn (4.13:4.56:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.INTR_reg_22_0_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.46:0.50:0.58))
     (PORT B (3.69:4.07:4.64) (3.47:3.83:4.40))
     (PORT C (9.14:10.07:11.50) (8.60:9.50:10.89))
     (PORT D (6.06:6.68:7.63) (5.68:6.27:7.20))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.INTR_reg_191_0_o2_0_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.75:3.03:3.46) (2.66:2.94:3.37))
     (PORT B (3.76:4.15:4.74) (3.53:3.90:4.47))
     (PORT C (0.52:0.57:0.65) (0.49:0.54:0.62))
     (PORT D (2.85:3.14:3.58) (2.68:2.96:3.39))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_179_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.67:13.96:15.94) (11.91:13.15:15.09))
     (PORT ALn (4.23:4.66:5.32) (4.05:4.47:5.13))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.04:10.33) (7.66:8.46:9.71))
     (PORT CLK (3.86:4.25:4.86) (3.57:3.95:4.53))
     (PORT EN (5.75:6.34:7.24) (5.51:6.09:6.98))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_141)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.APB_32\.edge_both\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.83:4.22:4.82) (3.54:3.91:4.49))
     (PORT EN (4.28:4.72:5.39) (4.12:4.55:5.22))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.79:5.28:6.03) (4.49:4.96:5.69))
     (PORT B (2.63:2.90:3.31) (2.51:2.77:3.18))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.40:0.44:0.51) (0.40:0.44:0.50))
     (PORT B (5.27:5.80:6.63) (4.94:5.46:6.26))
     (PORT C (0.71:0.79:0.90) (0.70:0.77:0.88))
     (PORT D (8.43:9.29:10.61) (7.95:8.78:10.07))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_85)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.05:10.33) (7.69:8.49:9.74))
     (PORT CLK (3.85:4.24:4.85) (3.56:3.93:4.51))
     (PORT EN (7.27:8.01:9.14) (6.92:7.64:8.76))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.36:14.72:16.81) (12.47:13.77:15.80))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.61))
     (PORT EN (10.23:11.28:12.88) (9.69:10.70:12.28))
     (PORT ALn (4.07:4.49:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_46)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.42:19.20:21.93) (16.17:17.85:20.48))
     (PORT CLK (3.74:4.13:4.71) (3.48:3.84:4.41))
     (PORT EN (12.00:13.22:15.10) (11.21:12.37:14.20))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_54_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.48:12.66:14.45) (10.68:11.79:13.53))
     (PORT CLK (3.82:4.20:4.80) (3.53:3.90:4.47))
     (PORT EN (10.59:11.67:13.33) (9.95:10.99:12.61))
     (PORT ALn (3.74:4.13:4.71) (3.82:4.21:4.83))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.32:23.49:26.83) (19.70:21.75:24.96))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (7.32:8.06:9.21) (6.95:7.67:8.80))
     (PORT ALn (7.16:7.89:9.01) (6.77:7.48:8.58))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_174)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.43:2.68:3.08))
     (PORT B (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT C (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT D (8.74:9.63:11.00) (8.15:8.99:10.32))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_198_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.92:10.93:12.49) (9.37:10.35:11.87))
     (PORT ALn (11.58:12.76:14.57) (10.91:12.05:13.82))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_214_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.18:11.22:12.81) (9.59:10.59:12.15))
     (PORT ALn (5.61:6.18:7.06) (5.34:5.90:6.77))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_8_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_62_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.30:15.75:17.99) (13.34:14.73:16.90))
     (PORT CLK (3.82:4.20:4.80) (3.53:3.90:4.48))
     (PORT EN (6.31:6.95:7.94) (5.97:6.59:7.56))
     (PORT ALn (10.51:11.59:13.23) (11.07:12.22:14.02))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both_51_iv_i\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.52:5.16) (3.85:4.25:4.88))
     (PORT B (0.47:0.52:0.59) (0.45:0.49:0.57))
     (PORT C (11.71:12.91:14.74) (11.07:12.22:14.02))
     (PORT D (1.95:2.15:2.46) (1.83:2.02:2.32))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.05:18.79:21.46) (15.88:17.53:20.12))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT EN (8.99:9.90:11.31) (8.52:9.40:10.79))
     (PORT ALn (10.12:11.15:12.73) (9.55:10.55:12.10))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.GPOUT_reg\[31\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.54:9.41:10.75) (8.19:9.04:10.37))
     (PORT CLK (3.76:4.15:4.74) (3.50:3.86:4.43))
     (PORT EN (8.07:8.90:10.16) (7.63:8.43:9.67))
     (PORT ALn (3.86:4.25:4.86) (3.59:3.96:4.55))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.18:7.91:9.03) (6.66:7.35:8.43))
     (PORT B (0.71:0.79:0.90) (0.70:0.77:0.88))
     (PORT C (4.11:4.53:5.17) (3.84:4.24:4.86))
     (PORT D (6.89:7.59:8.67) (6.40:7.07:8.11))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (2.68:2.96:3.38) (2.87:3.17:3.64))
     (IOPATH D Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.53:0.59:0.67) (0.52:0.58:0.66))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.50))
     (PORT EN (11.60:12.78:14.59) (10.90:12.04:13.81))
     (PORT ALn (3.88:4.28:4.88) (3.60:3.97:4.56))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.78:19.59:22.38) (16.58:18.31:21.01))
     (PORT CLK (3.75:4.13:4.72) (3.48:3.84:4.41))
     (PORT EN (9.41:10.37:11.84) (8.90:9.82:11.27))
     (PORT ALn (7.11:7.84:8.95) (6.75:7.46:8.55))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.35:5.90:6.74) (5.04:5.57:6.39))
     (PORT B (1.76:1.94:2.22) (1.72:1.90:2.18))
     (PORT C (9.10:10.02:11.45) (8.53:9.41:10.80))
     (PORT D (7.19:7.92:9.05) (6.70:7.40:8.49))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH C Y (2.77:3.46:3.96) (2.97:3.59:4.12))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_28_i)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.61) (7.90:8.73:10.01))
     (PORT B (3.66:4.03:4.60) (3.41:3.77:4.32))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_18_set_RNI9K6V)
 (DELAY
  (ABSOLUTE
     (PORT A (5.52:6.09:6.95) (5.15:5.69:6.53))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (2.59:2.85:3.25) (2.49:2.75:3.16))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.INTR_reg_22_0_m2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.06:5.58:6.37) (4.77:5.26:6.04))
     (PORT B (6.64:7.32:8.35) (6.25:6.90:7.92))
     (PORT C (0.44:0.49:0.56) (0.43:0.48:0.55))
     (PORT D (3.08:3.39:3.87) (2.93:3.23:3.71))
     (IOPATH A Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.65:2.00:2.28) (1.65:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[5\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.39:8.23:9.92) (8.47:9.39:11.19))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[5\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.23:10.17:11.61) (9.06:10.00:11.47))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[5\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.08:2.36:2.84) (2.10:2.38:2.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_58)
 (DELAY
  (ABSOLUTE
     (PORT A (1.99:2.19:2.50) (1.85:2.04:2.34))
     (PORT B (7.45:8.21:9.37) (6.95:7.67:8.80))
     (PORT C (8.22:9.05:10.34) (7.61:8.40:9.64))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_62)
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.04:4.61) (3.43:3.79:4.34))
     (PORT B (7.34:8.09:9.24) (6.85:7.56:8.68))
     (PORT C (9.56:10.53:12.03) (8.84:9.75:11.19))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_17_set)
 (DELAY
  (ABSOLUTE
     (PORT D (15.15:16.70:19.07) (14.06:15.52:17.81))
     (PORT CLK (3.68:4.05:4.63) (3.42:3.77:4.33))
     (PORT EN (9.04:9.96:11.37) (8.57:9.47:10.86))
     (PORT ALn (5.14:5.67:6.47) (5.26:5.81:6.66))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_111)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.35:7.25) (5.40:5.96:6.84))
     (PORT B (2.84:3.13:3.57) (2.71:2.99:3.44))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.03:17.66:20.17) (14.97:16.53:18.96))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.79:4.35))
     (PORT EN (8.03:8.85:10.11) (7.59:8.38:9.61))
     (PORT ALn (8.60:9.48:10.83) (8.14:8.98:10.31))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_22)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.97:4.53) (3.37:3.72:4.27))
     (PORT B (8.93:9.85:11.24) (8.31:9.18:10.53))
     (PORT C (11.85:13.06:14.91) (11.00:12.14:13.93))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_273)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_CS_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.00:8.82:10.07) (7.48:8.26:9.48))
     (PORT B (9.05:9.97:11.39) (8.51:9.40:10.78))
     (PORT C (2.97:3.28:3.74) (2.79:3.08:3.54))
     (PORT D (6.65:7.33:8.37) (6.23:6.88:7.90))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_139)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.45) (1.84:2.03:2.33))
     (PORT B (3.86:4.25:4.86) (3.66:4.04:4.63))
     (PORT C (19.13:21.09:24.08) (17.82:19.67:22.57))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]2_0_a4_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (5.98:6.59:7.53) (5.64:6.23:7.15))
     (PORT B (5.45:6.00:6.86) (5.11:5.64:6.47))
     (PORT C (6.63:7.30:8.34) (6.26:6.91:7.93))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_7__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (3.16:3.48:3.97) (2.94:3.25:3.73))
     (PORT B (13.54:14.92:17.04) (12.59:13.90:15.94))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_85_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.38:8.13:9.29) (6.85:7.56:8.68))
     (PORT CLK (3.81:4.20:4.79) (3.54:3.91:4.49))
     (PORT EN (9.12:10.06:11.48) (8.62:9.52:10.93))
     (PORT ALn (8.11:8.94:10.21) (8.46:9.34:10.72))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.44:22.52:25.72) (18.90:20.87:23.95))
     (PORT CLK (3.73:4.12:4.70) (3.46:3.82:4.38))
     (PORT EN (10.96:12.07:13.79) (10.30:11.37:13.05))
     (PORT ALn (9.90:10.91:12.46) (9.36:10.33:11.86))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_MUX")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_rf_mux)
 (DELAY
  (ABSOLUTE
     (IOPATH RCOSC_25_50MHZ CLKOUT (4.31:4.75:5.42) (4.65:5.13:5.89))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX0")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gp_mux_0)
 )
 (CELL
 (CELLTYPE "CCC_GPD1")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gpd_1)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (3.68:4.05:4.63) (3.21:3.55:4.07))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_SYNCB_GEN")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_syncb_gen)
 )
 (CELL
 (CELLTYPE "CCC_CONFIG")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_ccc_config)
 (DELAY
  (ABSOLUTE
     (IOPATH PCLK PRDATA[0] (20.24:22.31:25.48) (20.82:22.99:26.38))
     (IOPATH PCLK PRDATA[1] (20.40:22.48:25.68) (21.72:23.98:27.51))
     (IOPATH PCLK PRDATA[2] (20.57:22.67:25.89) (21.19:23.39:26.84))
     (IOPATH PCLK PRDATA[3] (20.07:22.11:25.26) (20.03:22.11:25.37))
     (IOPATH PCLK PRDATA[4] (20.16:22.22:25.37) (21.00:23.18:26.60))
     (IOPATH PCLK PRDATA[5] (21.48:23.67:27.03) (22.13:24.44:28.04))
     (IOPATH PCLK PRDATA[6] (20.57:22.67:25.89) (20.91:23.09:26.50))
     (IOPATH PCLK PRDATA[7] (20.41:22.49:25.69) (20.79:22.95:26.34))
  )
 )
 (TIMINGCHECK
     (SETUP (posedge PADDR[2]) (posedge PCLK) (16.63:18.33:20.93))
     (SETUP (negedge PADDR[2]) (posedge PCLK) (12.78:14.09:16.09))
     (HOLD (posedge PADDR[2]) (posedge PCLK) (4.02:4.43:5.06))
     (HOLD (negedge PADDR[2]) (posedge PCLK) (4.02:4.43:5.06))
     (SETUP (posedge PADDR[3]) (posedge PCLK) (16.64:18.34:20.95))
     (SETUP (negedge PADDR[3]) (posedge PCLK) (16.82:18.54:21.17))
     (HOLD (posedge PADDR[3]) (posedge PCLK) (4.20:4.62:5.28))
     (HOLD (negedge PADDR[3]) (posedge PCLK) (4.40:4.85:5.54))
     (SETUP (posedge PADDR[4]) (posedge PCLK) (10.88:11.99:13.70))
     (SETUP (negedge PADDR[4]) (posedge PCLK) (12.21:13.46:15.37))
     (HOLD (posedge PADDR[4]) (posedge PCLK) (4.27:4.70:5.37))
     (HOLD (negedge PADDR[4]) (posedge PCLK) (4.12:4.54:5.19))
     (SETUP (posedge PADDR[5]) (posedge PCLK) (10.36:11.42:13.04))
     (SETUP (negedge PADDR[5]) (posedge PCLK) (12.21:13.46:15.37))
     (HOLD (posedge PADDR[5]) (posedge PCLK) (4.27:4.70:5.37))
     (HOLD (negedge PADDR[5]) (posedge PCLK) (3.97:4.37:4.99))
     (SETUP (posedge PADDR[6]) (posedge PCLK) (10.78:11.88:13.57))
     (SETUP (negedge PADDR[6]) (posedge PCLK) (11.85:13.06:14.92))
     (HOLD (posedge PADDR[6]) (posedge PCLK) (4.24:4.67:5.33))
     (HOLD (negedge PADDR[6]) (posedge PCLK) (4.46:4.91:5.61))
     (SETUP (posedge PADDR[7]) (posedge PCLK) (8.81:9.71:11.08))
     (SETUP (negedge PADDR[7]) (posedge PCLK) (11.98:13.20:15.08))
     (HOLD (posedge PADDR[7]) (posedge PCLK) (4.46:4.91:5.61))
     (HOLD (negedge PADDR[7]) (posedge PCLK) (4.34:4.78:5.46))
     (WIDTH (posedge PCLK) (1.96:2.16:2.48))
     (WIDTH (negedge PCLK) (1.89:2.08:2.38))
     (SETUP (posedge PENABLE) (posedge PCLK) (12.87:14.18:16.19))
     (SETUP (negedge PENABLE) (posedge PCLK) (9.94:10.96:12.52))
     (HOLD (posedge PENABLE) (posedge PCLK) (4.46:4.91:5.61))
     (HOLD (negedge PENABLE) (posedge PCLK) (4.46:4.91:5.61))
     (RECOVERY (posedge PRESET_N) (posedge PCLK) (11.25:12.40:14.16))
     (RECOVERY (negedge PRESET_N) (posedge PCLK) (13.57:14.95:17.07))
     (HOLD (posedge PRESET_N) (posedge PCLK) (5.96:6.57:7.50))
     (HOLD (negedge PRESET_N) (posedge PCLK) (6.25:6.89:7.87))
     (SETUP (posedge PSEL) (posedge PCLK) (16.65:18.35:20.96))
     (SETUP (negedge PSEL) (posedge PCLK) (16.06:17.70:20.21))
     (HOLD (posedge PSEL) (posedge PCLK) (4.46:4.91:5.61))
     (HOLD (negedge PSEL) (posedge PCLK) (4.46:4.91:5.61))
     (SETUP (posedge PWDATA[0]) (posedge PCLK) (8.56:9.43:10.77))
     (SETUP (negedge PWDATA[0]) (posedge PCLK) (8.58:9.45:10.80))
     (HOLD (posedge PWDATA[0]) (posedge PCLK) (3.74:4.12:4.70))
     (HOLD (negedge PWDATA[0]) (posedge PCLK) (4.20:4.62:5.28))
     (SETUP (posedge PWDATA[1]) (posedge PCLK) (8.21:9.05:10.34))
     (SETUP (negedge PWDATA[1]) (posedge PCLK) (8.36:9.21:10.52))
     (HOLD (posedge PWDATA[1]) (posedge PCLK) (3.70:4.08:4.66))
     (HOLD (negedge PWDATA[1]) (posedge PCLK) (4.20:4.62:5.28))
     (SETUP (posedge PWDATA[2]) (posedge PCLK) (8.08:8.90:10.17))
     (SETUP (negedge PWDATA[2]) (posedge PCLK) (8.29:9.13:10.43))
     (HOLD (posedge PWDATA[2]) (posedge PCLK) (3.69:4.07:4.65))
     (HOLD (negedge PWDATA[2]) (posedge PCLK) (4.21:4.63:5.29))
     (SETUP (posedge PWDATA[3]) (posedge PCLK) (8.28:9.12:10.41))
     (SETUP (negedge PWDATA[3]) (posedge PCLK) (9.29:10.23:11.69))
     (HOLD (posedge PWDATA[3]) (posedge PCLK) (3.68:4.06:4.64))
     (HOLD (negedge PWDATA[3]) (posedge PCLK) (4.21:4.63:5.29))
     (SETUP (posedge PWDATA[4]) (posedge PCLK) (8.00:8.82:10.07))
     (SETUP (negedge PWDATA[4]) (posedge PCLK) (9.03:9.95:11.36))
     (HOLD (posedge PWDATA[4]) (posedge PCLK) (3.61:3.98:4.54))
     (HOLD (negedge PWDATA[4]) (posedge PCLK) (4.02:4.43:5.06))
     (SETUP (posedge PWDATA[5]) (posedge PCLK) (6.88:7.58:8.66))
     (SETUP (negedge PWDATA[5]) (posedge PCLK) (8.10:8.92:10.19))
     (HOLD (posedge PWDATA[5]) (posedge PCLK) (3.71:4.09:4.68))
     (HOLD (negedge PWDATA[5]) (posedge PCLK) (4.28:4.71:5.38))
     (SETUP (posedge PWDATA[6]) (posedge PCLK) (6.80:7.50:8.56))
     (SETUP (negedge PWDATA[6]) (posedge PCLK) (6.96:7.67:8.76))
     (HOLD (posedge PWDATA[6]) (posedge PCLK) (3.69:4.07:4.65))
     (HOLD (negedge PWDATA[6]) (posedge PCLK) (4.27:4.70:5.37))
     (SETUP (posedge PWDATA[7]) (posedge PCLK) (6.31:6.96:7.95))
     (SETUP (negedge PWDATA[7]) (posedge PCLK) (6.43:7.08:8.09))
     (HOLD (posedge PWDATA[7]) (posedge PCLK) (3.65:4.02:4.60))
     (HOLD (negedge PWDATA[7]) (posedge PCLK) (4.17:4.60:5.25))
     (SETUP (posedge PWRITE) (posedge PCLK) (16.33:18.00:20.55))
     (SETUP (negedge PWRITE) (posedge PCLK) (16.92:18.64:21.29))
     (HOLD (posedge PWRITE) (posedge PCLK) (4.46:4.91:5.61))
     (HOLD (negedge PWRITE) (posedge PCLK) (4.46:4.91:5.61))
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX3")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gl_mux_3)
 (DELAY
  (ABSOLUTE
     (IOPATH VCO315 GL (5.17:5.70:6.51) (5.36:5.92:6.80))
     (IOPATH VCO315 Y (12.98:14.30:16.33) (13.63:15.05:17.26))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD2")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gpd_2)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (3.62:3.99:4.56) (3.15:3.48:3.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_DIV")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_rf_div)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (7.85:8.65:9.88) (7.18:7.93:9.10))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX1")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gl_mux_1)
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX2")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gp_mux_2)
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX3")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gp_mux_3)
 )
 (CELL
 (CELLTYPE "CCC_GPD0")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gpd_0)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (3.76:4.14:4.73) (3.29:3.63:4.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD3")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gpd_3)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (3.57:3.94:4.50) (3.07:3.39:3.89))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_MUX")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_fb_mux)
 (DELAY
  (ABSOLUTE
     (IOPATH VCO0 CLKOUT (3.88:4.27:4.88) (4.17:4.60:5.28))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_DELAY")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_rf_delay)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (1.91:2.11:2.40) (2.01:2.22:2.54))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_DELAY")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_fb_delay)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (1.93:2.13:2.43) (2.03:2.25:2.58))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX1")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gp_mux_1)
 )
 (CELL
 (CELLTYPE "CCC_NGMUX2")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gl_mux_2)
 )
 (CELL
 (CELLTYPE "CCC_NGMUX0")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_gl_mux_0)
 )
 (CELL
 (CELLTYPE "CCC_FB_DIV")
 (INSTANCE FCCC_0\/CCC_INST\/INST_CCC_IP/u_fb_div)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (7.76:8.55:9.77) (7.09:7.83:8.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.gpin2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.11:3.43:3.92) (2.94:3.24:3.72))
     (PORT CLK (3.82:4.21:4.80) (3.55:3.92:4.50))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_13_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_10__RNIH13P\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (3.55:3.91:4.47) (3.32:3.67:4.21))
     (PORT C (4.22:4.65:5.31) (3.97:4.39:5.03))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.07:8.89:10.16) (7.62:8.41:9.65))
     (PORT CLK (3.86:4.25:4.86) (3.57:3.95:4.53))
     (PORT EN (6.19:6.82:7.79) (5.89:6.51:7.47))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_78_set_RNIFTT11)
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:2.79:3.19) (2.42:2.67:3.06))
     (PORT B (4.98:5.49:6.27) (4.71:5.20:5.96))
     (PORT C (3.52:3.88:4.43) (3.28:3.62:4.15))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_12_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_104_set)
 (DELAY
  (ABSOLUTE
     (PORT D (16.59:18.28:20.87) (15.46:17.07:19.58))
     (PORT CLK (3.74:4.12:4.71) (3.49:3.85:4.42))
     (PORT EN (8.25:9.09:10.38) (7.75:8.56:9.82))
     (PORT ALn (3.63:4.00:4.56) (3.66:4.04:4.64))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.92:19.75:22.56) (16.72:18.46:21.18))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (9.41:10.37:11.84) (8.89:9.82:11.26))
     (PORT ALn (9.90:10.91:12.45) (9.34:10.31:11.83))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_11)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.92:7.62:8.71) (6.48:7.15:8.21))
     (PORT B (9.92:10.93:12.48) (9.30:10.27:11.79))
     (PORT C (3.92:4.32:4.93) (3.69:4.07:4.67))
     (PORT D (7.35:8.10:9.25) (6.84:7.56:8.67))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_78)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_5)
 (DELAY
  (ABSOLUTE
     (PORT A (3.60:3.96:4.53) (3.37:3.72:4.27))
     (PORT B (9.22:10.16:11.60) (8.63:9.53:10.94))
     (PORT C (15.06:16.60:18.95) (13.99:15.44:17.72))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_126)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_130)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.13:2.44) (1.83:2.02:2.32))
     (PORT B (7.63:8.40:9.60) (7.13:7.88:9.04))
     (PORT C (12.55:13.83:15.80) (11.68:12.90:14.80))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.88:16.40:18.73) (13.94:15.39:17.65))
     (PORT CLK (3.85:4.25:4.85) (3.56:3.93:4.51))
     (PORT EN (11.46:12.63:14.43) (10.84:11.97:13.73))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11__RNICVCQ\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (4.99:5.50:6.28) (4.72:5.21:5.98))
     (PORT C (3.53:3.89:4.44) (3.32:3.66:4.20))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__RNIU02R\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.86:3.15:3.60) (2.69:2.98:3.41))
     (PORT C (3.70:4.08:4.66) (3.48:3.85:4.41))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.17:20.03:22.87) (17.08:18.86:21.64))
     (PORT CLK (3.85:4.25:4.85) (3.58:3.95:4.53))
     (PORT EN (9.73:10.72:12.24) (9.18:10.13:11.63))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.66))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_169)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_165)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_209)
 (DELAY
  (ABSOLUTE
     (PORT A (1.90:2.10:2.39) (1.80:1.99:2.28))
     (PORT B (4.71:5.19:5.93) (4.41:4.87:5.58))
     (PORT C (18.59:20.49:23.40) (17.20:18.99:21.79))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_72)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.62:7.30:8.34) (6.24:6.89:7.91))
     (PORT CLK (3.90:4.30:4.91) (3.61:3.99:4.57))
     (PORT EN (5.85:6.45:7.37) (5.56:6.14:7.05))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_6_set)
 (DELAY
  (ABSOLUTE
     (PORT D (7.84:8.64:9.87) (7.31:8.07:9.26))
     (PORT CLK (3.64:4.02:4.59) (3.38:3.73:4.28))
     (PORT EN (5.79:6.38:7.28) (5.51:6.08:6.98))
     (PORT ALn (9.22:10.16:11.60) (9.59:10.59:12.15))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.59:17.18:19.62) (14.59:16.10:18.48))
     (PORT CLK (3.67:4.04:4.61) (3.41:3.76:4.32))
     (PORT EN (7.15:7.88:9.00) (6.83:7.54:8.65))
     (PORT ALn (8.54:9.41:10.74) (8.08:8.92:10.24))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_13_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_135)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.45) (1.81:2.00:2.29))
     (PORT B (10.35:11.41:13.03) (9.73:10.75:12.33))
     (PORT C (14.89:16.41:18.74) (13.82:15.26:17.51))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_5\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.14:10.07:11.50) (8.47:9.35:10.73))
     (PORT B (5.71:6.29:7.19) (5.35:5.90:6.77))
     (PORT C (4.43:4.88:5.57) (4.17:4.61:5.29))
     (PORT D (3.91:4.31:4.92) (3.62:4.00:4.59))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.APB_32\.edge_both\[19\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT CLK (3.92:4.32:4.94) (3.63:4.01:4.60))
     (PORT EN (4.22:4.65:5.31) (4.04:4.46:5.12))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_40)
 (DELAY
  (ABSOLUTE
     (PORT A (5.33:5.87:6.70) (4.95:5.46:6.27))
     (PORT B (5.96:6.57:7.50) (5.59:6.17:7.08))
     (PORT C (12.03:13.26:15.14) (11.12:12.28:14.09))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.14:1.26:1.44) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_52)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_188)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.37:8.12:9.27) (6.86:7.57:8.69))
     (PORT B (0.73:0.81:0.92) (0.73:0.81:0.93))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT D (5.56:6.13:7.00) (5.15:5.68:6.52))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_5_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.13:14.47:16.52) (12.16:13.43:15.40))
     (PORT CLK (3.61:3.97:4.54) (3.34:3.69:4.23))
     (PORT EN (6.04:6.65:7.60) (5.75:6.35:7.29))
     (PORT ALn (8.92:9.83:11.23) (8.43:9.31:10.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB4)
 (DELAY
  (ABSOLUTE
     (PORT An (2.46:2.71:3.09) (2.44:2.70:3.09))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_5\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.06:1.17:1.33) (1.02:1.13:1.30))
     (PORT B (3.72:4.10:4.69) (3.46:3.82:4.38))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.03) (5.26:5.81:6.66))
     (PORT B (3.70:4.08:4.66) (3.47:3.83:4.39))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_254_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.67:12.86:14.69) (10.92:12.06:13.83))
     (PORT ALn (7.10:7.83:8.94) (6.74:7.44:8.54))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.26:19.02:21.72) (16.10:17.77:20.39))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.04:4.63))
     (PORT EN (5.73:6.31:7.21) (5.45:6.02:6.90))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_15)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_13_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.85:22.98:26.24) (19.48:21.51:24.68))
     (PORT CLK (3.77:4.15:4.74) (3.50:3.86:4.43))
     (PORT EN (7.62:8.39:9.59) (7.25:8.00:9.18))
     (PORT ALn (5.61:6.18:7.06) (5.36:5.92:6.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/PREADY)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (4.21:4.64:5.30) (4.05:4.47:5.13))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.24:11.29:12.89) (9.60:10.60:12.16))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (8.50:9.36:10.69) (8.02:8.85:10.15))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_189_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.17:4.59:5.24) (3.95:4.36:5.00))
     (PORT ALn (4.20:4.62:5.28) (4.00:4.42:5.07))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_148)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.51:6.29) (4.68:5.17:5.93))
     (PORT B (7.15:7.88:9.00) (6.68:7.38:8.47))
     (PORT C (15.47:17.05:19.47) (14.43:15.93:18.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_14)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_221)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_64_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.41:15.88:18.13) (13.34:14.73:16.90))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.88:4.46))
     (PORT EN (11.03:12.16:13.89) (10.38:11.46:13.15))
     (PORT ALn (3.65:4.02:4.60) (3.70:4.08:4.69))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.INTR_reg_334_0_o2_0_0\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.64:4.01:4.58) (3.45:3.81:4.37))
     (PORT B (0.51:0.56:0.64) (0.49:0.54:0.62))
     (PORT C (2.86:3.15:3.60) (2.70:2.98:3.42))
     (PORT D (2.71:2.99:3.41) (2.55:2.82:3.23))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (2.73:3.46:3.95) (2.93:3.62:4.16))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.APB_32\.INTR_reg_191_0_o2_1_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.56:0.63) (0.49:0.54:0.62))
     (PORT B (3.94:4.34:4.96) (3.73:4.12:4.72))
     (PORT C (1.85:2.03:2.32) (1.73:1.91:2.19))
     (PORT D (3.76:4.15:4.73) (3.48:3.84:4.41))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_103)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_63)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GPOUT\.un5_GPIO_OUT_i)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.13:3.57) (2.71:2.99:3.44))
     (PORT B (2.88:3.17:3.62) (2.80:3.09:3.54))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_16)
 (DELAY
  (ABSOLUTE
     (PORT A (5.56:6.12:6.99) (5.20:5.74:6.59))
     (PORT B (4.80:5.29:6.04) (4.50:4.97:5.70))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6__RNI3P1N\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.50:3.86:4.41) (3.28:3.62:4.15))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (2.62:2.88:3.29) (2.53:2.79:3.20))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_6\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:7.87:8.99) (6.65:7.34:8.42))
     (PORT B (8.50:9.37:10.70) (7.93:8.76:10.05))
     (PORT C (7.26:8.00:9.14) (6.83:7.54:8.65))
     (PORT D (7.30:8.05:9.19) (6.84:7.56:8.67))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_123)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.47:9.33:10.66) (8.07:8.91:10.22))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.61))
     (PORT EN (5.87:6.47:7.39) (5.59:6.18:7.09))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_23_i_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.17) (3.22:3.56:4.08))
     (PORT B (4.10:4.52:5.16) (3.83:4.23:4.85))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.62:2.89:3.30) (2.49:2.75:3.15))
     (PORT C (1.78:1.96:2.24) (1.73:1.91:2.20))
     (PORT D (8.14:8.97:10.24) (7.63:8.43:9.67))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:2.94:3.36) (2.54:2.80:3.22))
     (PORT B (0.42:0.47:0.53) (0.42:0.46:0.53))
     (PORT C (9.60:10.58:12.08) (9.06:10.00:11.48))
     (PORT D (9.79:10.79:12.32) (9.20:10.15:11.65))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[18\]\.APB_32\.INTR_reg_243_0_o2_0_0\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.52:0.60) (0.46:0.50:0.58))
     (PORT B (3.75:4.14:4.72) (3.57:3.94:4.53))
     (PORT C (2.83:3.12:3.56) (2.67:2.95:3.39))
     (PORT D (3.93:4.33:4.95) (3.69:4.07:4.67))
     (IOPATH A Y (2.92:3.46:3.95) (3.13:3.62:4.16))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.07:8.90:10.16) (7.62:8.41:9.65))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.63))
     (PORT EN (8.86:9.77:11.15) (8.36:9.23:10.59))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.96:15.39:17.57) (13.11:14.48:16.61))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.94:4.52))
     (PORT EN (7.44:8.20:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE FIC_MSS_0\/MMUART_0_TXD_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.65:31.91:38.13) (15.58:26.69:32.36))
     (IOPATH OIN_VDD PAD_P (13.25:14.67:17.53) (13.59:15.10:18.30))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE FIC_MSS_0\/MMUART_0_TXD_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.55:8.51:10.40) (7.73:8.69:10.55))
     (IOPATH OIN_P OIN_VDD (5.71:6.43:7.86) (6.12:6.89:8.36))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_11_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_92_set_RNI9O0E)
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.67:5.33) (3.99:4.41:5.06))
     (PORT B (2.61:2.88:3.29) (2.48:2.74:3.14))
     (PORT C (5.11:5.63:6.43) (4.77:5.27:6.04))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]2_0_a4_0_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.09:8.91:10.18) (7.64:8.44:9.68))
     (PORT B (11.31:12.47:14.24) (10.73:11.84:13.59))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_9_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.49:24.79:28.31) (20.84:23.01:26.40))
     (PORT CLK (3.77:4.15:4.74) (3.49:3.86:4.42))
     (PORT EN (6.09:6.71:7.67) (5.74:6.33:7.27))
     (PORT ALn (4.23:4.66:5.32) (4.05:4.47:5.13))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.INTR_reg_74_0_m2_0_i_m2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:2.98:3.41) (2.59:2.86:3.28))
     (PORT B (5.39:5.94:6.78) (5.09:5.62:6.45))
     (PORT C (2.63:2.90:3.31) (2.48:2.74:3.14))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.15:3.47:3.97) (2.95:3.26:3.74))
     (PORT B (0.48:0.53:0.60) (0.46:0.50:0.58))
     (PORT C (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT D (7.61:8.39:9.58) (7.17:7.92:9.09))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[3\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.37:8.21:9.90) (8.45:9.37:11.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[3\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.19:10.13:11.57) (9.03:9.97:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[3\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.07:2.35:2.83) (2.10:2.37:2.83))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.85:13.06:14.91) (11.09:12.25:14.06))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (6.22:6.86:7.83) (5.91:6.53:7.49))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.45:0.50:0.57))
     (PORT B (2.55:2.81:3.21) (2.43:2.68:3.08))
     (PORT C (7.88:8.68:9.92) (7.49:8.28:9.49))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.77))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_137_rs_RNIHDC41)
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.48:0.54) (0.42:0.47:0.54))
     (PORT B (2.53:2.79:3.18) (2.40:2.65:3.04))
     (PORT C (2.66:2.93:3.34) (2.56:2.82:3.24))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_98_set)
 (DELAY
  (ABSOLUTE
     (PORT D (19.14:21.09:24.08) (17.82:19.67:22.57))
     (PORT CLK (3.73:4.11:4.70) (3.46:3.82:4.38))
     (PORT EN (9.64:10.63:12.14) (9.11:10.06:11.54))
     (PORT ALn (3.75:4.13:4.71) (3.82:4.21:4.84))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_14__RNI2R8D\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (3.50:3.86:4.41) (3.30:3.64:4.18))
     (PORT C (2.60:2.86:3.27) (2.50:2.76:3.17))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.40:11.46:13.08) (9.66:10.67:12.24))
     (PORT CLK (3.85:4.25:4.85) (3.57:3.95:4.53))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_6_i)
 (DELAY
  (ABSOLUTE
     (PORT A (6.17:6.80:7.77) (5.77:6.37:7.30))
     (PORT B (5.50:6.06:6.92) (5.15:5.69:6.53))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/WRITE_GEN\.mem_13__2_i_0_0_a2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.35:13.61:15.54) (11.53:12.74:14.61))
     (PORT B (12.96:14.28:16.31) (12.09:13.35:15.31))
     (PORT C (11.28:12.43:14.20) (10.62:11.73:13.46))
     (PORT D (13.23:14.58:16.66) (12.28:13.56:15.55))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_184)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.APB_32\.INTR_reg_178_0_o2_1_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.54:6.11:6.98) (5.21:5.76:6.61))
     (PORT B (3.82:4.21:4.81) (3.58:3.95:4.53))
     (PORT C (4.91:5.41:6.17) (4.64:5.12:5.87))
     (PORT D (5.42:5.98:6.82) (5.09:5.62:6.44))
     (IOPATH A Y (2.68:2.96:3.38) (2.87:3.17:3.64))
     (IOPATH B Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_26_set)
 (DELAY
  (ABSOLUTE
     (PORT D (18.78:20.70:23.64) (17.65:19.48:22.35))
     (PORT CLK (3.74:4.13:4.71) (3.46:3.82:4.39))
     (PORT EN (10.50:11.57:13.21) (9.94:10.97:12.59))
     (PORT ALn (9.14:10.08:11.51) (9.54:10.53:12.09))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_94)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_240)
 (DELAY
  (ABSOLUTE
     (PORT A (3.65:4.02:4.59) (3.41:3.76:4.32))
     (PORT B (11.06:12.19:13.92) (10.38:11.46:13.15))
     (PORT C (16.71:18.42:21.04) (15.56:17.19:19.72))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_15)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.17:11.20:12.80) (9.55:10.54:12.10))
     (PORT CLK (3.95:4.35:4.97) (3.65:4.03:4.63))
     (PORT EN (7.34:8.09:9.24) (6.99:7.71:8.85))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_161_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.08:12.21:13.94) (10.51:11.60:13.31))
     (PORT ALn (5.74:6.33:7.23) (5.46:6.03:6.91))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_91)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.INTR_reg_22_0_0_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.01:3.31:3.78) (2.92:3.22:3.70))
     (PORT B (5.08:5.59:6.39) (4.72:5.21:5.98))
     (PORT C (3.05:3.36:3.84) (2.93:3.23:3.71))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:7.28:8.32) (6.17:6.81:7.81))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (3.39:3.73:4.26) (3.23:3.57:4.09))
     (PORT D (7.26:8.00:9.14) (6.74:7.45:8.54))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_4_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.65:21.66:24.73) (18.29:20.19:23.17))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (5.79:6.38:7.28) (5.51:6.08:6.98))
     (PORT ALn (4.13:4.55:5.20) (3.96:4.37:5.02))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_242)
 (DELAY
  (ABSOLUTE
     (PORT A (5.14:5.66:6.47) (4.80:5.30:6.08))
     (PORT B (8.98:9.90:11.30) (8.40:9.28:10.64))
     (PORT C (23.50:25.89:29.57) (21.95:24.24:27.81))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.APB_32\.edge_both\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.80:4.19:4.78) (3.53:3.89:4.47))
     (PORT EN (6.21:6.84:7.81) (5.89:6.50:7.46))
     (PORT ALn (3.90:4.30:4.91) (3.62:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.INTR_reg_152_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.44:0.48:0.55))
     (PORT B (7.18:7.91:9.04) (6.68:7.38:8.47))
     (PORT C (6.12:6.75:7.70) (5.78:6.39:7.33))
     (PORT D (5.95:6.56:7.49) (5.56:6.14:7.05))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.20:5.73:6.54) (4.89:5.40:6.19))
     (PORT B (0.74:0.82:0.94) (0.74:0.82:0.94))
     (PORT C (7.79:8.59:9.80) (7.31:8.07:9.26))
     (PORT D (5.67:6.25:7.13) (5.27:5.82:6.68))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_35)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.12:7.84:8.96) (6.66:7.35:8.43))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (7.83:8.63:9.85) (7.43:8.21:9.42))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_162_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.17:4.60:5.25) (3.95:4.37:5.01))
     (PORT ALn (4.28:4.72:5.39) (4.07:4.49:5.16))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/data_out\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.56:11.63:13.29) (9.82:10.84:12.44))
     (PORT CLK (3.71:4.09:4.67) (3.46:3.82:4.38))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_10_set)
 (DELAY
  (ABSOLUTE
     (PORT D (5.88:6.48:7.40) (5.46:6.03:6.92))
     (PORT CLK (3.66:4.04:4.61) (3.39:3.74:4.30))
     (PORT EN (7.61:8.39:9.58) (7.21:7.96:9.13))
     (PORT ALn (6.39:7.04:8.04) (6.59:7.28:8.35))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.APB_32\.INTR_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.77) (0.60:0.67:0.76))
     (PORT CLK (3.74:4.12:4.71) (3.47:3.83:4.39))
     (PORT ALn (3.93:4.33:4.94) (3.65:4.03:4.62))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.95:9.08) (6.70:7.39:8.48))
     (PORT B (1.78:1.96:2.24) (1.73:1.91:2.20))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT D (6.13:6.76:7.72) (5.62:6.21:7.12))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_175_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.11:4.53:5.17) (3.93:4.34:4.97))
     (PORT ALn (5.74:6.33:7.23) (5.46:6.03:6.91))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.53:23.73:27.10) (19.98:22.07:25.32))
     (PORT CLK (3.71:4.09:4.67) (3.43:3.79:4.35))
     (PORT EN (9.71:10.70:12.22) (9.14:10.09:11.58))
     (PORT ALn (5.73:6.32:7.22) (5.45:6.02:6.91))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE MSS_RESET_N_F2M_ibuf\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.37:8.21:9.90) (8.45:9.37:11.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE MSS_RESET_N_F2M_ibuf\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.19:10.13:11.57) (9.03:9.97:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE MSS_RESET_N_F2M_ibuf\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.07:2.35:2.83) (2.10:2.37:2.83))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_143)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.84:2.03:2.33))
     (PORT B (6.62:7.30:8.33) (6.26:6.91:7.93))
     (PORT C (18.60:20.50:23.41) (17.35:19.15:21.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:9.74:11.12) (8.27:9.13:10.48))
     (PORT CLK (3.87:4.26:4.87) (3.59:3.97:4.55))
     (PORT EN (9.00:9.92:11.33) (8.49:9.37:10.76))
     (PORT ALn (3.92:4.32:4.94) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_249_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.78:12.98:14.83) (11.07:12.22:14.02))
     (PORT ALn (11.90:13.12:14.98) (11.20:12.36:14.18))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_283)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_24_set_RNINOSM)
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:4.70:5.37) (4.01:4.43:5.08))
     (PORT B (2.53:2.79:3.18) (2.40:2.65:3.04))
     (PORT C (2.53:2.79:3.19) (2.39:2.64:3.03))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[4\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (20.35:22.42:25.61) (18.79:20.75:23.81))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/PRDATA_iv_0_a2_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:5.90:6.74) (5.06:5.58:6.41))
     (PORT B (2.63:2.89:3.30) (2.50:2.76:3.17))
     (PORT C (7.92:8.73:9.97) (7.48:8.26:9.47))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.APB_32\.edge_both_RNO\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (2.93:3.24:3.71))
     (PORT B (9.01:9.93:11.34) (8.56:9.45:10.84))
     (PORT C (2.95:3.26:3.72) (2.83:3.13:3.59))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.23:3.69) (2.78:3.07:3.52))
     (PORT B (0.49:0.54:0.62) (0.47:0.52:0.60))
     (PORT C (7.91:8.72:9.96) (7.50:8.29:9.51))
     (PORT D (8.01:8.83:10.08) (7.50:8.29:9.51))
     (IOPATH A Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH B Y (3.14:3.46:3.96) (3.25:3.59:4.12))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_3__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (6.77:7.46:8.52) (6.38:7.04:8.08))
     (PORT B (11.81:13.01:14.86) (10.95:12.09:13.88))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_77_set_RNIBIHR)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.16:3.61) (2.71:2.99:3.43))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (2.59:2.85:3.26) (2.46:2.71:3.11))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_89_set_RNIGNAI)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (5.07:5.59:6.38) (4.72:5.21:5.98))
     (PORT C (3.66:4.03:4.61) (3.48:3.84:4.41))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_12)
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (6.95:7.65:8.74) (6.47:7.14:8.19))
     (PORT C (6.72:7.41:8.46) (6.26:6.91:7.93))
     (PORT D (0.74:0.81:0.93) (0.74:0.81:0.93))
     (IOPATH A Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.REG_GEN\.CONFIG_reg\[4\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.12:7.84:8.96) (6.66:7.35:8.43))
     (PORT CLK (3.93:4.33:4.95) (3.64:4.02:4.61))
     (PORT EN (9.21:10.14:11.59) (8.73:9.64:11.07))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_228)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.46:0.51:0.58))
     (PORT B (2.66:2.93:3.35) (2.53:2.79:3.20))
     (PORT C (9.91:10.92:12.47) (9.34:10.31:11.83))
     (PORT D (8.55:9.42:10.76) (8.01:8.84:10.14))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.48:4.93:5.63) (4.18:4.61:5.29))
     (PORT B (3.62:3.98:4.55) (3.38:3.73:4.28))
     (PORT C (8.41:9.26:10.58) (7.90:8.73:10.01))
     (PORT D (8.27:9.12:10.41) (7.76:8.57:9.83))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_128)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.56:6.34) (4.73:5.23:6.00))
     (PORT B (8.59:9.47:10.81) (8.06:8.90:10.21))
     (PORT C (15.55:17.13:19.57) (14.47:15.98:18.33))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_211_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.93:10.94:12.50) (9.41:10.39:11.92))
     (PORT ALn (5.70:6.28:7.17) (5.43:5.99:6.87))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_7\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.04:7.76:8.86) (6.58:7.26:8.33))
     (PORT B (2.01:2.22:2.53) (1.90:2.09:2.40))
     (PORT C (6.94:7.64:8.73) (6.51:7.18:8.24))
     (PORT D (7.00:7.72:8.81) (6.49:7.17:8.23))
     (IOPATH A Y (3.15:3.48:3.97) (3.33:3.68:4.22))
     (IOPATH B Y (1.91:2.11:2.41) (1.84:2.04:2.34))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH D Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.63:6.20:7.08) (5.23:5.77:6.62))
     (PORT B (6.38:7.04:8.04) (5.96:6.58:7.55))
     (PORT C (3.14:3.46:3.95) (2.93:3.23:3.71))
     (PORT D (3.72:4.10:4.69) (3.49:3.85:4.42))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.57:19.36:22.11) (16.40:18.11:20.78))
     (PORT CLK (3.95:4.35:4.97) (3.66:4.04:4.63))
     (PORT EN (7.34:8.09:9.24) (6.99:7.71:8.85))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_141)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (5.72:6.30:7.20) (5.39:5.95:6.83))
     (PORT C (17.11:18.85:21.53) (15.97:17.64:20.24))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.APB_32\.INTR_reg_282_0_o2_1_0\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.00:3.42) (2.64:2.91:3.34))
     (PORT B (2.66:2.93:3.34) (2.52:2.78:3.19))
     (PORT C (1.89:2.08:2.38) (1.77:1.96:2.25))
     (PORT D (0.51:0.56:0.64) (0.49:0.54:0.62))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH D Y (3.14:3.46:3.95) (3.28:3.62:4.16))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.65:15.04:17.18) (12.74:14.07:16.15))
     (PORT CLK (3.93:4.33:4.95) (3.65:4.03:4.63))
     (PORT EN (6.22:6.86:7.83) (5.93:6.55:7.51))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_270)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_ADDR_7_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB13)
 (DELAY
  (ABSOLUTE
     (PORT An (2.50:2.76:3.15) (2.48:2.73:3.14))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_172_rs_RNIK1KK)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.12:3.57) (2.68:2.96:3.40))
     (PORT B (5.06:5.58:6.37) (4.75:5.24:6.02))
     (PORT C (3.58:3.95:4.51) (3.40:3.75:4.30))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH C Y (0.59:0.65:0.74) (0.66:0.73:0.84))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.APB_32\.INTR_reg_35_0_0_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.52:2.78:3.19))
     (PORT B (5.71:6.29:7.18) (5.33:5.88:6.75))
     (PORT C (2.68:2.95:3.37) (2.53:2.79:3.20))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_13_set)
 (DELAY
  (ABSOLUTE
     (PORT D (15.04:16.58:18.93) (14.01:15.47:17.75))
     (PORT CLK (3.68:4.05:4.63) (3.41:3.77:4.32))
     (PORT EN (7.99:8.80:10.05) (7.53:8.32:9.54))
     (PORT ALn (9.14:10.07:11.50) (9.56:10.55:12.11))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[1\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.62:13.91:15.88) (11.73:12.95:14.86))
     (PORT CLK (3.64:4.01:4.58) (3.38:3.73:4.28))
     (PORT EN (5.92:6.52:7.45) (5.60:6.19:7.10))
     (PORT ALn (9.87:10.87:12.42) (9.23:10.19:11.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/wr_enable_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (7.29:8.03:9.18) (6.95:7.67:8.80))
     (PORT B (3.01:3.31:3.78) (2.88:3.18:3.65))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_229_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.30:11.35:12.96) (9.70:10.71:12.29))
     (PORT ALn (5.68:6.25:7.14) (5.38:5.95:6.82))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.46:6.01:6.87) (5.08:5.61:6.44))
     (PORT B (4.25:4.68:5.35) (4.01:4.43:5.09))
     (PORT C (5.37:5.92:6.76) (5.02:5.54:6.35))
     (IOPATH A Y (1.14:1.26:1.44) (1.06:1.17:1.34))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.REG_GEN\.CONFIG_reg\[3\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.18:10.12:11.56) (8.57:9.46:10.85))
     (PORT CLK (3.86:4.26:4.86) (3.57:3.94:4.52))
     (PORT EN (8.89:9.80:11.19) (8.39:9.27:10.63))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_277)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.45:15.93:18.19) (13.59:15.00:17.21))
     (PORT CLK (3.86:4.26:4.86) (3.58:3.95:4.53))
     (PORT EN (5.76:6.35:7.25) (5.48:6.05:6.95))
     (PORT ALn (4.09:4.51:5.15) (3.79:4.18:4.80))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_106)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:7.28:8.32) (6.17:6.81:7.81))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (4.34:4.78:5.46) (4.05:4.47:5.13))
     (PORT D (7.26:8.00:9.14) (6.74:7.45:8.54))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_22)
 (DELAY
  (ABSOLUTE
     (PORT A (6.25:6.89:7.87) (5.83:6.43:7.38))
     (PORT B (7.96:8.78:10.02) (7.45:8.23:9.44))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_11)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_149_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.02:11.05:12.62) (9.47:10.46:12.00))
     (PORT ALn (4.24:4.67:5.33) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[19\]\.REG_GEN\.CONFIG_reg\[19\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.73:11.83:13.51) (10.02:11.06:12.69))
     (PORT CLK (3.85:4.25:4.85) (3.56:3.93:4.51))
     (PORT EN (11.46:12.63:14.43) (10.84:11.97:13.73))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_151)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/GPOUT_reg_0_sqmuxa_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.39:7.29) (5.46:6.03:6.92))
     (PORT B (1.95:2.15:2.46) (1.85:2.04:2.34))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_34)
 (DELAY
  (ABSOLUTE
     (PORT A (5.00:5.51:6.29) (4.68:5.17:5.93))
     (PORT B (7.15:7.88:9.00) (6.68:7.38:8.47))
     (PORT C (15.47:17.05:19.47) (14.43:15.93:18.28))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_5_set)
 (DELAY
  (ABSOLUTE
     (PORT D (17.68:19.49:22.26) (16.45:18.16:20.83))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (10.18:11.21:12.81) (9.62:10.62:12.19))
     (PORT ALn (5.11:5.63:6.43) (5.28:5.83:6.69))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.70:17.30:19.76) (14.50:16.01:18.38))
     (PORT CLK (3.77:4.16:4.75) (3.49:3.85:4.42))
     (PORT EN (9.32:10.27:11.73) (8.78:9.69:11.12))
     (PORT ALn (4.15:4.57:5.22) (3.97:4.39:5.03))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_89)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.gpin1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.81:19.63:22.41) (16.46:18.17:20.85))
     (PORT CLK (3.76:4.15:4.74) (3.49:3.85:4.42))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[3\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_13)
 (DELAY
  (ABSOLUTE
     (PORT A (0.41:0.46:0.52) (0.41:0.45:0.51))
     (PORT B (5.20:5.73:6.54) (4.83:5.33:6.11))
     (PORT C (5.26:5.80:6.62) (4.91:5.42:6.22))
     (PORT D (0.74:0.82:0.94) (0.74:0.82:0.94))
     (IOPATH A Y (2.92:3.21:3.67) (3.13:3.45:3.96))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.REG_GEN\.CONFIG_reg\[15\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.04:11.06:12.64) (9.43:10.41:11.94))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.94:4.52))
     (PORT EN (5.76:6.35:7.25) (5.51:6.08:6.98))
     (PORT ALn (4.07:4.49:5.13) (3.77:4.17:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_11\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.14:2.45) (1.86:2.06:2.36))
     (PORT B (3.60:3.96:4.53) (3.37:3.72:4.27))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.75) (0.58:0.64:0.73))
     (PORT CLK (3.78:4.17:4.76) (3.51:3.87:4.45))
     (PORT ALn (3.88:4.28:4.88) (3.61:3.98:4.57))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_220)
 (DELAY
  (ABSOLUTE
     (PORT A (5.14:5.67:6.48) (4.81:5.31:6.09))
     (PORT B (8.79:9.69:11.07) (8.23:9.09:10.43))
     (PORT C (19.67:21.67:24.75) (18.39:20.31:23.30))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[27\]\.REG_GEN\.CONFIG_reg\[27\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.51:11.59:13.23) (9.84:10.87:12.47))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.94:4.52))
     (PORT EN (7.44:8.20:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.05:4.46:5.09) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_53)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[9\]\.APB_32\.edge_both_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:8.88:10.14) (7.57:8.36:9.59))
     (PORT B (9.96:10.98:12.54) (9.48:10.47:12.01))
     (PORT C (3.70:4.07:4.65) (3.44:3.80:4.36))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB5)
 (DELAY
  (ABSOLUTE
     (PORT An (2.35:2.58:2.95) (2.24:2.47:2.84))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_245)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_45)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_1_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (2.56:2.82:3.22) (2.43:2.68:3.07))
     (PORT C (1.86:2.05:2.34) (1.79:1.98:2.27))
     (PORT D (6.83:7.53:8.60) (6.40:7.07:8.11))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_118)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_222)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.62) (1.96:2.16:2.48))
     (PORT B (8.94:9.85:11.25) (8.36:9.23:10.59))
     (PORT C (12.11:13.34:15.24) (11.22:12.39:14.22))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_136_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.96:12.08:13.80) (10.34:11.42:13.10))
     (PORT ALn (7.03:7.75:8.85) (6.67:7.36:8.45))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_129_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.47:14.84:16.95) (12.62:13.93:15.99))
     (PORT ALn (7.10:7.83:8.94) (6.70:7.39:8.48))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[14\]\.REG_GEN\.CONFIG_reg\[14\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.90:10.91:12.46) (9.32:10.29:11.80))
     (PORT CLK (3.78:4.17:4.76) (3.50:3.87:4.44))
     (PORT EN (4.29:4.73:5.40) (4.09:4.52:5.19))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[28\]\.REG_GEN\.CONFIG_reg\[28\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.72:7.41:8.46) (6.32:6.98:8.01))
     (PORT CLK (3.85:4.24:4.85) (3.56:3.93:4.51))
     (PORT EN (7.27:8.01:9.14) (6.92:7.64:8.76))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/edge_pos_2_sqmuxa_6_i_0)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.45) (1.81:2.00:2.30))
     (PORT B (6.52:7.19:8.21) (6.06:6.69:7.68))
     (PORT C (7.57:8.34:9.52) (7.02:7.76:8.90))
     (PORT D (7.08:7.80:8.91) (6.62:7.31:8.39))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.81:0.90:1.02) (0.79:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE MSS_RESET_N_F2M_ibuf\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_174_rs_RNIPG6V)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:2.99:3.41) (2.57:2.83:3.25))
     (PORT B (2.83:3.11:3.56) (2.65:2.93:3.36))
     (PORT C (3.62:3.99:4.56) (3.40:3.75:4.31))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_36_set)
 (DELAY
  (ABSOLUTE
     (PORT D (8.31:9.16:10.46) (7.75:8.55:9.81))
     (PORT CLK (3.72:4.10:4.68) (3.45:3.81:4.37))
     (PORT EN (8.04:8.85:10.11) (7.58:8.37:9.60))
     (PORT ALn (3.66:4.03:4.61) (3.71:4.10:4.70))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_22)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST_RNO_23)
 (DELAY
  (ABSOLUTE
     (PORT A (4.44:4.89:5.58) (4.16:4.60:5.28))
     (PORT B (2.07:2.28:2.60) (1.94:2.14:2.46))
     (PORT C (3.32:3.66:4.18) (3.14:3.47:3.98))
     (PORT D (6.42:7.07:8.08) (6.05:6.68:7.66))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_70)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.INTR_reg\[23\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.59:0.66:0.75))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.50))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.edge_pos_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.92:4.48) (3.32:3.66:4.20))
     (PORT B (8.38:9.23:10.54) (7.91:8.73:10.02))
     (PORT C (2.89:3.18:3.64) (2.74:3.02:3.47))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.INTR_reg_204_0_o2_0_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.44:0.49:0.56))
     (PORT B (2.89:3.18:3.63) (2.77:3.05:3.50))
     (PORT C (3.08:3.39:3.88) (2.95:3.26:3.74))
     (PORT D (3.76:4.15:4.74) (3.52:3.88:4.45))
     (IOPATH A Y (2.92:3.46:3.95) (3.13:3.62:4.16))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_43)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_15_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.05:10.33) (7.69:8.49:9.74))
     (PORT CLK (3.85:4.24:4.85) (3.56:3.93:4.51))
     (PORT EN (5.75:6.33:7.23) (5.46:6.03:6.92))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_123)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.55) (3.36:3.71:4.26))
     (PORT B (7.10:7.82:8.93) (6.66:7.35:8.43))
     (PORT C (14.77:16.28:18.59) (13.71:15.14:17.37))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_pos\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.77) (0.60:0.66:0.76))
     (PORT CLK (3.73:4.11:4.70) (3.46:3.82:4.38))
     (PORT EN (10.23:11.27:12.88) (9.70:10.71:12.28))
     (PORT ALn (3.90:4.30:4.91) (3.63:4.00:4.59))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.23:9.07:10.35) (7.74:8.55:9.81))
     (PORT CLK (3.86:4.25:4.86) (3.57:3.94:4.52))
     (PORT EN (6.19:6.82:7.79) (5.90:6.51:7.47))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_8_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.78:20.70:23.64) (17.67:19.51:22.38))
     (PORT CLK (3.76:4.14:4.73) (3.49:3.85:4.42))
     (PORT EN (4.46:4.91:5.61) (4.27:4.71:5.41))
     (PORT ALn (5.76:6.34:7.25) (5.47:6.04:6.93))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[12\]\.REG_GEN\.CONFIG_reg\[12\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.97:9.90:11.36))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (5.80:6.39:7.29) (5.55:6.13:7.03))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[7\]\.APB_32\.INTR_reg_100_0_o2_0_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.60:2.86:3.27) (2.51:2.78:3.19))
     (PORT B (3.64:4.01:4.58) (3.40:3.75:4.30))
     (PORT C (2.71:2.99:3.41) (2.58:2.85:3.27))
     (PORT D (0.52:0.57:0.66) (0.49:0.55:0.63))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH D Y (3.28:3.61:4.13) (3.48:3.84:4.40))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.INTR_reg_204_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.62:3.98:4.55) (3.38:3.73:4.28))
     (PORT B (5.93:6.54:7.46) (5.55:6.13:7.03))
     (PORT C (10.87:11.98:13.68) (10.17:11.23:12.89))
     (PORT D (7.47:8.23:9.40) (6.99:7.72:8.86))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (3.28:3.61:4.13) (3.48:3.84:4.40))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[4\]\.gpin1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.42:18.09:20.66) (15.16:16.74:19.20))
     (PORT CLK (3.91:4.31:4.93) (3.63:4.00:4.59))
     (PORT ALn (4.00:4.40:5.03) (3.71:4.09:4.69))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_222)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_142)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_60)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_27_i)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.23:3.69) (2.77:3.06:3.51))
     (PORT B (5.66:6.24:7.12) (5.30:5.85:6.71))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_215)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[4\]\/U0\/U_IOOUTFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.67:6.25:7.13) (5.31:5.87:6.73))
     (PORT B (2.69:2.97:3.39) (2.58:2.85:3.26))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.46:0.51:0.58))
     (PORT B (3.75:4.13:4.72) (3.50:3.86:4.43))
     (PORT C (7.47:8.24:9.41) (7.08:7.82:8.97))
     (PORT D (7.61:8.39:9.58) (7.17:7.92:9.08))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[8\]\.REG_GEN\.CONFIG_reg\[8\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.24:10.19:11.63) (8.72:9.63:11.05))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.50))
     (PORT EN (6.05:6.67:7.62) (5.74:6.34:7.28))
     (PORT ALn (3.96:4.36:4.98) (3.67:4.05:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.17:20.03:22.87) (17.08:18.86:21.64))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.52))
     (PORT EN (6.27:6.91:7.89) (5.95:6.57:7.53))
     (PORT ALn (3.95:4.35:4.97) (3.67:4.06:4.65))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_104)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_251_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (14.77:16.28:18.59) (13.92:15.37:17.64))
     (PORT ALn (5.65:6.23:7.11) (5.37:5.93:6.81))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.INTR_reg_308_0_o2_0_0\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.66:4.03:4.61) (3.47:3.84:4.40))
     (PORT B (3.12:3.44:3.92) (2.95:3.25:3.73))
     (PORT C (2.72:3.00:3.43) (2.56:2.83:3.24))
     (PORT D (0.47:0.52:0.60) (0.45:0.50:0.58))
     (IOPATH A Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH B Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH C Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH D Y (3.28:3.61:4.13) (3.48:3.84:4.40))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.APB_32\.INTR_reg\[25\])
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.58:0.64:0.74))
     (PORT CLK (3.87:4.26:4.86) (3.58:3.96:4.54))
     (PORT ALn (3.98:4.38:5.01) (3.69:4.07:4.67))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_121)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.06:4.64) (3.44:3.79:4.35))
     (PORT B (5.39:5.94:6.79) (5.06:5.59:6.42))
     (PORT C (21.97:24.22:27.66) (20.54:22.68:26.02))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_185_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.25:4.68:5.35) (4.03:4.45:5.11))
     (PORT ALn (4.23:4.66:5.32) (4.05:4.47:5.13))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_118_set)
 (DELAY
  (ABSOLUTE
     (PORT D (14.93:16.46:18.79) (13.92:15.37:17.64))
     (PORT CLK (3.72:4.09:4.68) (3.45:3.81:4.37))
     (PORT EN (11.11:12.25:13.99) (10.50:11.60:13.30))
     (PORT ALn (3.74:4.13:4.71) (3.82:4.21:4.83))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_25_set_RNI0VMT)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.59:2.86:3.26) (2.47:2.73:3.13))
     (PORT C (2.63:2.89:3.30) (2.53:2.79:3.20))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_53)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.14:2.45) (1.83:2.02:2.32))
     (PORT B (7.72:8.51:9.72) (7.20:7.95:9.13))
     (PORT C (9.70:10.69:12.21) (8.97:9.90:11.36))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.85:13.06:14.91) (11.10:12.25:14.06))
     (PORT CLK (3.83:4.22:4.82) (3.56:3.93:4.51))
     (PORT EN (4.40:4.84:5.53) (4.21:4.65:5.33))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_127)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[11\]\.APB_32\.GPOUT_reg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.68:7.37:8.41) (6.33:6.99:8.02))
     (PORT CLK (3.79:4.18:4.77) (3.51:3.88:4.45))
     (PORT EN (8.07:8.90:10.16) (7.62:8.41:9.65))
     (PORT ALn (3.97:4.38:5.00) (3.69:4.08:4.68))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_11_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.14:22.20:25.35) (18.70:20.64:23.69))
     (PORT CLK (3.79:4.18:4.78) (3.51:3.88:4.45))
     (PORT EN (6.34:6.98:7.97) (6.01:6.64:7.61))
     (PORT ALn (5.68:6.26:7.15) (5.41:5.97:6.86))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.17:15.61:17.83) (13.21:14.59:16.74))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.03:4.62))
     (PORT EN (5.96:6.57:7.50) (5.67:6.26:7.18))
     (PORT ALn (4.06:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[10\]\.REG_GEN\.CONFIG_reg\[10\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.41:11.47:13.10) (9.75:10.76:12.35))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.59))
     (PORT EN (5.82:6.41:7.32) (5.52:6.10:7.00))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_2_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_102)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:2.20:2.51) (1.86:2.06:2.36))
     (PORT B (10.02:11.04:12.61) (9.39:10.37:11.90))
     (PORT C (11.51:12.68:14.49) (10.63:11.73:13.46))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.78:0.86:0.98) (0.75:0.83:0.96))
     (IOPATH C Y (1.91:2.11:2.41) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_32)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.45) (1.84:2.03:2.33))
     (PORT B (5.96:6.57:7.50) (5.59:6.18:7.09))
     (PORT C (12.04:13.27:15.15) (11.11:12.27:14.08))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_2_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQS_TMATCH_0_IN_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1)
 (DELAY
  (ABSOLUTE
     (PORT An (2.50:2.75:3.14) (2.48:2.74:3.14))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.APB_32\.INTR_reg_217_0\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.50:0.57))
     (PORT B (3.56:3.92:4.48) (3.34:3.68:4.23))
     (PORT C (8.56:9.44:10.78) (8.08:8.92:10.24))
     (PORT D (6.75:7.44:8.50) (6.38:7.04:8.08))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_196_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.93:12.04:13.75) (10.30:11.37:13.04))
     (PORT ALn (5.78:6.37:7.27) (5.49:6.07:6.96))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.36:11.42:13.04) (9.69:10.70:12.27))
     (PORT CLK (3.91:4.31:4.92) (3.62:4.00:4.58))
     (PORT EN (5.89:6.49:7.41) (5.59:6.17:7.08))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT B (2.64:2.91:3.32) (2.50:2.76:3.16))
     (PORT C (5.15:5.68:6.49) (4.89:5.40:6.20))
     (PORT D (4.60:5.07:5.79) (4.35:4.80:5.51))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.79:4.18:4.77) (3.53:3.90:4.47))
     (PORT B (0.45:0.49:0.56) (0.43:0.48:0.55))
     (PORT C (0.69:0.76:0.87) (0.68:0.75:0.87))
     (PORT D (8.08:8.90:10.17) (7.57:8.36:9.60))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_112)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:2.79:3.19) (2.42:2.67:3.06))
     (PORT B (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT C (0.75:0.82:0.94) (0.75:0.82:0.94))
     (PORT D (8.55:9.42:10.76) (8.01:8.84:10.14))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_0_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.86:18.58:21.22) (15.60:17.23:19.77))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.36))
     (PORT EN (7.48:8.24:9.41) (7.08:7.82:8.97))
     (PORT ALn (4.22:4.65:5.31) (4.04:4.47:5.12))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.APB_32\.GPOUT_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.47:11.54:13.18) (9.93:10.96:12.58))
     (PORT CLK (3.77:4.15:4.74) (3.50:3.87:4.44))
     (PORT EN (7.51:8.28:9.45) (7.11:7.85:9.00))
     (PORT ALn (3.91:4.31:4.92) (3.64:4.02:4.61))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[31\]\.REG_GEN\.CONFIG_reg\[31\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.51:14.89:17.00) (12.65:13.97:16.02))
     (PORT CLK (4.00:4.41:5.03) (3.71:4.09:4.69))
     (PORT EN (5.89:6.49:7.41) (5.59:6.17:7.08))
     (PORT ALn (4.05:4.46:5.10) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_186_rs_RNI5E981)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.55:6.34) (4.70:5.19:5.95))
     (PORT B (2.59:2.85:3.25) (2.49:2.75:3.16))
     (PORT C (2.61:2.88:3.29) (2.48:2.74:3.14))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.37:8.12:9.27) (6.86:7.57:8.69))
     (PORT B (1.82:2.01:2.29) (1.75:1.94:2.22))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT D (5.56:6.13:7.00) (5.15:5.68:6.52))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_134_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.69:11.78:13.45) (10.06:11.10:12.74))
     (PORT ALn (4.24:4.67:5.34) (4.06:4.48:5.14))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_1_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.38:7.28) (5.36:5.92:6.79))
     (PORT B (0.47:0.52:0.59) (0.45:0.50:0.57))
     (PORT C (0.75:0.83:0.94) (0.75:0.82:0.95))
     (PORT D (7.61:8.39:9.58) (7.17:7.92:9.08))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_0_a2_0_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.28:9.13:10.42) (7.85:8.67:9.95))
     (PORT B (3.69:4.07:4.65) (3.46:3.81:4.38))
     (IOPATH A Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH B Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_98)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_58_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.87:14.18:16.19) (11.98:13.22:15.17))
     (PORT CLK (3.80:4.19:4.79) (3.53:3.89:4.47))
     (PORT EN (7.37:8.13:9.28) (6.99:7.72:8.86))
     (PORT ALn (3.70:4.08:4.66) (3.76:4.15:4.76))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.20:9.04:10.32) (7.73:8.54:9.80))
     (PORT B (7.08:7.80:8.91) (6.66:7.35:8.43))
     (PORT C (5.72:6.30:7.20) (5.35:5.91:6.78))
     (PORT D (1.93:2.12:2.43) (1.81:1.99:2.29))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_both_2_sqmuxa_14_i_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:3.73:4.26) (3.22:3.56:4.09))
     (PORT B (3.25:3.58:4.09) (3.14:3.46:3.98))
     (IOPATH A Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_243_rs_RNIP2DD)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (5.03:5.55:6.33) (4.71:5.20:5.97))
     (PORT C (4.25:4.69:5.35) (3.99:4.41:5.06))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.00:3.43) (2.59:2.86:3.28))
     (PORT B (0.48:0.53:0.61) (0.47:0.52:0.60))
     (PORT C (0.75:0.82:0.94) (0.75:0.82:0.94))
     (PORT D (8.22:9.06:10.34) (7.71:8.51:9.76))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_100)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[26\]\.REG_GEN\.CONFIG_reg\[26\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.41:23.59:26.95) (19.91:21.98:25.22))
     (PORT CLK (3.91:4.30:4.91) (3.62:4.00:4.58))
     (PORT EN (7.34:8.09:9.24) (6.93:7.65:8.78))
     (PORT ALn (4.04:4.45:5.08) (3.74:4.13:4.74))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.57:9.45:10.79) (8.07:8.91:10.22))
     (PORT CLK (3.95:4.35:4.97) (3.65:4.04:4.63))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_139)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_135)
 (DELAY
  (ABSOLUTE
     (PORT B (28.22:31.10:35.51) (26.17:28.89:33.15))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_3\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:8.14:9.29) (6.93:7.65:8.78))
     (PORT B (7.28:8.03:9.17) (6.76:7.46:8.56))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_22_set)
 (DELAY
  (ABSOLUTE
     (PORT D (12.85:14.17:16.18) (11.95:13.19:15.14))
     (PORT CLK (3.82:4.20:4.80) (3.55:3.92:4.49))
     (PORT EN (13.40:14.76:16.86) (12.64:13.96:16.01))
     (PORT ALn (5.15:5.67:6.48) (5.27:5.82:6.68))
     (IOPATH ALn Q (3.62:3.99:4.55) ())
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_280)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_102)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_217)
 (DELAY
  (ABSOLUTE
     (PORT A (1.88:2.07:2.37) (1.78:1.96:2.25))
     (PORT B (9.04:9.96:11.38) (8.46:9.34:10.72))
     (PORT C (15.34:16.91:19.31) (14.27:15.76:18.08))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.24:10.19:11.63) (8.72:9.63:11.05))
     (PORT CLK (4.02:4.43:5.06) (3.72:4.11:4.72))
     (PORT EN (5.99:6.60:7.54) (5.71:6.30:7.23))
     (PORT ALn (4.07:4.49:5.12) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.11:5.63:6.43) (4.81:5.31:6.09))
     (PORT B (0.45:0.49:0.56) (0.44:0.48:0.55))
     (PORT C (0.70:0.77:0.88) (0.69:0.76:0.87))
     (PORT D (8.01:8.83:10.08) (7.51:8.29:9.51))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB2)
 (DELAY
  (ABSOLUTE
     (PORT An (2.46:2.72:3.10) (2.45:2.70:3.10))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_211)
 (DELAY
  (ABSOLUTE
     (PORT A (1.97:2.17:2.48) (1.83:2.02:2.32))
     (PORT B (7.28:8.02:9.16) (6.81:7.52:8.63))
     (PORT C (13.96:15.38:17.57) (12.89:14.23:16.33))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.97:6.58:7.51) (5.56:6.14:7.05))
     (PORT B (4.96:5.47:6.24) (4.64:5.12:5.87))
     (PORT C (5.52:6.08:6.94) (5.17:5.70:6.55))
     (PORT D (5.81:6.40:7.31) (5.44:6.00:6.89))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/edge_neg_2_sqmuxa_11_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:3.73:4.26) (3.22:3.56:4.08))
     (PORT B (3.25:3.59:4.09) (3.14:3.46:3.98))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[6\]\.REG_GEN\.CONFIG_reg\[6\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.50:10.47:11.96) (8.86:9.79:11.23))
     (PORT CLK (3.84:4.23:4.83) (3.55:3.92:4.50))
     (PORT EN (4.42:4.87:5.57) (4.22:4.66:5.35))
     (PORT ALn (4.06:4.48:5.11) (3.76:4.15:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_132_rs_RNIOCGF)
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:2.90:3.31) (2.50:2.77:3.17))
     (PORT B (3.66:4.04:4.61) (3.49:3.85:4.42))
     (PORT C (3.78:4.17:4.76) (3.51:3.88:4.45))
     (IOPATH A Y (1.38:1.52:1.73) (1.41:1.56:1.79))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.57:1.73:1.97) (1.56:1.72:1.98))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[20\]\.REG_GEN\.CONFIG_reg\[20\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.83:7.53:8.60) (6.41:7.07:8.12))
     (PORT CLK (3.91:4.31:4.92) (3.62:3.99:4.58))
     (PORT EN (7.52:8.29:9.46) (7.09:7.83:8.99))
     (PORT ALn (4.06:4.47:5.11) (3.76:4.15:4.76))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE GPIO_OUT_obuf\[1\]\/U0\/U_IOENFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.80:3.09:3.53) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_287)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_7)
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE GPIO_IN_ibuf\[4\]\/U0\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_9\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (1.87:2.06:2.35) (1.76:1.95:2.24))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (5.74:6.33:7.22) (5.37:5.93:6.80))
     (PORT D (5.49:6.05:6.91) (5.11:5.64:6.47))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.61:17.20:19.65) (14.57:16.09:18.46))
     (PORT CLK (3.60:3.97:4.53) (3.34:3.69:4.23))
     (PORT EN (10.13:11.17:12.75) (9.63:10.63:12.20))
     (PORT ALn (5.66:6.24:7.13) (5.39:5.95:6.82))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_6_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_41)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[25\]\.REG_GEN\.CONFIG_reg\[25\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.62:9.50:10.85) (8.06:8.90:10.21))
     (PORT CLK (3.86:4.26:4.86) (3.57:3.94:4.52))
     (PORT EN (7.34:8.09:9.24) (6.99:7.71:8.85))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_106_set_RNINRVV)
 (DELAY
  (ABSOLUTE
     (PORT A (2.62:2.88:3.29) (2.53:2.79:3.20))
     (PORT B (0.41:0.45:0.51) (0.40:0.44:0.51))
     (PORT C (2.66:2.94:3.35) (2.53:2.79:3.20))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.GPOUT_reg\[23\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.50:11.57:13.21) (9.86:10.88:12.49))
     (PORT CLK (3.83:4.22:4.82) (3.55:3.92:4.50))
     (PORT EN (7.60:8.38:9.57) (7.19:7.94:9.11))
     (PORT ALn (3.94:4.34:4.96) (3.66:4.04:4.63))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.33:5.87:6.71) (4.99:5.51:6.33))
     (PORT B (2.52:2.77:3.17) (2.39:2.63:3.02))
     (PORT C (5.06:5.58:6.37) (4.75:5.25:6.02))
     (PORT D (6.36:7.01:8.01) (5.99:6.61:7.58))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[5\]\.REG_GEN\.CONFIG_reg\[5\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.17:10.10:11.54) (8.55:9.44:10.83))
     (PORT CLK (3.85:4.24:4.84) (3.57:3.94:4.53))
     (PORT EN (7.44:8.19:9.36) (7.02:7.75:8.90))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_13)
 (DELAY
  (ABSOLUTE
     (PORT A (7.19:7.93:9.05) (6.78:7.49:8.59))
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[1\]\.REG_GEN\.CONFIG_reg\[1\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:9.90:11.31) (8.37:9.24:10.60))
     (PORT CLK (3.84:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (9.73:10.73:12.25) (9.20:10.15:11.65))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_233)
 (DELAY
  (ABSOLUTE
     (PORT A (1.92:2.12:2.42) (1.82:2.01:2.30))
     (PORT B (7.14:7.87:8.99) (6.67:7.37:8.45))
     (PORT C (16.72:18.43:21.05) (15.55:17.17:19.70))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.17:10.10:11.54) (8.55:9.44:10.83))
     (PORT CLK (3.94:4.34:4.95) (3.65:4.03:4.63))
     (PORT EN (4.33:4.77:5.45) (4.16:4.59:5.27))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.63:16.12:18.42) (13.58:15.00:17.21))
     (PORT CLK (3.61:3.98:4.55) (3.35:3.70:4.25))
     (PORT EN (8.82:9.72:11.10) (8.37:9.24:10.61))
     (PORT ALn (4.28:4.72:5.38) (4.08:4.50:5.16))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE FIC_MSS_0\/MMUART_0_TXD_PAD\/U_IOOUT)
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB12)
 (DELAY
  (ABSOLUTE
     (PORT An (2.50:2.75:3.14) (2.47:2.73:3.13))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[13\]\.REG_GEN\.CONFIG_reg\[13\]\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.45:13.72:15.67) (11.66:12.88:14.77))
     (PORT CLK (3.92:4.32:4.93) (3.63:4.01:4.60))
     (PORT EN (4.40:4.85:5.53) (4.21:4.65:5.33))
     (PORT ALn (4.04:4.46:5.09) (3.75:4.14:4.75))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE GPIO_OUT_obuf\[3\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.65:31.91:38.13) (15.58:26.69:32.36))
     (IOPATH OIN_VDD PAD_P (13.25:14.67:17.53) (13.59:15.10:18.30))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_OUT_obuf\[3\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_P EIN_VDD (7.55:8.51:10.40) (7.73:8.69:10.55))
     (IOPATH OIN_P OIN_VDD (5.71:6.43:7.86) (6.12:6.89:8.36))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE GPIO_OUT_obuf\[3\]\/U0\/U_IOTRI)
 (DELAY
  (ABSOLUTE
     (PORT D (9.57:10.55:12.04) (8.89:9.81:11.26))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_194_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (14.61:16.10:18.38) (13.74:15.17:17.40))
     (PORT ALn (5.76:6.34:7.24) (5.49:6.06:6.95))
     (IOPATH ALn Q () (4.65:5.13:5.89))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.93:1.07))
     (IOPATH D Q (2.41:2.66:3.03) (2.21:2.44:2.80))
     (IOPATH SLn Q (2.44:2.69:3.07) (3.00:3.32:3.81))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.60:2.87:3.30))
     (SETUP (negedge D) (negedge CLK) (2.16:2.39:2.74))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.61:2.89:3.31))
     (SETUP (negedge SLn) (negedge CLK) (3.21:3.55:4.07))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15__RNIIISL\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (5.00:5.51:6.29) (4.68:5.17:5.93))
     (PORT C (2.87:3.16:3.61) (2.71:2.99:3.43))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.68:8.46:9.66) (7.21:7.96:9.13))
     (PORT B (1.97:2.17:2.48) (1.84:2.03:2.33))
     (PORT C (5.54:6.10:6.97) (5.17:5.71:6.55))
     (PORT D (5.45:6.00:6.86) (5.11:5.64:6.47))
     (IOPATH A Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.96:5.46:6.24) (4.64:5.12:5.87))
     (PORT B (0.74:0.81:0.93) (0.74:0.81:0.93))
     (PORT C (7.55:8.32:9.50) (7.11:7.85:9.01))
     (PORT D (6.93:7.63:8.72) (6.48:7.15:8.21))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH C Y (2.82:3.52:4.01) (3.01:3.70:4.24))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_16_set_RNI1UDI)
 (DELAY
  (ABSOLUTE
     (PORT A (0.42:0.46:0.53) (0.41:0.45:0.52))
     (PORT B (2.85:3.14:3.59) (2.69:2.97:3.41))
     (PORT C (3.84:4.23:4.83) (3.60:3.98:4.56))
     (IOPATH A Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH B Y (0.59:0.65:0.74) (0.66:0.73:0.84))
     (IOPATH C Y (1.38:1.52:1.73) (1.41:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_39)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE GPIO_IN_ibuf\[4\]\/U0\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE FCCC_0\/GL1_INST\/U0_RGB1_RGB11)
 (DELAY
  (ABSOLUTE
     (PORT An (2.49:2.75:3.14) (2.47:2.73:3.13))
     (IOPATH An YL (1.99:2.20:2.51) (1.44:1.59:1.82))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_55)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_15_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.55:18.24:20.83) (15.44:17.04:19.56))
     (PORT CLK (3.80:4.19:4.78) (3.52:3.88:4.46))
     (PORT EN (5.91:6.51:7.44) (5.61:6.20:7.11))
     (PORT ALn (5.71:6.29:7.18) (5.44:6.01:6.89))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_81_set)
 (DELAY
  (ABSOLUTE
     (PORT D (17.50:19.28:22.02) (16.27:17.96:20.61))
     (PORT CLK (3.71:4.08:4.67) (3.43:3.79:4.35))
     (PORT EN (8.57:9.45:10.79) (8.12:8.96:10.28))
     (PORT ALn (7.80:8.59:9.81) (8.11:8.95:10.27))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[16\]\.REG_GEN\.CONFIG_reg\[16\]2_0_a4_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.81:8.91) (6.64:7.34:8.42))
     (PORT B (10.79:11.89:13.58) (10.12:11.17:12.82))
     (PORT C (5.18:5.71:6.52) (4.88:5.39:6.19))
     (PORT D (5.14:5.66:6.47) (4.80:5.30:6.08))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.14:3.46:3.95) (3.28:3.62:4.16))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:3.94:4.50) (3.34:3.69:4.23))
     (PORT B (0.40:0.44:0.50) (0.39:0.43:0.49))
     (PORT C (0.71:0.78:0.89) (0.69:0.77:0.88))
     (PORT D (9.85:10.86:12.40) (9.24:10.20:11.71))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_145_rs)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.24:11.28:12.88) (9.64:10.64:12.21))
     (PORT ALn (5.68:6.26:7.15) (5.38:5.94:6.81))
     (IOPATH ALn Q () (4.71:5.20:5.97))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.95:1.09))
     (IOPATH D Q (2.44:2.69:3.07) (2.16:2.38:2.73))
     (IOPATH SLn Q (2.48:2.73:3.12) (3.04:3.36:3.86))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (WIDTH (posedge CLK) (0.66:0.66:0.66))
     (WIDTH (negedge CLK) (0.57:0.57:0.57))
     (SETUP (posedge D) (negedge CLK) (2.62:2.89:3.32))
     (SETUP (negedge D) (negedge CLK) (2.07:2.28:2.62))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (2.66:2.93:3.37))
     (SETUP (negedge SLn) (negedge CLK) (3.26:3.60:4.13))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[15\]\.APB_32\.INTR_reg_204_0_o2_1_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.52:0.57:0.65) (0.49:0.54:0.62))
     (PORT B (2.85:3.14:3.59) (2.74:3.03:3.48))
     (PORT C (3.58:3.95:4.51) (3.40:3.76:4.31))
     (PORT D (3.11:3.43:3.92) (2.97:3.28:3.76))
     (IOPATH A Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_14)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:2.15:2.46) (1.84:2.03:2.33))
     (PORT B (3.86:4.25:4.86) (3.66:4.04:4.63))
     (PORT C (19.13:21.09:24.08) (17.82:19.67:22.57))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_50)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB")
 (INSTANCE MSS_RESET_N_F2M_ibuf_RNIBBDD\/U0_RGB1_RGB0)
 (DELAY
  (ABSOLUTE
     (PORT An (2.30:2.53:2.89) (2.18:2.41:2.77))
     (IOPATH An YR (1.99:2.19:2.50) (1.44:1.59:1.82))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (5.36:5.36:5.36))
     (WIDTH (negedge An) (4.93:4.93:4.93))
     (SETUP (posedge ENn) (negedge An) (1.75:1.93:2.21))
     (SETUP (negedge ENn) (negedge An) (1.38:1.53:1.75))
     (HOLD (posedge ENn) (negedge An) (0.18:0.20:0.23))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_4\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.50:8.56) (6.34:7.00:8.03))
     (PORT B (7.00:7.71:8.81) (6.57:7.26:8.33))
     (PORT C (2.05:2.26:2.58) (1.93:2.13:2.44))
     (PORT D (1.06:1.17:1.33) (1.02:1.13:1.29))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.06:4.64) (3.44:3.80:4.36))
     (PORT B (0.46:0.50:0.57) (0.44:0.48:0.55))
     (PORT C (8.90:9.81:11.20) (8.41:9.29:10.66))
     (PORT D (9.71:10.71:12.23) (9.18:10.13:11.63))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_203_rs_RNIHO59)
 (DELAY
  (ABSOLUTE
     (PORT A (0.44:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (3.51:3.87:4.42) (3.30:3.64:4.17))
     (PORT C (2.51:2.77:3.16) (2.42:2.68:3.07))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_6\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.03:8.85:10.11) (7.52:8.30:9.52))
     (PORT B (8.02:8.83:10.09) (7.55:8.34:9.56))
     (PORT C (1.94:2.13:2.44) (1.82:2.01:2.31))
     (PORT D (5.27:5.80:6.63) (4.94:5.45:6.26))
     (IOPATH A Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_2__1_sqmuxa_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (1.94:2.13:2.44) (1.86:2.05:2.36))
     (PORT B (13.92:15.34:17.52) (12.96:14.31:16.42))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_166)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.45:6.00:6.85) (5.07:5.59:6.42))
     (PORT B (0.46:0.50:0.58) (0.45:0.49:0.56))
     (PORT C (8.90:9.81:11.20) (8.41:9.29:10.66))
     (PORT D (9.71:10.71:12.23) (9.18:10.13:11.63))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[21\]\.REG_GEN\.CONFIG_reg\[21\]\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.22:13.46:15.37) (11.39:12.57:14.43))
     (PORT CLK (3.94:4.34:4.96) (3.65:4.03:4.63))
     (PORT EN (4.33:4.77:5.45) (4.16:4.59:5.27))
     (PORT ALn (4.07:4.49:5.13) (3.78:4.17:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_6_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.02:22.07:25.20) (18.59:20.53:23.55))
     (PORT CLK (3.69:4.07:4.64) (3.43:3.78:4.34))
     (PORT EN (10.83:11.94:13.63) (10.22:11.29:12.95))
     (PORT ALn (11.58:12.76:14.57) (10.91:12.05:13.82))
     (IOPATH ALn Q () (3.77:4.16:4.77))
     (IOPATH CLK Q (0.73:0.80:0.92) (0.86:0.96:1.10))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.82:3.10:3.54))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.02:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.31:1.44:1.65))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge EN) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.65:0.72:0.82))
     (SETUP (negedge SLn) (posedge CLK) (2.70:2.97:3.39))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_76)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_68_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.36:12.52:14.29) (10.49:11.58:13.29))
     (PORT CLK (3.80:4.19:4.79) (3.53:3.90:4.48))
     (PORT EN (9.61:10.59:12.10) (9.03:9.97:11.44))
     (PORT ALn (3.70:4.08:4.66) (3.76:4.15:4.76))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_40)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:7.28:8.32) (6.17:6.81:7.81))
     (PORT B (1.86:2.05:2.34) (1.79:1.98:2.27))
     (PORT C (4.18:4.61:5.26) (3.93:4.34:4.98))
     (PORT D (7.26:8.00:9.14) (6.75:7.45:8.55))
     (IOPATH A Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg_9_0_0_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:5.55:6.34) (4.71:5.20:5.96))
     (PORT B (6.74:7.42:8.48) (6.26:6.92:7.94))
     (PORT C (1.82:2.01:2.29) (1.72:1.90:2.18))
     (PORT D (1.84:2.03:2.32) (1.76:1.95:2.24))
     (IOPATH A Y (1.65:2.00:2.28) (1.65:1.96:2.25))
     (IOPATH B Y (3.02:3.33:3.81) (3.29:3.63:4.16))
     (IOPATH C Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH D Y (0.61:0.67:0.77) (0.69:0.76:0.87))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_239_rs_RNIT0RQ)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.55) (3.43:3.79:4.34))
     (PORT B (3.45:3.80:4.35) (3.24:3.58:4.11))
     (PORT C (0.44:0.49:0.56) (0.43:0.47:0.54))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH C Y (3.21:3.54:4.05) (3.49:3.85:4.42))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[24\]\.REG_GEN\.CONFIG_reg\[24\]\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.07:8.90:10.16) (7.62:8.41:9.65))
     (PORT CLK (3.86:4.25:4.86) (3.57:3.94:4.52))
     (PORT EN (4.45:4.90:5.60) (4.25:4.69:5.38))
     (PORT ALn (4.09:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_24_set)
 (DELAY
  (ABSOLUTE
     (PORT D (6.66:7.33:8.38) (6.13:6.77:7.77))
     (PORT CLK (3.72:4.10:4.68) (3.44:3.80:4.36))
     (PORT EN (7.43:8.19:9.35) (7.02:7.75:8.89))
     (PORT ALn (6.47:7.13:8.14) (6.69:7.38:8.47))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_0_3\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.86:6.69) (4.95:5.47:6.27))
     (PORT B (5.96:6.57:7.50) (5.57:6.15:7.06))
     (PORT C (5.89:6.49:7.41) (5.51:6.08:6.98))
     (PORT D (5.76:6.35:7.25) (5.33:5.89:6.76))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.23:3.56:4.06) (3.39:3.74:4.29))
     (IOPATH C Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_16)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:5.90:6.74) (4.97:5.49:6.30))
     (PORT B (0.75:0.83:0.95) (0.75:0.83:0.95))
     (PORT C (0.41:0.46:0.52) (0.41:0.45:0.51))
     (PORT D (5.95:6.56:7.49) (5.50:6.07:6.97))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE GPIO_IN_ibuf\[0\]\/U0\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH PAD_P IOUT_VDD (7.37:8.21:9.90) (8.45:9.37:11.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE GPIO_IN_ibuf\[0\]\/U0\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (9.19:10.13:11.57) (9.03:9.97:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE GPIO_IN_ibuf\[0\]\/U0\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.07:2.35:2.83) (2.10:2.37:2.83))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[22\]\.REG_GEN\.CONFIG_reg\[22\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.82:16.33:18.65) (13.86:15.30:17.56))
     (PORT CLK (3.85:4.24:4.84) (3.56:3.93:4.51))
     (PORT EN (5.96:6.57:7.50) (5.67:6.26:7.18))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.77))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[2\]\.REG_GEN\.CONFIG_reg\[2\]\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.13:25.49:29.12) (21.51:23.75:27.25))
     (PORT CLK (3.86:4.25:4.85) (3.57:3.94:4.52))
     (PORT EN (5.92:6.52:7.45) (5.64:6.22:7.14))
     (PORT ALn (4.08:4.50:5.14) (3.78:4.18:4.79))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_32_set)
 (DELAY
  (ABSOLUTE
     (PORT D (11.06:12.19:13.92) (10.28:11.35:13.02))
     (PORT CLK (3.71:4.09:4.67) (3.44:3.80:4.35))
     (PORT EN (7.33:8.08:9.23) (6.97:7.70:8.83))
     (PORT ALn (3.70:4.07:4.65) (3.75:4.14:4.75))
     (IOPATH ALn Q (3.59:3.95:4.51) ())
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/mem_12_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.88:23.01:26.28) (19.42:21.44:24.60))
     (PORT CLK (3.77:4.16:4.75) (3.50:3.86:4.43))
     (PORT EN (10.82:11.92:13.62) (10.19:11.25:12.91))
     (PORT ALn (8.51:9.38:10.71) (8.05:8.88:10.19))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_22)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_261)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.45:0.49:0.56) (0.43:0.47:0.54))
     (PORT B (2.56:2.82:3.22) (2.43:2.68:3.07))
     (PORT C (0.74:0.81:0.93) (0.73:0.81:0.93))
     (PORT D (6.87:7.57:8.64) (6.44:7.11:8.16))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_82)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_109)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreAPB3_0\/u_mux_p_to_b3\/PRDATA\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:5.90:6.74) (4.97:5.49:6.30))
     (PORT B (0.75:0.83:0.94) (0.75:0.82:0.95))
     (PORT C (0.43:0.47:0.54) (0.42:0.46:0.53))
     (PORT D (5.95:6.56:7.49) (5.50:6.07:6.96))
     (IOPATH A Y (1.65:1.82:2.08) (1.65:1.82:2.09))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (2.73:3.01:3.44) (2.93:3.23:3.71))
     (IOPATH D Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[23\]\.APB_32\.INTR_reg_308_0\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.45:0.50:0.57))
     (PORT B (4.79:5.28:6.02) (4.52:4.99:5.72))
     (PORT C (9.91:10.92:12.47) (9.29:10.26:11.77))
     (PORT D (7.50:8.26:9.43) (7.02:7.76:8.90))
     (IOPATH A Y (2.82:3.11:3.55) (3.01:3.33:3.82))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
     (IOPATH C Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH D Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FCCC_0\/CCC_INST\/IP_INTERFACE_4)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
     (IOPATH C IPC (1.60:1.77:2.02) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_RNO_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.62:2.89:3.30) (2.49:2.75:3.16))
     (PORT B (0.47:0.52:0.59) (0.45:0.50:0.57))
     (PORT C (8.25:9.09:10.38) (7.81:8.63:9.90))
     (PORT D (8.38:9.23:10.54) (7.87:8.69:9.97))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:9.90:11.31) (8.37:9.24:10.60))
     (PORT CLK (3.93:4.33:4.94) (3.64:4.02:4.61))
     (PORT EN (7.48:8.24:9.41) (7.05:7.79:8.94))
     (PORT ALn (4.07:4.48:5.12) (3.77:4.16:4.78))
     (IOPATH ALn Q () (3.73:4.12:4.73))
     (IOPATH CLK Q (0.69:0.76:0.87) (0.85:0.94:1.08))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (2.66:2.66:2.66))
     (RECOVERY (posedge ALn) (posedge CLK) (2.80:3.09:3.53))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.65:0.65:0.65))
     (WIDTH (negedge CLK) (1.39:1.39:1.39))
     (SETUP (posedge D) (posedge CLK) (2.01:2.22:2.54))
     (SETUP (negedge D) (posedge CLK) (1.38:1.52:1.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge EN) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (0.70:0.77:0.88))
     (SETUP (negedge SLn) (posedge CLK) (2.66:2.93:3.35))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_142_rs_RNIO2KU)
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:2.85:3.26) (2.46:2.71:3.11))
     (PORT B (2.87:3.16:3.61) (2.70:2.98:3.42))
     (PORT C (3.72:4.10:4.68) (3.48:3.84:4.40))
     (IOPATH A Y (1.30:1.43:1.63) (1.29:1.43:1.64))
     (IOPATH B Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH C Y (1.65:1.82:2.08) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_163)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE FIC_MSS_0\/MDDR_DQ_8_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.66:0.72:0.83) (0.71:0.79:0.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both_51_iv_0_x2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.41:3.90) (2.96:3.27:3.75))
     (PORT B (3.05:3.37:3.84) (2.93:3.24:3.72))
     (IOPATH A Y (1.21:1.43:1.63) (1.13:1.43:1.64))
     (IOPATH B Y (0.61:0.90:1.02) (0.69:0.87:1.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.51:0.59) (0.45:0.50:0.57))
     (PORT B (2.53:2.79:3.19) (2.39:2.64:3.03))
     (PORT C (6.67:7.35:8.39) (6.34:7.00:8.03))
     (PORT D (6.04:6.66:7.61) (5.71:6.31:7.24))
     (IOPATH A Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/temp_data_2_15_i_a3_13\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.42:7.33) (5.44:6.01:6.90))
     (PORT B (6.61:7.28:8.31) (6.18:6.82:7.83))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE FIC_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_255)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.54:1.70:1.94) (1.57:1.73:1.99))
     (IOPATH B IPB (1.66:1.83:2.09) (1.77:1.95:2.24))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE CoreGPIO_0\/PRDATA_0_iv_0_a2_0\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.67:6.25:7.13) (5.31:5.87:6.73))
     (PORT B (3.65:4.03:4.60) (3.42:3.78:4.33))
     (IOPATH A Y (0.81:0.90:1.02) (0.79:0.87:1.00))
     (IOPATH B Y (1.30:1.43:1.63) (1.29:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_am_1_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.97:5.47:6.25) (4.64:5.12:5.88))
     (PORT B (0.46:0.50:0.57) (0.44:0.48:0.56))
     (PORT C (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT D (8.03:8.85:10.11) (7.53:8.31:9.54))
     (IOPATH A Y (1.57:1.73:1.97) (1.56:1.72:1.98))
     (IOPATH B Y (2.77:3.05:3.48) (2.97:3.28:3.76))
     (IOPATH C Y (0.59:0.86:0.98) (0.66:0.83:0.96))
     (IOPATH D Y (1.14:1.52:1.73) (1.06:1.56:1.79))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_33)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE CoreGPIO_0\/CONFIG_reg_o_2_31_bm_1_RNO_2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.08:3.39:3.87) (2.94:3.25:3.73))
     (PORT B (0.48:0.52:0.60) (0.46:0.50:0.58))
     (PORT C (9.43:10.39:11.87) (8.94:9.87:11.33))
     (PORT D (8.22:9.05:10.34) (7.70:8.51:9.76))
     (IOPATH A Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH B Y (3.19:3.52:4.01) (3.35:3.70:4.24))
     (IOPATH C Y (0.61:0.90:1.02) (0.69:0.87:1.00))
     (IOPATH D Y (1.21:1.43:1.63) (1.13:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE reg_apb_wrp_0\/reg16x8_0\/un1_mem_0_5_109)
 (DELAY
  (ABSOLUTE
     (PORT A (0.82:0.91:1.04) (0.80:0.89:1.02))
     (PORT B (8.46:9.32:10.64) (7.90:8.72:10.01))
     (PORT C (18.08:19.92:22.75) (16.81:18.57:21.30))
     (IOPATH A Y (0.61:0.67:0.77) (0.69:0.76:0.87))
     (IOPATH B Y (1.81:2.00:2.28) (1.78:1.96:2.25))
     (IOPATH C Y (1.21:1.33:1.52) (1.13:1.25:1.43))
  )
 )
 )
)
