

================================================================
== Vitis HLS Report for 'PE_8_4_323'
================================================================
* Date:           Wed Sep  6 09:00:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3077|     3077|  30.770 us|  30.770 us|  3077|  3077|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3075|     3075|         5|          1|          1|  3072|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|     135|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     135|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-----------------------------+--------------+
    |              Instance             |            Module           |  Expression  |
    +-----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_4s_24s_24_4_1_U8323  |mac_muladd_8s_4s_24s_24_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_390_fu_94_p2                    |         +|   0|  0|  12|          12|           1|
    |ap_condition_148                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_88_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          28|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |A_fifo_2_8_blk_n                       |   9|          2|    1|          2|
    |A_fifo_2_9_blk_n                       |   9|          2|    1|          2|
    |B_fifo_8_2_blk_n                       |   9|          2|    1|          2|
    |B_fifo_8_3_blk_n                       |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_return                              |   9|          2|   24|         48|
    |ap_sig_allocacmp_C_out_out_0_load      |   9|          2|   24|         48|
    |ap_sig_allocacmp_C_out_out_0_load_361  |   9|          2|   24|         48|
    |ap_sig_allocacmp_k                     |   9|          2|   12|         24|
    |k_02_fu_44                             |   9|          2|   12|         24|
    |real_start                             |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  103|        206|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_out_out_0_fu_48                 |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_return_preg                    |  24|   0|   24|          0|
    |icmp_ln7_reg_146                  |   1|   0|    1|          0|
    |k_02_fu_44                        |  12|   0|   12|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln7_reg_146                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 135|  32|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|    PE_8_4.323|  return value|
|ap_return                  |  out|   24|  ap_ctrl_hs|    PE_8_4.323|  return value|
|A_fifo_2_8_dout            |   in|    8|     ap_fifo|    A_fifo_2_8|       pointer|
|A_fifo_2_8_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_2_8|       pointer|
|A_fifo_2_8_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_2_8|       pointer|
|A_fifo_2_8_empty_n         |   in|    1|     ap_fifo|    A_fifo_2_8|       pointer|
|A_fifo_2_8_read            |  out|    1|     ap_fifo|    A_fifo_2_8|       pointer|
|B_fifo_8_2_dout            |   in|    4|     ap_fifo|    B_fifo_8_2|       pointer|
|B_fifo_8_2_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_8_2|       pointer|
|B_fifo_8_2_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_8_2|       pointer|
|B_fifo_8_2_empty_n         |   in|    1|     ap_fifo|    B_fifo_8_2|       pointer|
|B_fifo_8_2_read            |  out|    1|     ap_fifo|    B_fifo_8_2|       pointer|
|A_fifo_2_9_din             |  out|    8|     ap_fifo|    A_fifo_2_9|       pointer|
|A_fifo_2_9_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_2_9|       pointer|
|A_fifo_2_9_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_2_9|       pointer|
|A_fifo_2_9_full_n          |   in|    1|     ap_fifo|    A_fifo_2_9|       pointer|
|A_fifo_2_9_write           |  out|    1|     ap_fifo|    A_fifo_2_9|       pointer|
|B_fifo_8_3_din             |  out|    4|     ap_fifo|    B_fifo_8_3|       pointer|
|B_fifo_8_3_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_8_3|       pointer|
|B_fifo_8_3_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_8_3|       pointer|
|B_fifo_8_3_full_n          |   in|    1|     ap_fifo|    B_fifo_8_3|       pointer|
|B_fifo_8_3_write           |  out|    1|     ap_fifo|    B_fifo_8_3|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 8 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%C_out_out_0 = alloca i32 1"   --->   Operation 9 'alloca' 'C_out_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %B_fifo_8_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %B_fifo_8_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_9, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_8, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln7 = store i12 0, i12 %k_02" [systolic_array.cpp:7]   --->   Operation 14 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [systolic_array.cpp:7]   --->   Operation 15 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = load i12 %k_02" [systolic_array.cpp:7]   --->   Operation 16 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.99ns)   --->   "%icmp_ln7 = icmp_eq  i12 %k, i12 3072" [systolic_array.cpp:7]   --->   Operation 17 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%k_390 = add i12 %k, i12 1" [systolic_array.cpp:7]   --->   Operation 19 'add' 'k_390' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.end.loopexit" [systolic_array.cpp:7]   --->   Operation 20 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln7 = store i12 %k_390, i12 %k_02" [systolic_array.cpp:7]   --->   Operation 21 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %A_fifo_2_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%b_V = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %B_fifo_8_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'b_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %tmp"   --->   Operation 24 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln232_329 = sext i4 %b_V"   --->   Operation 25 'sext' 'sext_ln232_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%ret_V = mul i12 %sext_ln232, i12 %sext_ln232_329"   --->   Operation 26 'mul' 'ret_V' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_2_9, i8 %tmp" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %B_fifo_8_3, i4 %b_V" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 29 [2/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%ret_V = mul i12 %sext_ln232, i12 %sext_ln232_329"   --->   Operation 29 'mul' 'ret_V' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%C_out_out_0_load = load i24 %C_out_out_0"   --->   Operation 30 'load' 'C_out_out_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node add_ln886)   --->   "%ret_V = mul i12 %sext_ln232, i12 %sext_ln232_329"   --->   Operation 31 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node add_ln886)   --->   "%sext_ln886 = sext i12 %ret_V"   --->   Operation 32 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i24 %sext_ln886, i24 %C_out_out_0_load"   --->   Operation 33 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%C_out_out_0_load_361 = load i24 %C_out_out_0" [systolic_array.cpp:15]   --->   Operation 39 'load' 'C_out_out_0_load_361' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln15 = ret i24 %C_out_out_0_load_361" [systolic_array.cpp:15]   --->   Operation 40 'ret' 'ret_ln15' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [systolic_array.cpp:8]   --->   Operation 34 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [systolic_array.cpp:7]   --->   Operation 35 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i24 %sext_ln886, i24 %C_out_out_0_load"   --->   Operation 36 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln7 = store i24 %add_ln886, i24 %C_out_out_0" [systolic_array.cpp:7]   --->   Operation 37 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [systolic_array.cpp:7]   --->   Operation 38 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_02                 (alloca           ) [ 010000]
C_out_out_0          (alloca           ) [ 011111]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
store_ln7            (store            ) [ 000000]
br_ln7               (br               ) [ 000000]
k                    (load             ) [ 000000]
icmp_ln7             (icmp             ) [ 011110]
empty                (speclooptripcount) [ 000000]
k_390                (add              ) [ 000000]
br_ln7               (br               ) [ 000000]
store_ln7            (store            ) [ 000000]
tmp                  (read             ) [ 000000]
b_V                  (read             ) [ 000000]
sext_ln232           (sext             ) [ 010110]
sext_ln232_329       (sext             ) [ 010110]
write_ln174          (write            ) [ 000000]
write_ln174          (write            ) [ 000000]
C_out_out_0_load     (load             ) [ 010001]
ret_V                (mul              ) [ 000000]
sext_ln886           (sext             ) [ 010001]
specpipeline_ln8     (specpipeline     ) [ 000000]
specloopname_ln7     (specloopname     ) [ 000000]
add_ln886            (add              ) [ 000000]
store_ln7            (store            ) [ 000000]
br_ln7               (br               ) [ 000000]
C_out_out_0_load_361 (load             ) [ 000000]
ret_ln15             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_2_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_2_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_8_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_8_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="k_02_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="C_out_out_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_out_out_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_V_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln174_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln174_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln7_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="k_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k_390_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_390/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln7_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln232_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sext_ln232_329_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_329/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="C_out_out_0_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="3"/>
<pin id="115" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln7_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="4"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_out_out_0_load_361_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="3"/>
<pin id="122" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load_361/4 "/>
</bind>
</comp>

<comp id="123" class="1007" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="0" index="2" bw="24" slack="0"/>
<pin id="127" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V/2 sext_ln886/4 add_ln886/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="k_02_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="139" class="1005" name="C_out_out_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="3"/>
<pin id="141" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="C_out_out_0 "/>
</bind>
</comp>

<comp id="146" class="1005" name="icmp_ln7_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="3"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="150" class="1005" name="sext_ln232_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="1"/>
<pin id="152" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="155" class="1005" name="sext_ln232_329_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="1"/>
<pin id="157" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232_329 "/>
</bind>
</comp>

<comp id="160" class="1005" name="C_out_out_0_load_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="1"/>
<pin id="162" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_out_out_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="52" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="58" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="52" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="105" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="109" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="44" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="142"><net_src comp="48" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="105" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="158"><net_src comp="109" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="163"><net_src comp="113" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_2_9 | {2 }
	Port: B_fifo_8_3 | {2 }
 - Input state : 
	Port: PE_8_4.323 : A_fifo_2_8 | {2 }
	Port: PE_8_4.323 : B_fifo_8_2 | {2 }
  - Chain level:
	State 1
		store_ln7 : 1
		k : 1
		icmp_ln7 : 2
		k_390 : 2
		br_ln7 : 3
		store_ln7 : 3
	State 2
		ret_V : 1
	State 3
	State 4
		sext_ln886 : 1
		add_ln886 : 2
		ret_ln15 : 1
	State 5
		store_ln7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |      icmp_ln7_fu_88     |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    add   |       k_390_fu_94       |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_123       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_52     |    0    |    0    |    0    |
|          |      b_V_read_fu_58     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_64 |    0    |    0    |    0    |
|          | write_ln174_write_fu_72 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln232_fu_105    |    0    |    0    |    0    |
|          |  sext_ln232_329_fu_109  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|C_out_out_0_load_reg_160|   24   |
|   C_out_out_0_reg_139  |   24   |
|    icmp_ln7_reg_146    |    1   |
|      k_02_reg_132      |   12   |
| sext_ln232_329_reg_155 |   12   |
|   sext_ln232_reg_150   |   12   |
+------------------------+--------+
|          Total         |   85   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_123 |  p1  |   3  |   4  |   12   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   28   ||  3.2953 ||    23   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   23   |
|  Register |    -   |    -   |   85   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   85   |   47   |
+-----------+--------+--------+--------+--------+
