module testconstant(clk,rst_n,infrain,testInput,test_int,constOut,ledConst);
input clk,rst_n,infrain,testInput;
output [15:0]test_int;
output [15:0]constOut;
output [1:0]ledConst;

reg [15:0]tempConst;
reg [1:0]tempLed;


always @ (posedge clk)
begin
   if (rst_n == 0) 
	   tempConst <= 16'b0000000000000000;
   else
   begin
		if(infrain == 1'b1)
			begin
				tempConst <= 16'b0000000000000000;
			end
		else
			begin
				tempConst <= 16'b0000000000000111;
			end
	end
end

assign test_int = tempConst;
assign ledConst = {1'b0,1'b1-infrain};
assign constOut = 16'b0000000000001111;

endmodule