# CyGraph

CyGraph Vivado Project

## CyGraph Project Directory

- appparallelCyGraph: C++ wrapper for CyGraph app
- sim: C++ wrapper for CyGraph simulation
- verilog: verilog wrapper for  CyGraph VHDL kernel
- **vhdl**: CyGraph VHDL source code
- coregen: FIFO Generator IP
- GTgraph: synthetic graph generator suite from Georgia Tech
- tools: Python script for converting GTgraph

## Reference

- [CyGraph IPDPSW'14](https://ieeexplore.ieee.org/document/6969392)
- [CyGraph Source Code](https://github.com/zambreno/RCL/tree/master/parallelCyGraph)
- [VHDL Primer](https://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html)

