

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        6 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_RwExeR
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_3pF7rY"
Running: cat _ptx_3pF7rY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tvoMJ5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tvoMJ5 --output-file  /dev/null 2> _ptx_3pF7rYinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_3pF7rY _ptx2_tvoMJ5 _ptx_3pF7rYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 16:18:10 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 227808 (ipc=227.8) sim_rate=113904 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 16:18:11 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 468512 (ipc=312.3) sim_rate=156170 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 16:18:12 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,5,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 797148 (ipc=398.6) sim_rate=199287 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 16:18:13 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,6,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 898448 (ipc=359.4) sim_rate=179689 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:18:14 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1015844 (ipc=338.6) sim_rate=169307 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:18:15 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,5,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1339568 (ipc=382.7) sim_rate=191366 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 16:18:16 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(6,4,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1630480 (ipc=407.6) sim_rate=203810 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 16:18:17 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,5,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884740 (ipc=418.8) sim_rate=209415 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:18:18 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2047984 (ipc=409.6) sim_rate=204798 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 16:18:19 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,3,0) tid=(2,9,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(14,7,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,7,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2262240 (ipc=411.3) sim_rate=205658 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:18:20 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,5,0) tid=(11,11,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,2,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2635519 (ipc=405.5) sim_rate=219626 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:18:21 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,3,0) tid=(4,2,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,4,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2840013 (ipc=405.7) sim_rate=202858 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:18:23 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,3,0) tid=(6,14,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,1,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3151166 (ipc=420.2) sim_rate=210077 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 16:18:24 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,0,0) tid=(2,9,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3465034 (ipc=433.1) sim_rate=216564 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 16:18:25 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,2,0) tid=(10,5,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3720561 (ipc=437.7) sim_rate=218856 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:18:26 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,2,0) tid=(9,6,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,2,0) tid=(9,5,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,2,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4018696 (ipc=446.5) sim_rate=223260 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 16:18:27 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,3,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4251294 (ipc=447.5) sim_rate=223752 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 16:18:28 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4478085 (ipc=447.8) sim_rate=223904 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 16:18:29 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,3,0) tid=(5,15,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,7,0) tid=(8,5,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4745104 (ipc=451.9) sim_rate=225957 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:18:30 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,5,0) tid=(2,2,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4975287 (ipc=452.3) sim_rate=216316 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 16:18:32 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,1,0) tid=(5,14,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,3,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5215835 (ipc=453.6) sim_rate=217326 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 16:18:33 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5429557 (ipc=452.5) sim_rate=217182 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:18:34 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,2,0) tid=(10,8,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,5,0) tid=(11,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,7,0) tid=(11,3,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(6,3,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5822810 (ipc=447.9) sim_rate=215659 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 16:18:36 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,2,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13037,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(13038,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13042,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13043,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13053,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13054,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13056,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(13057,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13062,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13063,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13080,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13102,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13110,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13113,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13128,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13163,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13220,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,2,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13276,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13284,0), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,7,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6040633 (ipc=447.5) sim_rate=215736 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 16:18:37 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13563,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,7,0) tid=(12,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13684,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13804,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13808,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13811,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13815,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13835,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13857,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,6,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13883,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13884,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13917,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13919,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13948,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6299475 (ipc=450.0) sim_rate=217223 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:18:38 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,6,0) tid=(14,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14035,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14056,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,5,0) tid=(5,15,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6518602 (ipc=449.6) sim_rate=217286 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 16:18:39 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,6,0) tid=(2,14,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(2,6,0) tid=(14,3,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6731607 (ipc=448.8) sim_rate=217148 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 16:18:40 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,7,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6925987 (ipc=446.8) sim_rate=216437 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 16:18:41 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,5,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15793,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15797,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15837,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15895,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,4,0) tid=(12,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15983,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15995,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7107680 (ipc=444.2) sim_rate=209049 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 16:18:43 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16009,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16033,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16036,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16054,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16175,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,7,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16340,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16413,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16425,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16463,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7256599 (ipc=439.8) sim_rate=207331 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:18:44 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,6,0) tid=(1,13,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17117,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17145,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17243,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17285,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17327,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7469588 (ipc=426.8) sim_rate=207488 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 16:18:45 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17620,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17652,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(7,7,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18167,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18351,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18419,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7561202 (ipc=408.7) sim_rate=204356 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 16:18:46 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(6,7,0) tid=(5,6,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,7,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20710,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20833,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20840,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20852,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20853
gpu_sim_insn = 7699119
gpu_ipc =     369.2092
gpu_tot_sim_cycle = 20853
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     369.2092
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5768
gpu_stall_icnt2sh    = 7729
gpu_total_sim_rate=202608

========= Core RFC stats =========
	Total RFC Accesses     = 716368
	Total RFC Misses       = 417138
	Total RFC Read Misses  = 145136
	Total RFC Write Misses = 272002
	Total RFC Evictions    = 280160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5851
	L1I_total_cache_miss_rate = 0.0313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 166, Miss = 60, Miss_rate = 0.361, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 58, Miss_rate = 0.352, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 166, Miss = 59, Miss_rate = 0.355, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 69, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 859
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 1056
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 852
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180985
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5851
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58138	W0_Idle:51604	W0_Scoreboard:89464	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6816 {8:852,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2136 {8:267,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115872 {136:852,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36312 {136:267,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 337 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 20852 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	334 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	811 	279 	152 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32 	455 	321 	59 	0 	0 	0 	0 	0 	0 	168 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6044      3752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6745      3882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4072      5268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4593      6536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3388      6301    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3110      6327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27525 n_nop=27485 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.00218
n_activity=352 dram_eff=0.1705
bk0: 18a 27404i bk1: 12a 27460i bk2: 0a 27524i bk3: 0a 27524i bk4: 0a 27524i bk5: 0a 27524i bk6: 0a 27524i bk7: 0a 27524i bk8: 0a 27524i bk9: 0a 27525i bk10: 0a 27525i bk11: 0a 27526i bk12: 0a 27526i bk13: 0a 27526i bk14: 0a 27526i bk15: 0a 27526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000871935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27525 n_nop=27491 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002035
n_activity=270 dram_eff=0.2074
bk0: 16a 27455i bk1: 12a 27462i bk2: 0a 27522i bk3: 0a 27524i bk4: 0a 27524i bk5: 0a 27524i bk6: 0a 27524i bk7: 0a 27524i bk8: 0a 27524i bk9: 0a 27524i bk10: 0a 27526i bk11: 0a 27526i bk12: 0a 27526i bk13: 0a 27526i bk14: 0a 27526i bk15: 0a 27527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00101726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27525 n_nop=27493 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001744
n_activity=276 dram_eff=0.1739
bk0: 14a 27435i bk1: 10a 27463i bk2: 0a 27523i bk3: 0a 27524i bk4: 0a 27524i bk5: 0a 27524i bk6: 0a 27524i bk7: 0a 27524i bk8: 0a 27524i bk9: 0a 27526i bk10: 0a 27526i bk11: 0a 27526i bk12: 0a 27526i bk13: 0a 27526i bk14: 0a 27526i bk15: 0a 27526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00152589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27525 n_nop=27497 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001744
n_activity=220 dram_eff=0.2182
bk0: 16a 27451i bk1: 8a 27496i bk2: 0a 27523i bk3: 0a 27524i bk4: 0a 27524i bk5: 0a 27524i bk6: 0a 27524i bk7: 0a 27524i bk8: 0a 27525i bk9: 0a 27525i bk10: 0a 27526i bk11: 0a 27526i bk12: 0a 27526i bk13: 0a 27526i bk14: 0a 27526i bk15: 0a 27526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000399637
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27525 n_nop=27497 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001744
n_activity=222 dram_eff=0.2162
bk0: 16a 27453i bk1: 8a 27494i bk2: 0a 27523i bk3: 0a 27524i bk4: 0a 27524i bk5: 0a 27524i bk6: 0a 27524i bk7: 0a 27524i bk8: 0a 27525i bk9: 0a 27525i bk10: 0a 27526i bk11: 0a 27526i bk12: 0a 27526i bk13: 0a 27526i bk14: 0a 27526i bk15: 0a 27526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000690282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27525 n_nop=27499 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001599
n_activity=232 dram_eff=0.1897
bk0: 14a 27459i bk1: 8a 27496i bk2: 0a 27523i bk3: 0a 27524i bk4: 0a 27524i bk5: 0a 27524i bk6: 0a 27524i bk7: 0a 27524i bk8: 0a 27524i bk9: 0a 27526i bk10: 0a 27526i bk11: 0a 27526i bk12: 0a 27526i bk13: 0a 27526i bk14: 0a 27526i bk15: 0a 27526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000472298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 119, Miss = 7, Miss_rate = 0.059, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 140, Miss = 8, Miss_rate = 0.057, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 113, Miss = 7, Miss_rate = 0.062, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 1373
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 202
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5879
icnt_total_pkts_simt_to_mem=1722
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.2214
	minimum = 6
	maximum = 202
Network latency average = 16.2851
	minimum = 6
	maximum = 202
Slowest packet = 864
Flit latency average = 14.2517
	minimum = 6
	maximum = 202
Slowest flit = 1926
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00487717
	minimum = 0.00369251 (at node 22)
	maximum = 0.00829617 (at node 15)
Accepted packet rate average = 0.00487717
	minimum = 0.00369251 (at node 22)
	maximum = 0.00829617 (at node 15)
Injected flit rate average = 0.0135001
	minimum = 0.00513116 (at node 0)
	maximum = 0.0335204 (at node 15)
Accepted flit rate average= 0.0135001
	minimum = 0.00489138 (at node 22)
	maximum = 0.0199492 (at node 3)
Injected packet length average = 2.76803
Accepted packet length average = 2.76803
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 202608 (inst/sec)
gpgpu_simulation_rate = 548 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20853)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20853)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20853)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20853)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,1,0) tid=(14,12,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,4,0) tid=(14,14,0)
GPGPU-Sim uArch: cycles simulated: 21353  inst.: 7902351 (ipc=406.5) sim_rate=202624 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:18:48 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,1,0) tid=(14,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,2,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 21853  inst.: 8158435 (ipc=459.3) sim_rate=203960 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 16:18:49 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(4,3,0) tid=(10,6,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,5,0) tid=(14,10,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 22353  inst.: 8500743 (ipc=534.4) sim_rate=207335 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:18:50 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,1,0) tid=(10,3,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,5,0) tid=(12,6,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,2,0) tid=(10,6,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 22853  inst.: 8892735 (ipc=596.8) sim_rate=206807 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 16:18:52 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,0,0) tid=(11,10,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(5,2,0) tid=(10,12,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,1,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 23353  inst.: 9255842 (ipc=622.7) sim_rate=210360 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:18:53 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,6,0) tid=(15,10,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,0,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 23853  inst.: 9530117 (ipc=610.3) sim_rate=207176 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 16:18:55 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,0,0) tid=(3,11,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,2,0) tid=(6,14,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,4,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 24353  inst.: 9857652 (ipc=616.7) sim_rate=209737 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 16:18:56 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,4,0) tid=(4,11,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(7,2,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 24853  inst.: 10169066 (ipc=617.5) sim_rate=211855 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 16:18:57 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(7,0,0) tid=(2,13,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,4,0) tid=(12,1,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,1,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 25353  inst.: 10492194 (ipc=620.7) sim_rate=209843 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 16:18:59 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(4,3,0) tid=(10,9,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,4,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 25853  inst.: 10712726 (ipc=602.7) sim_rate=210053 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 16:19:00 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,1,0) tid=(11,2,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(2,3,0) tid=(13,10,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 26353  inst.: 11001542 (ipc=600.4) sim_rate=211568 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 16:19:01 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,2,0) tid=(10,5,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 26853  inst.: 11236299 (ipc=589.5) sim_rate=212005 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 16:19:02 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(2,1,0) tid=(13,13,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(6,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 27353  inst.: 11471495 (ipc=580.4) sim_rate=208572 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 16:19:04 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,0,0) tid=(2,15,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,4,0) tid=(1,14,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,4,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 27853  inst.: 11699763 (ipc=571.5) sim_rate=208924 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 16:19:05 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 28353  inst.: 11929920 (ipc=564.1) sim_rate=209296 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 16:19:06 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,2,0) tid=(9,10,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,2,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 28853  inst.: 12193730 (ipc=561.8) sim_rate=206673 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 16:19:08 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,7,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8246,20853), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8247,20853)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8313,20853), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8314,20853)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8395,20853), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8396,20853)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8438,20853), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8439,20853)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8460,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8470,20853), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,6,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8489,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8492,20853), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29353  inst.: 12461341 (ipc=560.3) sim_rate=204284 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:19:10 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8526,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8558,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8594,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8651,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8667,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8672,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8673,20853), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(2,5,0) tid=(5,11,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,5,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 29853  inst.: 12718258 (ipc=557.7) sim_rate=205133 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 16:19:11 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,4,0) tid=(4,15,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,3,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 30353  inst.: 12967546 (ipc=554.6) sim_rate=202617 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 16:19:13 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,5,0) tid=(11,13,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,3,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 30853  inst.: 13201959 (ipc=550.3) sim_rate=203107 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 16:19:14 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10041,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10054,20853), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(6,5,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10108,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10114,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10143,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10218,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10237,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10270,20853), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10271,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10277,20853), 3 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10353,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10390,20853), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,4,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 31353  inst.: 13425247 (ipc=545.3) sim_rate=200376 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:19:16 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10512,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10512,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10513,20853), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,6,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 31853  inst.: 13682304 (ipc=543.9) sim_rate=198294 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 16:19:18 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(5,6,0) tid=(14,11,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,5,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 32353  inst.: 13942173 (ipc=542.9) sim_rate=199173 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:19:19 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,6,0) tid=(13,2,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 32853  inst.: 14165872 (ipc=538.9) sim_rate=199519 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:19:20 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,7,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 33353  inst.: 14381694 (ipc=534.6) sim_rate=197009 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:19:22 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,6,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12896,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12977,20853), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33853  inst.: 14574762 (ipc=528.9) sim_rate=196956 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:19:23 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,6,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13044,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13053,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13256,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13280,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13282,20853), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,6,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13339,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13359,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13405,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13435,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13457,20853), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13466,20853), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34353  inst.: 14751356 (ipc=522.4) sim_rate=194096 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:19:25 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13572,20853), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,5,0) tid=(13,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13611,20853), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(7,6,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 34853  inst.: 14894302 (ipc=513.9) sim_rate=193432 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:19:26 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,7,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 35353  inst.: 15043730 (ipc=506.5) sim_rate=192868 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:19:27 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14960,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14968,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14989,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35853  inst.: 15159230 (ipc=497.3) sim_rate=191888 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 16:19:28 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15000,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15047,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15050,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15076,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(7,7,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15119,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15429,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15459,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36353  inst.: 15223017 (ipc=485.4) sim_rate=190287 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 16:19:29 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15523,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,5,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16034,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16442,20853), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16445,20853), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37353  inst.: 15309841 (ipc=461.3) sim_rate=189010 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 16:19:30 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16600,20853), 1 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 38853  inst.: 15397966 (ipc=427.7) sim_rate=187780 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:19:31 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18062,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18170,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18177,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18201,20853), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 5.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18202
gpu_sim_insn = 7699119
gpu_ipc =     422.9820
gpu_tot_sim_cycle = 39055
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     394.2706
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5769
gpu_stall_icnt2sh    = 7856
gpu_total_sim_rate=187783

========= Core RFC stats =========
	Total RFC Accesses     = 1430263
	Total RFC Misses       = 833669
	Total RFC Read Misses  = 291001
	Total RFC Write Misses = 542668
	Total RFC Evictions    = 560727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6765
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 77, Miss_rate = 0.252, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[2]: Access = 307, Miss = 74, Miss_rate = 0.241, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 308, Miss = 75, Miss_rate = 0.244, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[4]: Access = 306, Miss = 76, Miss_rate = 0.248, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[5]: Access = 335, Miss = 76, Miss_rate = 0.227, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[6]: Access = 314, Miss = 75, Miss_rate = 0.239, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[7]: Access = 284, Miss = 72, Miss_rate = 0.254, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[8]: Access = 304, Miss = 74, Miss_rate = 0.243, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[9]: Access = 290, Miss = 75, Miss_rate = 0.259, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[10]: Access = 286, Miss = 74, Miss_rate = 0.259, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[11]: Access = 286, Miss = 75, Miss_rate = 0.262, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[12]: Access = 284, Miss = 72, Miss_rate = 0.254, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[13]: Access = 284, Miss = 72, Miss_rate = 0.254, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[14]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1110
	L1D_total_cache_miss_rate = 0.2488
	L1D_total_cache_pending_hits = 1156
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366907
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1338, 1518, 1644, 1644, 1518, 1338, 1158, 1158, 1339, 1519, 1645, 1645, 1519, 1339, 1158, 1158, 1340, 1522, 1649, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1096
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101588	W0_Idle:68275	W0_Scoreboard:158541	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8768 {8:1096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2848 {8:356,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149056 {136:1096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48416 {136:356,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 278 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 39054 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	817 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1317 	340 	157 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	189 	542 	321 	59 	0 	0 	0 	0 	0 	0 	168 	191 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7118      4552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8001      4650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4941      6230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5228      7756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3983      7503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3963      7545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51551 n_nop=51511 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001164
n_activity=352 dram_eff=0.1705
bk0: 18a 51430i bk1: 12a 51486i bk2: 0a 51550i bk3: 0a 51550i bk4: 0a 51550i bk5: 0a 51550i bk6: 0a 51550i bk7: 0a 51550i bk8: 0a 51550i bk9: 0a 51551i bk10: 0a 51551i bk11: 0a 51552i bk12: 0a 51552i bk13: 0a 51552i bk14: 0a 51552i bk15: 0a 51552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000465558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51551 n_nop=51517 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001086
n_activity=270 dram_eff=0.2074
bk0: 16a 51481i bk1: 12a 51488i bk2: 0a 51548i bk3: 0a 51550i bk4: 0a 51550i bk5: 0a 51550i bk6: 0a 51550i bk7: 0a 51550i bk8: 0a 51550i bk9: 0a 51550i bk10: 0a 51552i bk11: 0a 51552i bk12: 0a 51552i bk13: 0a 51552i bk14: 0a 51552i bk15: 0a 51553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000543151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51551 n_nop=51519 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009311
n_activity=276 dram_eff=0.1739
bk0: 14a 51461i bk1: 10a 51489i bk2: 0a 51549i bk3: 0a 51550i bk4: 0a 51550i bk5: 0a 51550i bk6: 0a 51550i bk7: 0a 51550i bk8: 0a 51550i bk9: 0a 51552i bk10: 0a 51552i bk11: 0a 51552i bk12: 0a 51552i bk13: 0a 51552i bk14: 0a 51552i bk15: 0a 51552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000814727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51551 n_nop=51523 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009311
n_activity=220 dram_eff=0.2182
bk0: 16a 51477i bk1: 8a 51522i bk2: 0a 51549i bk3: 0a 51550i bk4: 0a 51550i bk5: 0a 51550i bk6: 0a 51550i bk7: 0a 51550i bk8: 0a 51551i bk9: 0a 51551i bk10: 0a 51552i bk11: 0a 51552i bk12: 0a 51552i bk13: 0a 51552i bk14: 0a 51552i bk15: 0a 51552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000213381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51551 n_nop=51523 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009311
n_activity=222 dram_eff=0.2162
bk0: 16a 51479i bk1: 8a 51520i bk2: 0a 51549i bk3: 0a 51550i bk4: 0a 51550i bk5: 0a 51550i bk6: 0a 51550i bk7: 0a 51550i bk8: 0a 51551i bk9: 0a 51551i bk10: 0a 51552i bk11: 0a 51552i bk12: 0a 51552i bk13: 0a 51552i bk14: 0a 51552i bk15: 0a 51552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51551 n_nop=51525 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008535
n_activity=232 dram_eff=0.1897
bk0: 14a 51485i bk1: 8a 51522i bk2: 0a 51549i bk3: 0a 51550i bk4: 0a 51550i bk5: 0a 51550i bk6: 0a 51550i bk7: 0a 51550i bk8: 0a 51550i bk9: 0a 51552i bk10: 0a 51552i bk11: 0a 51552i bk12: 0a 51552i bk13: 0a 51552i bk14: 0a 51552i bk15: 0a 51552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000252177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259, Miss = 9, Miss_rate = 0.035, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 155, Miss = 6, Miss_rate = 0.039, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 179, Miss = 7, Miss_rate = 0.039, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 146, Miss = 5, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 189, Miss = 8, Miss_rate = 0.042, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 154, Miss = 7, Miss_rate = 0.045, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 1945
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 291
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7783
icnt_total_pkts_simt_to_mem=2643
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.26049
	minimum = 6
	maximum = 38
Network latency average = 8.71766
	minimum = 6
	maximum = 34
Slowest packet = 2751
Flit latency average = 7.53274
	minimum = 6
	maximum = 34
Slowest flit = 7606
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00232779
	minimum = 0.00175805 (at node 18)
	maximum = 0.00472476 (at node 15)
Accepted packet rate average = 0.00232779
	minimum = 0.00175805 (at node 18)
	maximum = 0.00472476 (at node 15)
Injected flit rate average = 0.00574825
	minimum = 0.00296671 (at node 3)
	maximum = 0.0161521 (at node 15)
Accepted flit rate average= 0.00574825
	minimum = 0.00307658 (at node 21)
	maximum = 0.00868036 (at node 6)
Injected packet length average = 2.46941
Accepted packet length average = 2.46941
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 22 sec (82 sec)
gpgpu_simulation_rate = 187783 (inst/sec)
gpgpu_simulation_rate = 476 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39055)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39055)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39055)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39055)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,1,0) tid=(13,13,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,3,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 39555  inst.: 15601470 (ipc=406.5) sim_rate=187969 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:19:32 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,1,0) tid=(13,9,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,1,0) tid=(15,12,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(5,3,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 40055  inst.: 15856202 (ipc=458.0) sim_rate=188764 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:19:33 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,6,0) tid=(9,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,2,0) tid=(13,6,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,7,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 40555  inst.: 16204122 (ipc=537.3) sim_rate=188420 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:19:35 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 41055  inst.: 16595466 (ipc=598.6) sim_rate=190752 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 16:19:36 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(6,1,0) tid=(14,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(7,2,0) tid=(1,14,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,3,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 41555  inst.: 16955526 (ipc=622.9) sim_rate=192676 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:19:37 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(0,3,0) tid=(2,13,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,4,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 42055  inst.: 17230498 (ipc=610.8) sim_rate=191449 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 16:19:39 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,3,0) tid=(3,8,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(2,1,0) tid=(12,14,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,2,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 42555  inst.: 17552299 (ipc=615.4) sim_rate=192882 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 16:19:40 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(7,2,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 43055  inst.: 17864707 (ipc=616.6) sim_rate=194181 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 16:19:41 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(4,3,0) tid=(15,10,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,0,0) tid=(15,10,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,1,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 43555  inst.: 18188161 (ipc=620.0) sim_rate=193491 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 16:19:43 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,4,0) tid=(12,8,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,2,0) tid=(4,11,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(5,1,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 44055  inst.: 18405449 (ipc=601.4) sim_rate=193741 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 16:19:44 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,2,0) tid=(3,8,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,2,0) tid=(8,10,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(6,4,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 44555  inst.: 18699289 (ipc=600.2) sim_rate=194784 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 16:19:45 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(7,2,0) tid=(4,8,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,3,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 45055  inst.: 18927015 (ipc=588.1) sim_rate=195123 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:19:46 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,1,0) tid=(12,4,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,3,0) tid=(11,10,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,4,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 45555  inst.: 19173242 (ipc=580.8) sim_rate=195645 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 16:19:47 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(4,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,3,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 46055  inst.: 19386878 (ipc=569.8) sim_rate=195827 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:19:48 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(2,3,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 46555  inst.: 19623035 (ipc=563.3) sim_rate=194287 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 16:19:50 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(3,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,3,0) tid=(2,11,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(7,3,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 47055  inst.: 19885517 (ipc=560.9) sim_rate=194956 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 16:19:51 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,6,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8261,39055), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8262,39055)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8320,39055), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8321,39055)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8333,39055), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8334,39055)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8336,39055), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8337,39055)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8350,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8431,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8457,39055), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(6,3,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8486,39055), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47555  inst.: 20149981 (ipc=559.0) sim_rate=195630 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:19:52 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8523,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8532,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8631,39055), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,2,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8655,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8694,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8695,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8725,39055), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(7,6,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 48055  inst.: 20416359 (ipc=557.6) sim_rate=194441 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:19:54 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(4,4,0) tid=(3,11,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(7,4,0) tid=(2,6,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,2,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 48555  inst.: 20660438 (ipc=553.9) sim_rate=194909 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 16:19:55 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(3,4,0) tid=(11,8,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(4,3,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9957,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9982,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9989,39055), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 49055  inst.: 20901460 (ipc=550.3) sim_rate=195340 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:19:56 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10012,39055), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(5,4,0) tid=(5,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10031,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10035,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10042,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10061,39055), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10144,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10162,39055), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,4,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10289,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10327,39055), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,6,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10480,39055), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49555  inst.: 21118154 (ipc=544.8) sim_rate=195538 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 16:19:57 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10537,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10623,39055), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,5,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 50055  inst.: 21375805 (ipc=543.4) sim_rate=196108 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:19:58 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,4,0) tid=(2,15,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2,5,0) tid=(2,9,0)
GPGPU-Sim uArch: cycles simulated: 50555  inst.: 21636343 (ipc=542.4) sim_rate=194922 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 16:20:00 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,5,0) tid=(0,15,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(7,5,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 51055  inst.: 21862184 (ipc=538.7) sim_rate=195198 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 16:20:01 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(4,6,0) tid=(5,14,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,5,0) tid=(12,9,0)
GPGPU-Sim uArch: cycles simulated: 51555  inst.: 22077216 (ipc=534.3) sim_rate=195373 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 16:20:02 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(7,6,0) tid=(4,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12944,39055), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(5,5,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 52055  inst.: 22276924 (ipc=529.1) sim_rate=195411 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 16:20:03 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13003,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13057,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13060,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13093,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13222,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13271,39055), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,6,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13336,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13346,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13362,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13411,39055), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13435,39055), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 52555  inst.: 22441334 (ipc=521.7) sim_rate=195142 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:20:04 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13505,39055), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13589,39055), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(6,6,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 53055  inst.: 22590513 (ipc=513.7) sim_rate=194745 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 16:20:05 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14028,39055), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,6,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 53555  inst.: 22745090 (ipc=506.7) sim_rate=194402 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:20:06 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(5,5,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14956,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14972,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(7,7,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15013,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15041,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15047,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15114,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15172,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15179,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15367,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15410,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15418,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54555  inst.: 22921429 (ipc=485.4) sim_rate=194249 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:20:07 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,6,0) tid=(2,12,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16148,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16369,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16408,39055), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16447,39055), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56055  inst.: 23043782 (ipc=449.7) sim_rate=193645 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 16:20:08 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(5,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18092,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18110,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18187,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18469,39055), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18470
gpu_sim_insn = 7699119
gpu_ipc =     416.8446
gpu_tot_sim_cycle = 57525
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     401.5186
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5770
gpu_stall_icnt2sh    = 7996
gpu_total_sim_rate=194095

========= Core RFC stats =========
	Total RFC Accesses     = 2144073
	Total RFC Misses       = 1250232
	Total RFC Read Misses  = 436989
	Total RFC Write Misses = 813243
	Total RFC Evictions    = 841209

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7675
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 446, Miss = 86, Miss_rate = 0.193, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[1]: Access = 446, Miss = 91, Miss_rate = 0.204, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[2]: Access = 453, Miss = 89, Miss_rate = 0.196, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[3]: Access = 452, Miss = 90, Miss_rate = 0.199, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[4]: Access = 476, Miss = 94, Miss_rate = 0.197, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[5]: Access = 473, Miss = 93, Miss_rate = 0.197, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[6]: Access = 454, Miss = 93, Miss_rate = 0.205, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[7]: Access = 426, Miss = 88, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[8]: Access = 446, Miss = 91, Miss_rate = 0.204, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[9]: Access = 432, Miss = 92, Miss_rate = 0.213, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[10]: Access = 451, Miss = 90, Miss_rate = 0.200, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[11]: Access = 452, Miss = 91, Miss_rate = 0.201, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[12]: Access = 426, Miss = 88, Miss_rate = 0.207, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[13]: Access = 428, Miss = 88, Miss_rate = 0.206, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[14]: Access = 432, Miss = 89, Miss_rate = 0.206, Pending_hits = 81, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1353
	L1D_total_cache_miss_rate = 0.2022
	L1D_total_cache_pending_hits = 1240
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1331
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552833
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7675
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2079, 2509, 2780, 3294, 2972, 2783, 2511, 2237, 1737, 2007, 2277, 2466, 2466, 2277, 2007, 1737, 1737, 2008, 2278, 2467, 2467, 2278, 2008, 1737, 1737, 2009, 2281, 2471, 1822, 1759, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1331
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145196	W0_Idle:84964	W0_Scoreboard:228076	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10648 {8:1331,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3576 {8:447,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181016 {136:1331,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60792 {136:447,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 247 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 57524 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1291 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1818 	401 	160 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	344 	619 	324 	59 	0 	0 	0 	0 	0 	0 	168 	191 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8185      5352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9268      5420    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5750      7191    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5852      8978    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4581      8695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4691      8758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75931 n_nop=75891 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007902
n_activity=352 dram_eff=0.1705
bk0: 18a 75810i bk1: 12a 75866i bk2: 0a 75930i bk3: 0a 75930i bk4: 0a 75930i bk5: 0a 75930i bk6: 0a 75930i bk7: 0a 75930i bk8: 0a 75930i bk9: 0a 75931i bk10: 0a 75931i bk11: 0a 75932i bk12: 0a 75932i bk13: 0a 75932i bk14: 0a 75932i bk15: 0a 75932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000316076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75931 n_nop=75897 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007375
n_activity=270 dram_eff=0.2074
bk0: 16a 75861i bk1: 12a 75868i bk2: 0a 75928i bk3: 0a 75930i bk4: 0a 75930i bk5: 0a 75930i bk6: 0a 75930i bk7: 0a 75930i bk8: 0a 75930i bk9: 0a 75930i bk10: 0a 75932i bk11: 0a 75932i bk12: 0a 75932i bk13: 0a 75932i bk14: 0a 75932i bk15: 0a 75933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75931 n_nop=75899 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006322
n_activity=276 dram_eff=0.1739
bk0: 14a 75841i bk1: 10a 75869i bk2: 0a 75929i bk3: 0a 75930i bk4: 0a 75930i bk5: 0a 75930i bk6: 0a 75930i bk7: 0a 75930i bk8: 0a 75930i bk9: 0a 75932i bk10: 0a 75932i bk11: 0a 75932i bk12: 0a 75932i bk13: 0a 75932i bk14: 0a 75932i bk15: 0a 75932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000553134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75931 n_nop=75903 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006322
n_activity=220 dram_eff=0.2182
bk0: 16a 75857i bk1: 8a 75902i bk2: 0a 75929i bk3: 0a 75930i bk4: 0a 75930i bk5: 0a 75930i bk6: 0a 75930i bk7: 0a 75930i bk8: 0a 75931i bk9: 0a 75931i bk10: 0a 75932i bk11: 0a 75932i bk12: 0a 75932i bk13: 0a 75932i bk14: 0a 75932i bk15: 0a 75932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144868
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75931 n_nop=75903 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006322
n_activity=222 dram_eff=0.2162
bk0: 16a 75859i bk1: 8a 75900i bk2: 0a 75929i bk3: 0a 75930i bk4: 0a 75930i bk5: 0a 75930i bk6: 0a 75930i bk7: 0a 75930i bk8: 0a 75931i bk9: 0a 75931i bk10: 0a 75932i bk11: 0a 75932i bk12: 0a 75932i bk13: 0a 75932i bk14: 0a 75932i bk15: 0a 75932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000250227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75931 n_nop=75905 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005795
n_activity=232 dram_eff=0.1897
bk0: 14a 75865i bk1: 8a 75902i bk2: 0a 75929i bk3: 0a 75930i bk4: 0a 75930i bk5: 0a 75930i bk6: 0a 75930i bk7: 0a 75930i bk8: 0a 75930i bk9: 0a 75932i bk10: 0a 75932i bk11: 0a 75932i bk12: 0a 75932i bk13: 0a 75932i bk14: 0a 75932i bk15: 0a 75932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171208

========= L2 cache stats =========
L2_cache_bank[0]: Access = 346, Miss = 9, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 204, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 238, Miss = 7, Miss_rate = 0.029, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 198, Miss = 5, Miss_rate = 0.025, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 237, Miss = 8, Miss_rate = 0.034, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 189, Miss = 7, Miss_rate = 0.037, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 2510
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 382
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9652
icnt_total_pkts_simt_to_mem=3557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.26991
	minimum = 6
	maximum = 34
Network latency average = 8.62743
	minimum = 6
	maximum = 34
Slowest packet = 3898
Flit latency average = 7.49731
	minimum = 6
	maximum = 34
Slowest flit = 10434
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226594
	minimum = 0.00173254 (at node 18)
	maximum = 0.00471034 (at node 15)
Accepted packet rate average = 0.00226594
	minimum = 0.00173254 (at node 18)
	maximum = 0.00471034 (at node 15)
Injected flit rate average = 0.00558062
	minimum = 0.0029778 (at node 3)
	maximum = 0.0161884 (at node 15)
Accepted flit rate average= 0.00558062
	minimum = 0.00303194 (at node 21)
	maximum = 0.0082837 (at node 0)
Injected packet length average = 2.46283
Accepted packet length average = 2.46283
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 194095 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57525)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57525)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57525)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57525)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,0,0) tid=(12,4,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,2,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 58025  inst.: 23300045 (ipc=405.4) sim_rate=194167 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:20:09 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(5,3,0) tid=(12,12,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2,3,0) tid=(12,3,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,4,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 58525  inst.: 23557089 (ipc=459.7) sim_rate=194686 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 16:20:10 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(3,1,0) tid=(0,15,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2,6,0) tid=(4,13,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(4,6,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 59025  inst.: 23904765 (ipc=538.3) sim_rate=194347 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 16:20:12 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,4,0) tid=(12,6,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,3,0) tid=(0,8,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(4,2,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 59525  inst.: 24294897 (ipc=598.8) sim_rate=195926 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:20:13 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,1,0) tid=(9,12,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(5,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(3,1,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 60025  inst.: 24657202 (ipc=623.9) sim_rate=195692 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:20:15 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,5,0) tid=(8,2,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,3,0) tid=(1,10,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(3,1,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 60525  inst.: 24929915 (ipc=610.9) sim_rate=196298 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:20:16 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,3,0) tid=(0,9,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 61025  inst.: 25257652 (ipc=617.2) sim_rate=195795 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:20:18 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(4,6,0) tid=(13,3,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(3,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,1,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 61525  inst.: 25568202 (ipc=617.7) sim_rate=196678 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:20:19 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(6,2,0) tid=(5,8,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(5,6,0) tid=(11,7,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(4,1,0) tid=(12,8,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(7,0,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 62025  inst.: 25892190 (ipc=621.1) sim_rate=197650 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:20:20 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(4,1,0) tid=(4,14,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,4,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 62525  inst.: 26105630 (ipc=601.7) sim_rate=197769 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:20:21 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,0,0) tid=(9,8,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,3,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 63025  inst.: 26398992 (ipc=600.3) sim_rate=198488 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:20:22 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(5,3,0) tid=(1,15,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(2,3,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 63525  inst.: 26628443 (ipc=588.5) sim_rate=197247 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:20:24 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(5,2,0) tid=(14,7,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(6,2,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 64025  inst.: 26866553 (ipc=579.9) sim_rate=197548 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 16:20:25 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 64525  inst.: 27086271 (ipc=569.8) sim_rate=197710 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 16:20:26 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,3,0) tid=(10,15,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(4,1,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 65025  inst.: 27317352 (ipc=562.7) sim_rate=197951 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:20:27 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,2,0) tid=(8,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(7,5,0) tid=(12,8,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(7,5,0) tid=(1,15,0)
GPGPU-Sim uArch: cycles simulated: 65525  inst.: 27586805 (ipc=561.2) sim_rate=198466 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 16:20:28 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,7,0) tid=(4,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8355,57525), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8356,57525)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8356,57525), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8357,57525)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8381,57525), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8382,57525)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8400,57525), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8401,57525)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8414,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8434,57525), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(2,6,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8464,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8470,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8480,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8482,57525), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66025  inst.: 27846216 (ipc=558.7) sim_rate=197490 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 16:20:30 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8515,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8588,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8591,57525), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,2,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8702,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8725,57525), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,6,0) tid=(12,9,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 66525  inst.: 28109489 (ipc=556.9) sim_rate=197954 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 16:20:31 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,6,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 67025  inst.: 28353954 (ipc=553.3) sim_rate=198279 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:20:32 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,5,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9916,57525), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9998,57525), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 67525  inst.: 28603402 (ipc=550.6) sim_rate=197264 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:20:34 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10060,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10081,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10137,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10146,57525), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10166,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10186,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10200,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10214,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10216,57525), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10316,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10322,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10342,57525), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,4,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 68025  inst.: 28822812 (ipc=545.3) sim_rate=197416 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 16:20:35 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10503,57525), 3 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(1,4,0) tid=(8,13,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(6,3,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 68525  inst.: 29070488 (ipc=543.0) sim_rate=197758 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 16:20:36 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(6,6,0) tid=(6,12,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,6,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 69025  inst.: 29335190 (ipc=542.4) sim_rate=198210 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:20:37 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 69525  inst.: 29557913 (ipc=538.4) sim_rate=198375 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 16:20:38 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(2,5,0) tid=(9,6,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(1,6,0) tid=(9,5,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 70025  inst.: 29774298 (ipc=534.2) sim_rate=197180 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:20:40 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(7,6,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12937,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12988,57525), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70525  inst.: 29977990 (ipc=529.3) sim_rate=197223 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 16:20:41 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13046,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13135,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13140,57525), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,7,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13236,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13276,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13288,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13295,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13317,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13328,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13375,57525), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 71025  inst.: 30142668 (ipc=521.9) sim_rate=197010 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:20:42 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(5,5,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13546,57525), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13560,57525), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,5,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13889,57525), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 71525  inst.: 30291683 (ipc=513.9) sim_rate=196699 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 16:20:43 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(4,7,0) tid=(11,10,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 72025  inst.: 30445009 (ipc=506.7) sim_rate=196419 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 16:20:44 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,6,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14950,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14976,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14981,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15016,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15040,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15116,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15118,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15216,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15390,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15495,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 73025  inst.: 30623434 (ipc=485.6) sim_rate=196304 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:20:45 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15501,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,5,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16027,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16320,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16387,57525), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16389,57525), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74025  inst.: 30707311 (ipc=461.2) sim_rate=195587 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 16:20:46 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(6,7,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18103,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18150,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18168,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18382,57525), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 7.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18383
gpu_sim_insn = 7699119
gpu_ipc =     418.8173
gpu_tot_sim_cycle = 75908
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     405.7079
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5771
gpu_stall_icnt2sh    = 8094
gpu_total_sim_rate=196155

========= Core RFC stats =========
	Total RFC Accesses     = 2857907
	Total RFC Misses       = 1666800
	Total RFC Read Misses  = 582973
	Total RFC Write Misses = 1083827
	Total RFC Evictions    = 1121715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8583
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[1]: Access = 590, Miss = 106, Miss_rate = 0.180, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[2]: Access = 597, Miss = 106, Miss_rate = 0.178, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[3]: Access = 618, Miss = 106, Miss_rate = 0.172, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 616, Miss = 111, Miss_rate = 0.180, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[5]: Access = 619, Miss = 107, Miss_rate = 0.173, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[6]: Access = 598, Miss = 106, Miss_rate = 0.177, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[7]: Access = 592, Miss = 105, Miss_rate = 0.177, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 584, Miss = 105, Miss_rate = 0.180, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[9]: Access = 572, Miss = 107, Miss_rate = 0.187, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[10]: Access = 593, Miss = 106, Miss_rate = 0.179, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[11]: Access = 594, Miss = 107, Miss_rate = 0.180, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[12]: Access = 592, Miss = 106, Miss_rate = 0.179, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[13]: Access = 571, Miss = 104, Miss_rate = 0.182, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[14]: Access = 600, Miss = 105, Miss_rate = 0.175, Pending_hits = 84, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1591
	L1D_total_cache_miss_rate = 0.1783
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1562
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738761
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8583
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2579, 3009, 3280, 4116, 3794, 3542, 3180, 2816, 2316, 2676, 3036, 3288, 3288, 3036, 2676, 2316, 2316, 2678, 3038, 3290, 3290, 3038, 2678, 2316, 2316, 2680, 3044, 3298, 2649, 2522, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1562
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188428	W0_Idle:101592	W0_Scoreboard:298158	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12496 {8:1562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4296 {8:537,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212432 {136:1562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73032 {136:537,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 228 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 75907 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1761 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2322 	454 	163 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	489 	705 	324 	59 	0 	0 	0 	0 	0 	0 	168 	191 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9259      6152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10486      6189    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6495      8149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6471     10195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5177      9898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5418      9985    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100196 n_nop=100156 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0005988
n_activity=352 dram_eff=0.1705
bk0: 18a 100075i bk1: 12a 100131i bk2: 0a 100195i bk3: 0a 100195i bk4: 0a 100195i bk5: 0a 100195i bk6: 0a 100195i bk7: 0a 100195i bk8: 0a 100195i bk9: 0a 100196i bk10: 0a 100196i bk11: 0a 100197i bk12: 0a 100197i bk13: 0a 100197i bk14: 0a 100197i bk15: 0a 100197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000239531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100196 n_nop=100162 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005589
n_activity=270 dram_eff=0.2074
bk0: 16a 100126i bk1: 12a 100133i bk2: 0a 100193i bk3: 0a 100195i bk4: 0a 100195i bk5: 0a 100195i bk6: 0a 100195i bk7: 0a 100195i bk8: 0a 100195i bk9: 0a 100195i bk10: 0a 100197i bk11: 0a 100197i bk12: 0a 100197i bk13: 0a 100197i bk14: 0a 100197i bk15: 0a 100198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000279452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100196 n_nop=100164 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004791
n_activity=276 dram_eff=0.1739
bk0: 14a 100106i bk1: 10a 100134i bk2: 0a 100194i bk3: 0a 100195i bk4: 0a 100195i bk5: 0a 100195i bk6: 0a 100195i bk7: 0a 100195i bk8: 0a 100195i bk9: 0a 100197i bk10: 0a 100197i bk11: 0a 100197i bk12: 0a 100197i bk13: 0a 100197i bk14: 0a 100197i bk15: 0a 100197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000419178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100196 n_nop=100168 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004791
n_activity=220 dram_eff=0.2182
bk0: 16a 100122i bk1: 8a 100167i bk2: 0a 100194i bk3: 0a 100195i bk4: 0a 100195i bk5: 0a 100195i bk6: 0a 100195i bk7: 0a 100195i bk8: 0a 100196i bk9: 0a 100196i bk10: 0a 100197i bk11: 0a 100197i bk12: 0a 100197i bk13: 0a 100197i bk14: 0a 100197i bk15: 0a 100197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100196 n_nop=100168 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004791
n_activity=222 dram_eff=0.2162
bk0: 16a 100124i bk1: 8a 100165i bk2: 0a 100194i bk3: 0a 100195i bk4: 0a 100195i bk5: 0a 100195i bk6: 0a 100195i bk7: 0a 100195i bk8: 0a 100196i bk9: 0a 100196i bk10: 0a 100197i bk11: 0a 100197i bk12: 0a 100197i bk13: 0a 100197i bk14: 0a 100197i bk15: 0a 100197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000189628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100196 n_nop=100170 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004391
n_activity=232 dram_eff=0.1897
bk0: 14a 100130i bk1: 8a 100167i bk2: 0a 100194i bk3: 0a 100195i bk4: 0a 100195i bk5: 0a 100195i bk6: 0a 100195i bk7: 0a 100195i bk8: 0a 100195i bk9: 0a 100197i bk10: 0a 100197i bk11: 0a 100197i bk12: 0a 100197i bk13: 0a 100197i bk14: 0a 100197i bk15: 0a 100197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 433, Miss = 9, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 253, Miss = 6, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 357, Miss = 8, Miss_rate = 0.022, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 293, Miss = 7, Miss_rate = 0.024, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 250, Miss = 5, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 285, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 224, Miss = 7, Miss_rate = 0.031, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 3070
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11496
icnt_total_pkts_simt_to_mem=4466
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.13929
	minimum = 6
	maximum = 34
Network latency average = 8.58661
	minimum = 6
	maximum = 34
Slowest packet = 5024
Flit latency average = 7.44606
	minimum = 6
	maximum = 34
Slowest flit = 13213
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225651
	minimum = 0.00174074 (at node 18)
	maximum = 0.00473263 (at node 15)
Accepted packet rate average = 0.00225651
	minimum = 0.00174074 (at node 18)
	maximum = 0.00473263 (at node 15)
Injected flit rate average = 0.00554659
	minimum = 0.0028831 (at node 6)
	maximum = 0.016265 (at node 15)
Accepted flit rate average= 0.00554659
	minimum = 0.00304629 (at node 21)
	maximum = 0.00777893 (at node 3)
Injected packet length average = 2.45804
Accepted packet length average = 2.45804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 196155 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75908)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75908)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75908)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75908)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,2,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 76408  inst.: 30999324 (ipc=405.7) sim_rate=194964 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:20:48 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(5,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(5,3,0) tid=(3,9,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(7,4,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 76908  inst.: 31252248 (ipc=455.8) sim_rate=195326 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 16:20:49 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3,5,0) tid=(11,13,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,7,0) tid=(15,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(3,2,0) tid=(11,13,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 77408  inst.: 31604628 (ipc=538.8) sim_rate=196302 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:20:50 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(4,0,0) tid=(7,13,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,3,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 77908  inst.: 31993480 (ipc=598.5) sim_rate=196279 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 16:20:52 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(3,2,0) tid=(11,13,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(7,0,0) tid=(10,1,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,2,0) tid=(14,1,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,1,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 78408  inst.: 32351515 (ipc=622.0) sim_rate=197265 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:20:53 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(2,6,0) tid=(9,6,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(5,3,0) tid=(8,10,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,2,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 78908  inst.: 32633944 (ipc=612.5) sim_rate=196590 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 16:20:55 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,0,0) tid=(0,11,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(5,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(7,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 79408  inst.: 32949477 (ipc=615.1) sim_rate=197302 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:20:56 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(6,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,4,0) tid=(5,8,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(0,0,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 79908  inst.: 33263446 (ipc=616.7) sim_rate=196825 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 16:20:58 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(6,3,0) tid=(6,10,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(5,2,0) tid=(4,6,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,3,0) tid=(13,1,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 80408  inst.: 33585197 (ipc=619.7) sim_rate=197559 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:20:59 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(5,4,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 80908  inst.: 33807678 (ipc=602.2) sim_rate=197705 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:21:00 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,1,0) tid=(2,14,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(2,5,0) tid=(14,13,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,0,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 81408  inst.: 34100033 (ipc=600.6) sim_rate=198256 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:21:01 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(1,0,0) tid=(4,9,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,2,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 81908  inst.: 34330292 (ipc=589.0) sim_rate=198440 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 16:21:02 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(3,3,0) tid=(9,9,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(2,3,0) tid=(5,9,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,2,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 82408  inst.: 34568161 (ipc=580.3) sim_rate=197532 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 16:21:04 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(7,1,0) tid=(10,6,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 82908  inst.: 34794594 (ipc=571.2) sim_rate=197696 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:21:05 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(3,1,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 83408  inst.: 35024939 (ipc=563.8) sim_rate=197881 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:21:06 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(7,2,0) tid=(9,6,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 83908  inst.: 35297792 (ipc=562.7) sim_rate=198302 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 16:21:07 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,4,0) tid=(12,9,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,0,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8265,75908), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8266,75908)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8331,75908), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8332,75908)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8340,75908), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8341,75908)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8382,75908), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8383,75908)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8388,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8424,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8438,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8442,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8445,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8482,75908), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84408  inst.: 35560597 (ipc=560.5) sim_rate=197558 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 16:21:09 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8508,75908), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(1,7,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8581,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8586,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8602,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8624,75908), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(7,7,0) tid=(9,1,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,5,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 84908  inst.: 35832867 (ipc=559.6) sim_rate=197971 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 16:21:10 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,1,0) tid=(9,11,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(7,3,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 85408  inst.: 36070428 (ipc=555.2) sim_rate=198189 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:21:11 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(2,5,0) tid=(15,0,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,7,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9941,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9973,75908), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 85908  inst.: 36305698 (ipc=550.9) sim_rate=198391 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 16:21:12 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10000,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10033,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10114,75908), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(6,3,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10178,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10218,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10279,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10298,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10332,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10336,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10347,75908), 3 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(5,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10475,75908), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10485,75908), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86408  inst.: 36526272 (ipc=545.7) sim_rate=197439 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 16:21:14 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(4,6,0) tid=(2,14,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,7,0) tid=(5,7,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(5,5,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10954,75908), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 86908  inst.: 36788442 (ipc=544.7) sim_rate=197787 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 16:21:15 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(5,7,0) tid=(2,13,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(7,5,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 87408  inst.: 37034426 (ipc=542.4) sim_rate=198045 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 16:21:16 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(7,7,0) tid=(3,4,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(5,5,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 87908  inst.: 37268859 (ipc=539.4) sim_rate=198238 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 16:21:17 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(3,6,0) tid=(11,7,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 88408  inst.: 37478597 (ipc=534.6) sim_rate=198299 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 16:21:18 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12938,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12938,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12952,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12976,75908), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88908  inst.: 37676874 (ipc=529.3) sim_rate=198299 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 16:21:19 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13000,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13088,75908), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(7,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13222,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13277,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13356,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13370,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13413,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13431,75908), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13433,75908), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(2,7,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 89408  inst.: 37840834 (ipc=521.8) sim_rate=198119 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:21:20 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,7,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 89908  inst.: 37986466 (ipc=513.6) sim_rate=197846 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 16:21:21 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14105,75908), 2 CTAs running
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14117,75908), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(3,7,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 90408  inst.: 38141028 (ipc=506.5) sim_rate=197621 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:21:22 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(5,7,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14977,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14982,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14989,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90908  inst.: 38243078 (ipc=496.4) sim_rate=197129 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 16:21:23 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15040,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15071,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15096,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15099,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15102,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15318,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15338,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15400,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,7,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 91908  inst.: 38358230 (ipc=472.6) sim_rate=196708 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 16:21:24 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16171,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16323,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16399,75908), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16416,75908), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(5,7,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 93408  inst.: 38464269 (ipc=438.2) sim_rate=196246 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 16:21:25 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18017,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18116,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18505,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18612,75908), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18613
gpu_sim_insn = 7699119
gpu_ipc =     413.6420
gpu_tot_sim_cycle = 94521
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     407.2703
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5772
gpu_stall_icnt2sh    = 8212
gpu_total_sim_rate=196406

========= Core RFC stats =========
	Total RFC Accesses     = 3571668
	Total RFC Misses       = 2083291
	Total RFC Read Misses  = 728914
	Total RFC Write Misses = 1354377
	Total RFC Evictions    = 1402148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9484
	L1I_total_cache_miss_rate = 0.0102
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 728, Miss = 121, Miss_rate = 0.166, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[1]: Access = 758, Miss = 122, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[2]: Access = 741, Miss = 121, Miss_rate = 0.163, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 788, Miss = 126, Miss_rate = 0.160, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[4]: Access = 754, Miss = 126, Miss_rate = 0.167, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 759, Miss = 124, Miss_rate = 0.163, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 740, Miss = 122, Miss_rate = 0.165, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[7]: Access = 734, Miss = 121, Miss_rate = 0.165, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 726, Miss = 122, Miss_rate = 0.168, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[9]: Access = 715, Miss = 120, Miss_rate = 0.168, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[10]: Access = 763, Miss = 122, Miss_rate = 0.160, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 736, Miss = 121, Miss_rate = 0.164, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 736, Miss = 122, Miss_rate = 0.166, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 715, Miss = 120, Miss_rate = 0.168, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[14]: Access = 762, Miss = 122, Miss_rate = 0.160, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1832
	L1D_total_cache_miss_rate = 0.1642
	L1D_total_cache_pending_hits = 1432
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1795
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924696
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3079, 3509, 3780, 4944, 4622, 4305, 3851, 3395, 2895, 3347, 3798, 4113, 4113, 3798, 3347, 2895, 2895, 3347, 3797, 4112, 4112, 3797, 3347, 2895, 2895, 3349, 3803, 4120, 3471, 3281, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1795
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231802	W0_Idle:118551	W0_Scoreboard:367887	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14360 {8:1795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 4984 {8:623,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244120 {136:1795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 84728 {136:623,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 215 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 94520 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2233 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2807 	521 	169 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	631 	795 	325 	59 	0 	0 	0 	0 	0 	0 	168 	191 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10354      6950    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11773      6963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7276      9110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7090     11412    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5777     11112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6125     11211    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124764 n_nop=124724 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004809
n_activity=352 dram_eff=0.1705
bk0: 18a 124643i bk1: 12a 124699i bk2: 0a 124763i bk3: 0a 124763i bk4: 0a 124763i bk5: 0a 124763i bk6: 0a 124763i bk7: 0a 124763i bk8: 0a 124763i bk9: 0a 124764i bk10: 0a 124764i bk11: 0a 124765i bk12: 0a 124765i bk13: 0a 124765i bk14: 0a 124765i bk15: 0a 124765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000192363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124764 n_nop=124730 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004488
n_activity=270 dram_eff=0.2074
bk0: 16a 124694i bk1: 12a 124701i bk2: 0a 124761i bk3: 0a 124763i bk4: 0a 124763i bk5: 0a 124763i bk6: 0a 124763i bk7: 0a 124763i bk8: 0a 124763i bk9: 0a 124763i bk10: 0a 124765i bk11: 0a 124765i bk12: 0a 124765i bk13: 0a 124765i bk14: 0a 124765i bk15: 0a 124766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000224424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124764 n_nop=124732 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003847
n_activity=276 dram_eff=0.1739
bk0: 14a 124674i bk1: 10a 124702i bk2: 0a 124762i bk3: 0a 124763i bk4: 0a 124763i bk5: 0a 124763i bk6: 0a 124763i bk7: 0a 124763i bk8: 0a 124763i bk9: 0a 124765i bk10: 0a 124765i bk11: 0a 124765i bk12: 0a 124765i bk13: 0a 124765i bk14: 0a 124765i bk15: 0a 124765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000336636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124764 n_nop=124736 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003847
n_activity=220 dram_eff=0.2182
bk0: 16a 124690i bk1: 8a 124735i bk2: 0a 124762i bk3: 0a 124763i bk4: 0a 124763i bk5: 0a 124763i bk6: 0a 124763i bk7: 0a 124763i bk8: 0a 124764i bk9: 0a 124764i bk10: 0a 124765i bk11: 0a 124765i bk12: 0a 124765i bk13: 0a 124765i bk14: 0a 124765i bk15: 0a 124765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.81665e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124764 n_nop=124736 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003847
n_activity=222 dram_eff=0.2162
bk0: 16a 124692i bk1: 8a 124733i bk2: 0a 124762i bk3: 0a 124763i bk4: 0a 124763i bk5: 0a 124763i bk6: 0a 124763i bk7: 0a 124763i bk8: 0a 124764i bk9: 0a 124764i bk10: 0a 124765i bk11: 0a 124765i bk12: 0a 124765i bk13: 0a 124765i bk14: 0a 124765i bk15: 0a 124765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000152288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124764 n_nop=124738 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003527
n_activity=232 dram_eff=0.1897
bk0: 14a 124698i bk1: 8a 124735i bk2: 0a 124762i bk3: 0a 124763i bk4: 0a 124763i bk5: 0a 124763i bk6: 0a 124763i bk7: 0a 124763i bk8: 0a 124763i bk9: 0a 124765i bk10: 0a 124765i bk11: 0a 124765i bk12: 0a 124765i bk13: 0a 124765i bk14: 0a 124765i bk15: 0a 124765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518, Miss = 9, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 301, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 425, Miss = 8, Miss_rate = 0.019, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 349, Miss = 7, Miss_rate = 0.020, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 302, Miss = 5, Miss_rate = 0.017, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 333, Miss = 8, Miss_rate = 0.024, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 258, Miss = 7, Miss_rate = 0.027, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 3628
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 558
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13330
icnt_total_pkts_simt_to_mem=5373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.48566
	minimum = 6
	maximum = 35
Network latency average = 8.91308
	minimum = 6
	maximum = 34
Slowest packet = 6147
Flit latency average = 7.79715
	minimum = 6
	maximum = 34
Slowest flit = 15969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00222067
	minimum = 0.00171923 (at node 18)
	maximum = 0.0045667 (at node 15)
Accepted packet rate average = 0.00222067
	minimum = 0.00171923 (at node 18)
	maximum = 0.0045667 (at node 15)
Injected flit rate average = 0.00545417
	minimum = 0.0029012 (at node 7)
	maximum = 0.0155268 (at node 15)
Accepted flit rate average= 0.00545417
	minimum = 0.00300865 (at node 21)
	maximum = 0.00795143 (at node 3)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 16 sec (196 sec)
gpgpu_simulation_rate = 196406 (inst/sec)
gpgpu_simulation_rate = 482 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94521)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94521)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94521)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94521)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(3,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,6,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 95021  inst.: 38698699 (ipc=406.2) sim_rate=196440 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 16:21:26 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,7,0) tid=(10,2,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(2,2,0) tid=(10,2,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(4,1,0) tid=(14,14,0)
GPGPU-Sim uArch: cycles simulated: 95521  inst.: 38951851 (ipc=456.3) sim_rate=196726 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 16:21:27 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(4,4,0) tid=(14,12,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(7,4,0) tid=(6,9,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,5,0) tid=(14,7,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,1,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 96021  inst.: 39307231 (ipc=541.1) sim_rate=196536 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 16:21:29 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,3,0) tid=(2,14,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(4,3,0) tid=(10,15,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(3,3,0) tid=(10,12,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 96521  inst.: 39697823 (ipc=601.1) sim_rate=197501 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:21:30 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(2,3,0) tid=(10,2,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,1,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 97021  inst.: 40053248 (ipc=623.1) sim_rate=197306 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 16:21:32 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(4,2,0) tid=(13,4,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(6,2,0) tid=(9,12,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,1,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 97521  inst.: 40334654 (ipc=613.0) sim_rate=197718 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 16:21:33 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(4,1,0) tid=(8,6,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(4,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 98021  inst.: 40653859 (ipc=616.6) sim_rate=198311 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:21:34 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(7,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(6,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(6,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 98521  inst.: 40970745 (ipc=618.8) sim_rate=197926 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:21:36 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(4,3,0) tid=(13,3,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(4,2,0) tid=(6,11,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,0,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 99021  inst.: 41290977 (ipc=621.2) sim_rate=198514 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:21:37 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(7,0,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 99521  inst.: 41511295 (ipc=603.1) sim_rate=198618 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:21:38 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(3,4,0) tid=(11,15,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,5,0) tid=(12,9,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(5,0,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 100021  inst.: 41798224 (ipc=600.5) sim_rate=199039 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:21:39 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,3,0) tid=(3,12,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(4,3,0) tid=(15,14,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(4,4,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 100521  inst.: 42034848 (ipc=589.9) sim_rate=198277 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:21:41 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(5,2,0) tid=(1,11,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(7,1,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 101021  inst.: 42272299 (ipc=581.0) sim_rate=198461 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:21:42 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(4,0,0) tid=(10,8,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,3,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 101521  inst.: 42494757 (ipc=571.3) sim_rate=198573 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 16:21:43 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(6,0,0) tid=(4,13,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(5,3,0) tid=(9,13,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,3,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 102021  inst.: 42725114 (ipc=563.9) sim_rate=198721 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:21:44 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,7,0) tid=(4,10,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(4,4,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 102521  inst.: 42998348 (ipc=562.8) sim_rate=199066 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 16:21:45 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(3,5,0) tid=(14,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8311,94521), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8312,94521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8320,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8320,94521), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8321,94521)
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8321,94521)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8323,94521), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8324,94521)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(7,3,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8388,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8395,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8442,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8477,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8486,94521), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 103021  inst.: 43263826 (ipc=561.0) sim_rate=198457 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 16:21:47 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8500,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8502,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8514,94521), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8601,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8607,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8683,94521), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,5,0) tid=(8,12,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(7,1,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 103521  inst.: 43528567 (ipc=559.2) sim_rate=198760 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 16:21:48 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,6,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 104021  inst.: 43764976 (ipc=554.7) sim_rate=198931 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 16:21:49 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(4,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(7,2,0) tid=(12,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9913,94521), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104521  inst.: 44005070 (ipc=550.9) sim_rate=198221 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:21:51 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10020,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10026,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10034,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10049,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10050,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10075,94521), 3 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(6,3,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10226,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10253,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10268,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10291,94521), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,5,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10391,94521), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10454,94521), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 105021  inst.: 44230627 (ipc=546.2) sim_rate=198343 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 16:21:52 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10526,94521), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(5,6,0) tid=(4,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10554,94521), 2 CTAs running
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,6,0) tid=(4,8,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(2,5,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 105521  inst.: 44490736 (ipc=545.0) sim_rate=198619 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 16:21:53 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(5,6,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 106021  inst.: 44734498 (ipc=542.5) sim_rate=198819 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:21:54 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(2,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(5,5,0) tid=(7,11,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(6,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 106521  inst.: 44973270 (ipc=539.8) sim_rate=198996 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 16:21:55 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,6,0) tid=(8,4,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,7,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 107021  inst.: 45187730 (ipc=535.4) sim_rate=199064 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 16:21:56 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,6,0) tid=(11,7,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(5,5,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12915,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12975,94521), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107521  inst.: 45375265 (ipc=529.2) sim_rate=198145 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 16:21:58 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13012,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13015,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13036,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13051,94521), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(3,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13227,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13293,94521), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(2,7,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13376,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13421,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13449,94521), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 108021  inst.: 45555082 (ipc=522.9) sim_rate=198065 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 16:21:59 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13500,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13510,94521), 1 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(3,6,0) tid=(9,9,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(2,6,0) tid=(10,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14110,94521), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14144,94521), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(5,7,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 109021  inst.: 45854091 (ipc=507.5) sim_rate=198502 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:22:00 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,7,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14914,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14993,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14994,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109521  inst.: 45965679 (ipc=498.0) sim_rate=198127 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 16:22:01 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15065,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15085,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,6,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15332,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15344,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15370,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15385,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15454,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15495,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 110021  inst.: 46035304 (ipc=486.4) sim_rate=197576 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:22:02 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15611,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15907,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15971,94521), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16083,94521), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,7,0) tid=(8,6,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(6,7,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17993,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 112521  inst.: 46194714 (ipc=427.7) sim_rate=197413 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 16:22:03 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18069,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18084,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18118,94521), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18119
gpu_sim_insn = 7699119
gpu_ipc =     424.9196
gpu_tot_sim_cycle = 112640
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     410.1093
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5773
gpu_stall_icnt2sh    = 8349
gpu_total_sim_rate=197413

========= Core RFC stats =========
	Total RFC Accesses     = 4285338
	Total RFC Misses       = 2499742
	Total RFC Read Misses  = 874885
	Total RFC Write Misses = 1624857
	Total RFC Evictions    = 1682490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10389
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 870, Miss = 138, Miss_rate = 0.159, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[1]: Access = 901, Miss = 140, Miss_rate = 0.155, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 887, Miss = 138, Miss_rate = 0.156, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 930, Miss = 142, Miss_rate = 0.153, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[4]: Access = 918, Miss = 140, Miss_rate = 0.153, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[5]: Access = 927, Miss = 138, Miss_rate = 0.149, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 882, Miss = 136, Miss_rate = 0.154, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 874, Miss = 136, Miss_rate = 0.156, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 872, Miss = 136, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[9]: Access = 859, Miss = 135, Miss_rate = 0.157, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 909, Miss = 140, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[11]: Access = 874, Miss = 137, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[12]: Access = 898, Miss = 140, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 857, Miss = 135, Miss_rate = 0.158, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 928, Miss = 141, Miss_rate = 0.152, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2072
	L1D_total_cache_miss_rate = 0.1548
	L1D_total_cache_pending_hits = 1519
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2025
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110627
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4009, 4280, 5771, 5449, 5068, 4522, 3974, 3395, 4018, 4561, 4941, 4941, 4561, 4018, 3474, 3474, 4018, 4559, 4937, 4937, 4559, 4018, 3474, 3474, 4018, 4562, 4942, 4293, 4040, 3169, 3079, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2025
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275063	W0_Idle:134666	W0_Scoreboard:438639	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16200 {8:2025,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5696 {8:712,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275400 {136:2025,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 96832 {136:712,}

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 206 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 112639 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2702 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3306 	577 	172 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	769 	884 	328 	59 	0 	0 	0 	0 	0 	0 	168 	191 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11425      7743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13025      7731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8026     10070    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7737     12628    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6374     12311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6837     12428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148680 n_nop=148640 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004036
n_activity=352 dram_eff=0.1705
bk0: 18a 148559i bk1: 12a 148615i bk2: 0a 148679i bk3: 0a 148679i bk4: 0a 148679i bk5: 0a 148679i bk6: 0a 148679i bk7: 0a 148679i bk8: 0a 148679i bk9: 0a 148680i bk10: 0a 148680i bk11: 0a 148681i bk12: 0a 148681i bk13: 0a 148681i bk14: 0a 148681i bk15: 0a 148681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00016142
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148680 n_nop=148646 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003766
n_activity=270 dram_eff=0.2074
bk0: 16a 148610i bk1: 12a 148617i bk2: 0a 148677i bk3: 0a 148679i bk4: 0a 148679i bk5: 0a 148679i bk6: 0a 148679i bk7: 0a 148679i bk8: 0a 148679i bk9: 0a 148679i bk10: 0a 148681i bk11: 0a 148681i bk12: 0a 148681i bk13: 0a 148681i bk14: 0a 148681i bk15: 0a 148682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000188324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148680 n_nop=148648 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003228
n_activity=276 dram_eff=0.1739
bk0: 14a 148590i bk1: 10a 148618i bk2: 0a 148678i bk3: 0a 148679i bk4: 0a 148679i bk5: 0a 148679i bk6: 0a 148679i bk7: 0a 148679i bk8: 0a 148679i bk9: 0a 148681i bk10: 0a 148681i bk11: 0a 148681i bk12: 0a 148681i bk13: 0a 148681i bk14: 0a 148681i bk15: 0a 148681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000282486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148680 n_nop=148652 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003228
n_activity=220 dram_eff=0.2182
bk0: 16a 148606i bk1: 8a 148651i bk2: 0a 148678i bk3: 0a 148679i bk4: 0a 148679i bk5: 0a 148679i bk6: 0a 148679i bk7: 0a 148679i bk8: 0a 148680i bk9: 0a 148680i bk10: 0a 148681i bk11: 0a 148681i bk12: 0a 148681i bk13: 0a 148681i bk14: 0a 148681i bk15: 0a 148681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39844e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148680 n_nop=148652 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003228
n_activity=222 dram_eff=0.2162
bk0: 16a 148608i bk1: 8a 148649i bk2: 0a 148678i bk3: 0a 148679i bk4: 0a 148679i bk5: 0a 148679i bk6: 0a 148679i bk7: 0a 148679i bk8: 0a 148680i bk9: 0a 148680i bk10: 0a 148681i bk11: 0a 148681i bk12: 0a 148681i bk13: 0a 148681i bk14: 0a 148681i bk15: 0a 148681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000127791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148680 n_nop=148654 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002959
n_activity=232 dram_eff=0.1897
bk0: 14a 148614i bk1: 8a 148651i bk2: 0a 148678i bk3: 0a 148679i bk4: 0a 148679i bk5: 0a 148679i bk6: 0a 148679i bk7: 0a 148679i bk8: 0a 148679i bk9: 0a 148681i bk10: 0a 148681i bk11: 0a 148681i bk12: 0a 148681i bk13: 0a 148681i bk14: 0a 148681i bk15: 0a 148681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.74361e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 604, Miss = 9, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 349, Miss = 6, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 492, Miss = 8, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 405, Miss = 7, Miss_rate = 0.017, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 354, Miss = 5, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 381, Miss = 8, Miss_rate = 0.021, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 4186
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 647
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15164
icnt_total_pkts_simt_to_mem=6280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.28584
	minimum = 6
	maximum = 34
Network latency average = 8.70699
	minimum = 6
	maximum = 34
Slowest packet = 7257
Flit latency average = 7.53885
	minimum = 6
	maximum = 34
Slowest flit = 18704
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228121
	minimum = 0.0017661 (at node 18)
	maximum = 0.0047464 (at node 15)
Accepted packet rate average = 0.00228121
	minimum = 0.0017661 (at node 18)
	maximum = 0.0047464 (at node 15)
Injected flit rate average = 0.00560288
	minimum = 0.00303549 (at node 9)
	maximum = 0.0162261 (at node 15)
Accepted flit rate average= 0.00560288
	minimum = 0.00309068 (at node 21)
	maximum = 0.00789227 (at node 4)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 54 sec (234 sec)
gpgpu_simulation_rate = 197413 (inst/sec)
gpgpu_simulation_rate = 481 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112640)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112640)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112640)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112640)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 113140  inst.: 46397818 (ipc=406.2) sim_rate=197437 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:22:04 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,0,0) tid=(9,13,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,5,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 113640  inst.: 46644986 (ipc=450.3) sim_rate=197648 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:22:05 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,2,0) tid=(9,12,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(2,3,0) tid=(9,3,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,7,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 114140  inst.: 46965582 (ipc=513.9) sim_rate=198167 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 16:22:06 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(7,3,0) tid=(1,13,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,3,0) tid=(1,12,0)
GPGPU-Sim uArch: cycles simulated: 114640  inst.: 47337410 (ipc=571.3) sim_rate=198064 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 16:22:08 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(2,0,0) tid=(12,1,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(5,2,0) tid=(9,11,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(3,1,0) tid=(12,9,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,0,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 115140  inst.: 47699057 (ipc=601.7) sim_rate=198746 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 16:22:09 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,0,0) tid=(3,9,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,1,0) tid=(13,2,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 115640  inst.: 48002895 (ipc=602.7) sim_rate=198359 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 16:22:11 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(2,1,0) tid=(2,9,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,4,0) tid=(8,5,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(6,0,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 116140  inst.: 48325553 (ipc=608.8) sim_rate=198870 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 16:22:12 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(2,6,0) tid=(13,6,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,3,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 116640  inst.: 48616438 (ipc=605.4) sim_rate=198434 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 16:22:14 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(3,1,0) tid=(11,11,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(2,3,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4288,112640), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(4289,112640)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4298,112640), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(4299,112640)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4305,112640), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(4306,112640)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4317,112640), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(4318,112640)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,2,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4402,112640), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117140  inst.: 48922324 (ipc=606.1) sim_rate=198871 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:22:15 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(2,2,0) tid=(13,15,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(2,7,0) tid=(12,9,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,0,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 117640  inst.: 49187827 (ipc=598.6) sim_rate=199141 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:22:16 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(5,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(6,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(3,1,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5383,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5464,112640), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118140  inst.: 49504420 (ipc=601.8) sim_rate=198812 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 16:22:18 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5503,112640), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5512,112640), 3 CTAs running
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(4,1,0) tid=(8,4,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(4,1,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5753,112640), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5877,112640), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(4,2,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5960,112640), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118640  inst.: 49777637 (ipc=597.2) sim_rate=199110 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 16:22:19 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,7,0) tid=(14,5,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6295,112640), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6365,112640), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,3,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6418,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6425,112640), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6434,112640), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6439,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6482,112640), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119140  inst.: 50092822 (ipc=599.7) sim_rate=199572 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:22:20 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6515,112640), 3 CTAs running
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(4,5,0) tid=(8,8,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(4,4,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6748,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6827,112640), 3 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(5,6,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6952,112640), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119640  inst.: 50382105 (ipc=598.2) sim_rate=199138 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 16:22:22 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(5,6,0) tid=(4,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7145,112640), 1 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(1,4,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7259,112640), 3 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 120140  inst.: 50669703 (ipc=596.7) sim_rate=199487 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:22:23 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7507,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7531,112640), 1 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(3,7,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7553,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7602,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7649,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7661,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7669,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7700,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7713,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7727,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7733,112640), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(4,6,0) tid=(4,9,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(1,5,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7999,112640), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 120640  inst.: 50913668 (ipc=589.9) sim_rate=199661 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:22:24 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8029,112640), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(2,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8174,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8245,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8248,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8250,112640), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8264,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8315,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8339,112640), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(0,6,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8347,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8355,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8392,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8453,112640), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121140  inst.: 51152452 (ipc=583.3) sim_rate=199814 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:22:25 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,7,0) tid=(11,12,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(6,5,0) tid=(4,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8807,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8933,112640), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121640  inst.: 51346404 (ipc=572.4) sim_rate=199791 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:22:26 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,6,0) tid=(4,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9288,112640), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9368,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,6,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9390,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9453,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122140  inst.: 51500404 (ipc=558.5) sim_rate=199613 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:22:27 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9501,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9544,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9546,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9556,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9566,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9622,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9624,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122640  inst.: 51544060 (ipc=534.9) sim_rate=199011 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:22:28 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10073,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10402,112640), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 10.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10403
gpu_sim_insn = 5361506
gpu_ipc =     515.3807
gpu_tot_sim_cycle = 123043
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.0098
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5774
gpu_stall_icnt2sh    = 8426
gpu_total_sim_rate=199058

========= Core RFC stats =========
	Total RFC Accesses     = 4707870
	Total RFC Misses       = 2748760
	Total RFC Read Misses  = 963362
	Total RFC Write Misses = 1785398
	Total RFC Evictions    = 1849864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11284
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 955, Miss = 152, Miss_rate = 0.159, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 985, Miss = 156, Miss_rate = 0.158, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 956, Miss = 152, Miss_rate = 0.159, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 954, Miss = 148, Miss_rate = 0.155, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[4]: Access = 918, Miss = 140, Miss_rate = 0.153, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[5]: Access = 955, Miss = 144, Miss_rate = 0.151, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 957, Miss = 152, Miss_rate = 0.159, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 959, Miss = 152, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 952, Miss = 152, Miss_rate = 0.160, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[9]: Access = 933, Miss = 151, Miss_rate = 0.162, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 953, Miss = 152, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[11]: Access = 882, Miss = 140, Miss_rate = 0.159, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[12]: Access = 898, Miss = 140, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 899, Miss = 143, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1008, Miss = 155, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2229
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 1522
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223897
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4020, 4540, 4874, 6365, 6043, 5662, 5053, 4415, 3836, 4549, 5155, 5535, 5535, 5155, 4380, 3836, 3836, 4380, 4921, 5299, 5299, 4921, 4380, 3836, 3836, 4380, 4924, 5304, 4655, 4402, 3531, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2172
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:303490	W0_Idle:144869	W0_Scoreboard:469192	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17376 {8:2172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295392 {136:2172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107848 {136:793,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 202 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 120368 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2975 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3574 	652 	183 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	848 	943 	337 	59 	0 	0 	0 	0 	0 	0 	168 	191 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11994      8272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13747      8198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8469     10681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8099     13373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6746     13005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7285     13200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162371 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003694
n_activity=352 dram_eff=0.1705
bk0: 18a 162290i bk1: 12a 162346i bk2: 0a 162410i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162411i bk10: 0a 162411i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162377 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003448
n_activity=270 dram_eff=0.2074
bk0: 16a 162341i bk1: 12a 162348i bk2: 0a 162408i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162410i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162379 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002955
n_activity=276 dram_eff=0.1739
bk0: 14a 162321i bk1: 10a 162349i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162412i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000258603
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162383 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002955
n_activity=220 dram_eff=0.2182
bk0: 16a 162337i bk1: 8a 162382i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162411i bk9: 0a 162411i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.77294e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162383 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002955
n_activity=222 dram_eff=0.2162
bk0: 16a 162339i bk1: 8a 162380i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162411i bk9: 0a 162411i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162385 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002709
n_activity=232 dram_eff=0.1897
bk0: 14a 162345i bk1: 8a 162382i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162412i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.00438e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 656, Miss = 9, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 385, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 530, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 285, Miss = 6, Miss_rate = 0.021, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 443, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 390, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 4540
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16430
icnt_total_pkts_simt_to_mem=6910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7161
	minimum = 6
	maximum = 47
Network latency average = 9.76412
	minimum = 6
	maximum = 40
Slowest packet = 8512
Flit latency average = 8.62184
	minimum = 6
	maximum = 36
Slowest flit = 21800
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252064
	minimum = 0.000288378 (at node 4)
	maximum = 0.00499856 (at node 15)
Accepted packet rate average = 0.00252064
	minimum = 0.000288378 (at node 4)
	maximum = 0.00499856 (at node 15)
Injected flit rate average = 0.00675019
	minimum = 0.000288378 (at node 4)
	maximum = 0.0180717 (at node 15)
Accepted flit rate average= 0.00675019
	minimum = 0.00144189 (at node 4)
	maximum = 0.011439 (at node 8)
Injected packet length average = 2.67797
Accepted packet length average = 2.67797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 19 sec (259 sec)
gpgpu_simulation_rate = 199058 (inst/sec)
gpgpu_simulation_rate = 475 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123043
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.0098
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5774
gpu_stall_icnt2sh    = 8426
gpu_total_sim_rate=199058

========= Core RFC stats =========
	Total RFC Accesses     = 4707870
	Total RFC Misses       = 2748760
	Total RFC Read Misses  = 963362
	Total RFC Write Misses = 1785398
	Total RFC Evictions    = 1849864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11284
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 955, Miss = 152, Miss_rate = 0.159, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 985, Miss = 156, Miss_rate = 0.158, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 956, Miss = 152, Miss_rate = 0.159, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 954, Miss = 148, Miss_rate = 0.155, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[4]: Access = 918, Miss = 140, Miss_rate = 0.153, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[5]: Access = 955, Miss = 144, Miss_rate = 0.151, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 957, Miss = 152, Miss_rate = 0.159, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 959, Miss = 152, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 952, Miss = 152, Miss_rate = 0.160, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[9]: Access = 933, Miss = 151, Miss_rate = 0.162, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 953, Miss = 152, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[11]: Access = 882, Miss = 140, Miss_rate = 0.159, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[12]: Access = 898, Miss = 140, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 899, Miss = 143, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1008, Miss = 155, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2229
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 1522
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223897
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4020, 4540, 4874, 6365, 6043, 5662, 5053, 4415, 3836, 4549, 5155, 5535, 5535, 5155, 4380, 3836, 3836, 4380, 4921, 5299, 5299, 4921, 4380, 3836, 3836, 4380, 4924, 5304, 4655, 4402, 3531, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2172
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:303490	W0_Idle:144869	W0_Scoreboard:469192	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17376 {8:2172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295392 {136:2172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107848 {136:793,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 688 
averagemflatency = 202 
max_icnt2mem_latency = 473 
max_icnt2sh_latency = 120368 
mrq_lat_table:64 	4 	2 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2975 	618 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3574 	652 	183 	49 	60 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	848 	943 	337 	59 	0 	0 	0 	0 	0 	0 	168 	191 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1342      4603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      6977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3434         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11994      8272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13747      8198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8469     10681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8099     13373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6746     13005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7285     13200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        680       591         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        688       483         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        621       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        628       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        515       584         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        458       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162371 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003694
n_activity=352 dram_eff=0.1705
bk0: 18a 162290i bk1: 12a 162346i bk2: 0a 162410i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162411i bk10: 0a 162411i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162377 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003448
n_activity=270 dram_eff=0.2074
bk0: 16a 162341i bk1: 12a 162348i bk2: 0a 162408i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162410i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162379 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002955
n_activity=276 dram_eff=0.1739
bk0: 14a 162321i bk1: 10a 162349i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162412i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000258603
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162383 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002955
n_activity=220 dram_eff=0.2182
bk0: 16a 162337i bk1: 8a 162382i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162411i bk9: 0a 162411i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.77294e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162383 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002955
n_activity=222 dram_eff=0.2162
bk0: 16a 162339i bk1: 8a 162380i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162411i bk9: 0a 162411i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162411 n_nop=162385 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002709
n_activity=232 dram_eff=0.1897
bk0: 14a 162345i bk1: 8a 162382i bk2: 0a 162409i bk3: 0a 162410i bk4: 0a 162410i bk5: 0a 162410i bk6: 0a 162410i bk7: 0a 162410i bk8: 0a 162410i bk9: 0a 162412i bk10: 0a 162412i bk11: 0a 162412i bk12: 0a 162412i bk13: 0a 162412i bk14: 0a 162412i bk15: 0a 162412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.00438e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 656, Miss = 9, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 666
L2_cache_bank[1]: Access = 385, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 360
L2_cache_bank[2]: Access = 530, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 415
L2_cache_bank[3]: Access = 285, Miss = 6, Miss_rate = 0.021, Pending_hits = 15, Reservation_fails = 256
L2_cache_bank[4]: Access = 443, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 540
L2_cache_bank[5]: Access = 390, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 290
L2_cache_bank[6]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 301
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 459
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 322
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 363
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 430
L2_total_cache_accesses = 4540
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1570
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16430
icnt_total_pkts_simt_to_mem=6910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
timer: 671577934644
total_error=0.000000667
avg_error=0.000000001

PASSED
