
;; Function init (init, funcdef_no=2, decl_uid=4419, cgraph_uid=2, symbol_order=2)

verify found no changes in insn with uid = 20.
verify found no changes in insn with uid = 31.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 83.
verify found no changes in insn with uid = 94.


init

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,2u} r1={8d,3u} r2={6d} r4={8d,3u} r5={10d,5u} r6={1d,4u} r7={1d,9u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,3u} r17={22d,2u} r18={5d} r19={5d} r20={1d,36u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,2e} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u,1e} r108={2d,4u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={2d,3u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={2d,2u} r125={2d,2u} r126={2d,3u} r127={1d,1u} r128={2d,2u} r129={2d,2u} r130={2d,3u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 595{462d,130u,3e} in 90{85 regular + 5 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:8 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:8 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -484 [0xfffffffffffffe1c])) [0 num_of_blocks+0 S4 A32])
        (reg:SI 1 dx [ num_of_blocks ])) t3.c:8 90 {*movsi_internal}
     (nil))
(note 5 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 5 9 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.4955+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:8 986 {stack_tls_protect_set_di}
     (nil))
(insn 9 6 10 2 (set (reg:SI 107)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -484 [0xfffffffffffffe1c])) [0 num_of_blocks+0 S4 A32])) t3.c:9 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SI 108)
        (reg:SI 107)) t3.c:9 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (parallel [
            (set (reg:SI 109)
                (plus:SI (reg:SI 108)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:9 217 {*addsi_1}
     (nil))
(insn 12 11 13 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 108)
            (const_int 0 [0]))) t3.c:9 3 {*cmpsi_ccno_1}
     (nil))
(insn 13 12 14 2 (set (reg:SI 108)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 109)
            (reg:SI 108))) t3.c:9 953 {*movsicc_noc}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 110)
                (ashiftrt:SI (reg:SI 108)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:9 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 107)
            (const_int 8 [0x8]))
        (nil)))
(insn 15 14 16 2 (set (reg:SI 87 [ D.4948 ])
        (reg:SI 110)) t3.c:9 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:DI 111)
        (sign_extend:DI (reg:SI 87 [ D.4948 ]))) t3.c:9 142 {*extendsidi2_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -456 [0xfffffffffffffe38])) [0 bitvector_size+0 S8 A64])
        (reg:DI 111)) t3.c:9 89 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 112)
        (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -456 [0xfffffffffffffe38])) [0 bitvector_size+0 S8 A64])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg:DI 112)) t3.c:10 89 {*movdi_internal}
     (nil))
(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fd505153360 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) t3.c:10 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 21 20 22 2 (set (reg/f:DI 113)
        (reg:DI 0 ax)) t3.c:10 89 {*movdi_internal}
     (expr_list:REG_NOALIAS (reg/f:DI 113)
        (nil)))
(insn 22 21 23 2 (set (reg/f:DI 88 [ D.4949 ])
        (reg/f:DI 113)) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/f:DI (reg/f:DI 114) [0 *bitvector_7(D)+0 S8 A64])
        (reg/f:DI 88 [ D.4949 ])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 25 24 26 2 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 26 25 27 2 (set (reg/f:DI 89 [ D.4950 ])
        (mem/f:DI (reg/f:DI 115) [0 *bitvector_7(D)+0 S8 A64])) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:DI 116)
        (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -456 [0xfffffffffffffe38])) [0 bitvector_size+0 S8 A64])) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 1 dx)
        (reg:DI 116)) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 29 28 30 2 (set (reg:SI 4 si)
        (const_int 0 [0])) t3.c:11 90 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.4950 ])) t3.c:11 89 {*movdi_internal}
     (nil))
(call_insn 31 30 32 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x7fd50512a438 memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) t3.c:11 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 32 31 33 2 (set (reg:SI 117)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -484 [0xfffffffffffffe1c])) [0 num_of_blocks+0 S4 A32])) t3.c:13 90 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (reg:DI 90 [ D.4951 ])
        (sign_extend:DI (reg:SI 117))) t3.c:13 142 {*extendsidi2_rex64}
     (nil))
(insn 34 33 35 2 (set (reg:DI 118)
        (reg:DI 90 [ D.4951 ])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 35 34 36 2 (parallel [
            (set (reg:DI 119)
                (ashift:DI (reg:DI 118)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:13 512 {*ashldi3_1}
     (nil))
(insn 36 35 37 2 (set (reg:DI 118)
        (reg:DI 119)) t3.c:13 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.4951 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 37 36 38 2 (parallel [
            (set (reg:DI 120)
                (ashift:DI (reg:DI 118)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:13 512 {*ashldi3_1}
     (nil))
(insn 38 37 39 2 (parallel [
            (set (reg:DI 91 [ D.4951 ])
                (plus:DI (reg:DI 118)
                    (reg:DI 120)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:13 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.4951 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 39 38 40 2 (set (reg:DI 5 di)
        (reg:DI 91 [ D.4951 ])) t3.c:13 89 {*movdi_internal}
     (nil))
(call_insn 40 39 41 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fd505153360 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) t3.c:13 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 41 40 42 2 (set (reg/f:DI 121)
        (reg:DI 0 ax)) t3.c:13 89 {*movdi_internal}
     (expr_list:REG_NOALIAS (reg/f:DI 121)
        (nil)))
(insn 42 41 43 2 (set (reg/f:DI 92 [ D.4949 ])
        (reg/f:DI 121)) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 43 42 44 2 (set (reg/f:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 44 43 45 2 (set (mem/f:DI (reg/f:DI 122) [0 *memory_15(D)+0 S8 A64])
        (reg/f:DI 92 [ D.4949 ])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 45 44 46 2 (parallel [
            (set (reg:DI 123)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -448 [0xfffffffffffffe40])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:15 218 {*adddi_1}
     (nil))
(insn 46 45 47 2 (set (mem/c:HI (reg:DI 123) [0 MEM[(void *)&fd]+0 S2 A64])
        (const_int 47 [0x2f])) t3.c:15 92 {*movhi_internal}
     (nil))
(insn 47 46 48 2 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -320 [0xfffffffffffffec0])) [0 fd.creat_t+0 S8 A64])
        (const_int 0 [0])) t3.c:16 89 {*movdi_internal}
     (nil))
(insn 48 47 49 2 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -312 [0xfffffffffffffec8])) [0 fd.access_t+0 S8 A64])
        (const_int 0 [0])) t3.c:17 89 {*movdi_internal}
     (nil))
(insn 49 48 50 2 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -304 [0xfffffffffffffed0])) [0 fd.mod_t+0 S8 A64])
        (const_int 0 [0])) t3.c:18 89 {*movdi_internal}
     (nil))
(insn 50 49 51 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -296 [0xfffffffffffffed8])) [0 fd.access+0 S4 A64])
        (const_int 0 [0])) t3.c:19 90 {*movsi_internal}
     (nil))
(insn 51 50 52 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 20 frame)
                (const_int -292 [0xfffffffffffffedc])) [0 fd.owner+0 S2 A32])
        (const_int 0 [0])) t3.c:20 92 {*movhi_internal}
     (nil))
(insn 52 51 53 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 20 frame)
                (const_int -290 [0xfffffffffffffede])) [0 fd.size+0 S2 A16])
        (const_int 0 [0])) t3.c:21 92 {*movhi_internal}
     (nil))
(insn 53 52 54 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 20 frame)
                (const_int -288 [0xfffffffffffffee0])) [0 fd.block_ref+0 S2 A64])
        (const_int 1 [0x1])) t3.c:22 92 {*movhi_internal}
     (nil))
(insn 54 53 55 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -272 [0xfffffffffffffef0])) [0 superblock.type+0 S4 A64])
        (const_int 0 [0])) t3.c:25 90 {*movsi_internal}
     (nil))
(insn 55 54 56 2 (parallel [
            (set (reg/f:DI 124)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -264 [0xfffffffffffffef8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:26 218 {*adddi_1}
     (nil))
(insn 56 55 57 2 (parallel [
            (set (reg/f:DI 125)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -448 [0xfffffffffffffe40])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:26 218 {*adddi_1}
     (nil))
(insn 57 56 58 2 (set (reg:DI 126)
        (const_int 21 [0x15])) t3.c:26 89 {*movdi_internal}
     (nil))
(insn 58 57 59 2 (parallel [
            (set (reg:DI 126)
                (const_int 0 [0]))
            (set (reg/f:DI 124)
                (plus:DI (ashift:DI (reg:DI 126)
                        (const_int 3 [0x3]))
                    (reg/f:DI 124)))
            (set (reg/f:DI 125)
                (plus:DI (ashift:DI (reg:DI 126)
                        (const_int 3 [0x3]))
                    (reg/f:DI 125)))
            (set (mem/j/c:BLK (reg/f:DI 124) [0 superblock.content.fd+0 S168 A64])
                (mem/c:BLK (reg/f:DI 125) [0 fd+0 S168 A64]))
            (use (reg:DI 126))
        ]) t3.c:26 921 {*rep_movdi_rex64}
     (nil))
(insn 59 58 60 2 (set (reg/f:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 60 59 61 2 (set (reg/f:DI 93 [ D.4952 ])
        (mem/f:DI (reg/f:DI 127) [0 *memory_15(D)+0 S8 A64])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 61 60 62 2 (set (reg/f:DI 128)
        (reg/f:DI 93 [ D.4952 ])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 62 61 63 2 (parallel [
            (set (reg/f:DI 129)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -272 [0xfffffffffffffef0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:27 218 {*adddi_1}
     (nil))
(insn 63 62 64 2 (set (reg:DI 130)
        (const_int 33 [0x21])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 64 63 65 2 (parallel [
            (set (reg:DI 130)
                (const_int 0 [0]))
            (set (reg/f:DI 128)
                (plus:DI (ashift:DI (reg:DI 130)
                        (const_int 3 [0x3]))
                    (reg/f:DI 128)))
            (set (reg/f:DI 129)
                (plus:DI (ashift:DI (reg:DI 130)
                        (const_int 3 [0x3]))
                    (reg/f:DI 129)))
            (set (mem:BLK (reg/f:DI 128) [0 *_27+0 S264 A64])
                (mem/c:BLK (reg/f:DI 129) [0 superblock+0 S264 A64]))
            (use (reg:DI 130))
        ]) t3.c:27 921 {*rep_movdi_rex64}
     (nil))
(insn 65 64 66 2 (set (reg/f:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 66 65 67 2 (set (reg/f:DI 94 [ D.4950 ])
        (mem/f:DI (reg/f:DI 131) [0 *bitvector_7(D)+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 67 66 68 2 (set (reg/f:DI 132)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 68 67 69 2 (set (reg/f:DI 95 [ D.4950 ])
        (mem/f:DI (reg/f:DI 132) [0 *bitvector_7(D)+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 69 68 70 2 (set (reg:QI 96 [ D.4953 ])
        (mem:QI (reg/f:DI 95 [ D.4950 ]) [0 *_30+0 S1 A8])) t3.c:28 93 {*movqi_internal}
     (nil))
(insn 70 69 71 2 (parallel [
            (set (reg:QI 97 [ D.4953 ])
                (ior:QI (reg:QI 96 [ D.4953 ])
                    (const_int -128 [0xffffffffffffff80])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:28 405 {*iorqi_1}
     (nil))
(insn 71 70 72 2 (set (mem:QI (reg/f:DI 94 [ D.4950 ]) [0 *_29+0 S1 A8])
        (reg:QI 97 [ D.4953 ])) t3.c:28 93 {*movqi_internal}
     (nil))
(insn 72 71 73 2 (set (reg/f:DI 133)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:30 89 {*movdi_internal}
     (nil))
(insn 73 72 74 2 (set (reg/f:DI 98 [ D.4952 ])
        (mem/f:DI (reg/f:DI 133) [0 *memory_15(D)+0 S8 A64])) t3.c:30 89 {*movdi_internal}
     (nil))
(insn 74 73 75 2 (parallel [
            (set (reg/f:DI 99 [ D.4952 ])
                (plus:DI (reg/f:DI 98 [ D.4952 ])
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:30 218 {*adddi_1}
     (nil))
(insn 75 74 76 2 (set (mem/j:SI (reg/f:DI 99 [ D.4952 ]) [0 _35->type+0 S4 A64])
        (const_int 2 [0x2])) t3.c:30 90 {*movsi_internal}
     (nil))
(insn 76 75 77 2 (set (reg/f:DI 134)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:31 89 {*movdi_internal}
     (nil))
(insn 77 76 78 2 (set (reg/f:DI 100 [ D.4952 ])
        (mem/f:DI (reg/f:DI 134) [0 *memory_15(D)+0 S8 A64])) t3.c:31 89 {*movdi_internal}
     (nil))
(insn 78 77 79 2 (parallel [
            (set (reg/f:DI 101 [ D.4952 ])
                (plus:DI (reg/f:DI 100 [ D.4952 ])
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:31 218 {*adddi_1}
     (nil))
(insn 79 78 80 2 (parallel [
            (set (reg/f:DI 102 [ D.4954 ])
                (plus:DI (reg/f:DI 101 [ D.4952 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:31 218 {*adddi_1}
     (nil))
(insn 80 79 81 2 (set (reg:DI 1 dx)
        (const_int 126 [0x7e])) t3.c:31 89 {*movdi_internal}
     (nil))
(insn 81 80 82 2 (set (reg:SI 4 si)
        (const_int 0 [0])) t3.c:31 90 {*movsi_internal}
     (nil))
(insn 82 81 83 2 (set (reg:DI 5 di)
        (reg/f:DI 102 [ D.4954 ])) t3.c:31 89 {*movdi_internal}
     (nil))
(call_insn 83 82 84 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x7fd50512a438 memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) t3.c:31 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 84 83 85 2 (set (reg/f:DI 135)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 85 84 86 2 (set (reg/f:DI 103 [ D.4950 ])
        (mem/f:DI (reg/f:DI 135) [0 *bitvector_7(D)+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 86 85 87 2 (set (reg/f:DI 136)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 87 86 88 2 (set (reg/f:DI 104 [ D.4950 ])
        (mem/f:DI (reg/f:DI 136) [0 *bitvector_7(D)+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 88 87 89 2 (set (reg:QI 105 [ D.4953 ])
        (mem:QI (reg/f:DI 104 [ D.4950 ]) [0 *_42+0 S1 A8])) t3.c:32 93 {*movqi_internal}
     (nil))
(insn 89 88 90 2 (parallel [
            (set (reg:QI 106 [ D.4953 ])
                (ior:QI (reg:QI 105 [ D.4953 ])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:32 405 {*iorqi_1}
     (nil))
(insn 90 89 100 2 (set (mem:QI (reg/f:DI 103 [ D.4950 ]) [0 *_41+0 S1 A8])
        (reg:QI 106 [ D.4953 ])) t3.c:32 93 {*movqi_internal}
     (nil))
(insn 100 90 92 2 (const_int 0 [0]) t3.c:33 684 {nop}
     (nil))
(insn 92 100 93 2 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.4955+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) t3.c:33 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 93 92 98 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) t3.c:33 612 {*jcc_1}
     (nil)
 -> 96)
;;  succ:       4
;;              3 (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 98 93 94 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 94 98 95 3 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:33 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      

(barrier 95 94 96)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 96 95 99 4 2 "" [1 uses])
(note 99 96 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function find_zero_bit (find_zero_bit, funcdef_no=3, decl_uid=4429, cgraph_uid=3, symbol_order=3)



find_zero_bit

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 17[flags] 37[r8]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,14u} r7={1d,14u} r16={1d,13u} r17={13d,5u} r20={1d,41u,2e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d,1u} r38={1d} r87={2d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u,1e} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,2u,1e} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 202{68d,129u,5e} in 62{62 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])
        (reg:DI 5 di [ bitvector ])) t3.c:36 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 bitvector_len+0 S4 A32])
        (reg:SI 4 si [ bitvector_len ])) t3.c:36 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])
        (reg:SI 1 dx [ start_index ])) t3.c:36 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])
        (reg:DI 2 cx [ offset ])) t3.c:36 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])
        (reg:DI 37 r8 [ mask ])) t3.c:36 89 {*movdi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:38 89 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 103) [0 *mask_9(D)+0 S4 A32])
        (const_int 128 [0x80])) t3.c:38 90 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])) t3.c:39 89 {*movdi_internal}
     (nil))
(insn 13 12 14 2 (set (mem:SI (reg/f:DI 104) [0 *offset_11(D)+0 S4 A32])
        (const_int 0 [0])) t3.c:39 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 105)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])) t3.c:40 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 105)
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 bitvector_len+0 S4 A32]))) t3.c:40 7 {*cmpsi_1}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) t3.c:40 612 {*jcc_1}
     (nil)
 -> 19)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])
        (const_int 0 [0])) t3.c:41 90 {*movsi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 19 18 20 4 4 "" [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:SI 106)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])) t3.c:42 90 {*movsi_internal}
     (nil))
(insn 22 21 94 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (reg:SI 106)) t3.c:42 90 {*movsi_internal}
     (nil))
(jump_insn 94 22 95 4 (set (pc)
        (label_ref 77)) t3.c:42 -1
     (nil)
 -> 77)
;;  succ:       12 [100.0%] 

(barrier 95 94 79)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 79 95 25 5 11 "" [1 uses])
(note 25 79 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 107)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:43 90 {*movsi_internal}
     (nil))
(insn 27 26 28 5 (set (reg:DI 88 [ D.4959 ])
        (sign_extend:DI (reg:SI 107))) t3.c:43 142 {*extendsidi2_rex64}
     (nil))
(insn 28 27 29 5 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:43 89 {*movdi_internal}
     (nil))
(insn 29 28 30 5 (parallel [
            (set (reg/f:DI 89 [ D.4960 ])
                (plus:DI (reg:DI 88 [ D.4959 ])
                    (reg/f:DI 108)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:43 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])
            (reg:DI 88 [ D.4959 ]))
        (nil)))
(insn 30 29 31 5 (set (reg:QI 90 [ D.4961 ])
        (mem:QI (reg/f:DI 89 [ D.4960 ]) [0 *_19+0 S1 A8])) t3.c:43 93 {*movqi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 90 [ D.4961 ])
            (const_int -1 [0xffffffffffffffff]))) t3.c:43 5 {*cmpqi_1}
     (nil))
(jump_insn 32 31 33 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) t3.c:43 612 {*jcc_1}
     (nil)
 -> 74)
;;  succ:       6 (FALLTHRU)
;;              11

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 33 32 96 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 96 33 97 6 (set (pc)
        (label_ref 67)) t3.c:45 -1
     (nil)
 -> 67)
;;  succ:       10 [100.0%] 

(barrier 97 96 71)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 71 97 36 7 10 "" [1 uses])
(note 36 71 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:SI 109)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:46 90 {*movsi_internal}
     (nil))
(insn 38 37 39 7 (set (reg:DI 92 [ D.4959 ])
        (sign_extend:DI (reg:SI 109))) t3.c:46 142 {*extendsidi2_rex64}
     (nil))
(insn 39 38 40 7 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:46 89 {*movdi_internal}
     (nil))
(insn 40 39 41 7 (parallel [
            (set (reg/f:DI 93 [ D.4960 ])
                (plus:DI (reg:DI 92 [ D.4959 ])
                    (reg/f:DI 110)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:46 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])
            (reg:DI 92 [ D.4959 ]))
        (nil)))
(insn 41 40 42 7 (set (reg:QI 94 [ D.4961 ])
        (mem:QI (reg/f:DI 93 [ D.4960 ]) [0 *_24+0 S1 A8])) t3.c:46 93 {*movqi_internal}
     (nil))
(insn 42 41 43 7 (set (reg:SI 95 [ D.4958 ])
        (zero_extend:SI (reg:QI 94 [ D.4961 ]))) t3.c:46 138 {*zero_extendqisi2}
     (nil))
(insn 43 42 44 7 (set (reg/f:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:46 89 {*movdi_internal}
     (nil))
(insn 44 43 45 7 (set (reg:SI 96 [ D.4958 ])
        (mem:SI (reg/f:DI 111) [0 *mask_9(D)+0 S4 A32])) t3.c:46 90 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (parallel [
            (set (reg:SI 97 [ D.4958 ])
                (and:SI (reg:SI 95 [ D.4958 ])
                    (reg:SI 96 [ D.4958 ])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:46 381 {*andsi_1}
     (nil))
(insn 46 45 47 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 97 [ D.4958 ])
            (const_int 0 [0]))) t3.c:46 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 46 48 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) t3.c:46 612 {*jcc_1}
     (nil)
 -> 52)
;;  succ:       8 (FALLTHRU)
;;              9

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 98 8 (set (reg:SI 87 [ D.4958 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:47 90 {*movsi_internal}
     (nil))
(jump_insn 98 49 99 8 (set (pc)
        (label_ref 85)) t3.c:47 -1
     (nil)
 -> 85)
;;  succ:       14 [100.0%] 

(barrier 99 98 52)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 52 99 53 9 8 "" [1 uses])
(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 9 (set (reg/f:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:49 89 {*movdi_internal}
     (nil))
(insn 55 54 56 9 (set (reg:SI 98 [ D.4958 ])
        (mem:SI (reg/f:DI 112) [0 *mask_9(D)+0 S4 A32])) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:SI 113)
                (lshiftrt:SI (reg:SI 98 [ D.4958 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:49 544 {*lshrsi3_1}
     (nil))
(insn 57 56 58 9 (parallel [
            (set (reg:SI 114)
                (plus:SI (reg:SI 113)
                    (reg:SI 98 [ D.4958 ])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:49 217 {*addsi_1}
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:SI 115)
                (ashiftrt:SI (reg:SI 114)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:49 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 98 [ D.4958 ])
            (const_int 2 [0x2]))
        (nil)))
(insn 59 58 60 9 (set (reg:SI 99 [ D.4958 ])
        (reg:SI 115)) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 60 59 61 9 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:49 89 {*movdi_internal}
     (nil))
(insn 61 60 62 9 (set (mem:SI (reg/f:DI 116) [0 *mask_9(D)+0 S4 A32])
        (reg:SI 99 [ D.4958 ])) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 62 61 63 9 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])) t3.c:50 89 {*movdi_internal}
     (nil))
(insn 63 62 64 9 (set (reg:SI 100 [ D.4958 ])
        (mem:SI (reg/f:DI 117) [0 *offset_11(D)+0 S4 A32])) t3.c:50 90 {*movsi_internal}
     (nil))
(insn 64 63 65 9 (parallel [
            (set (reg:SI 101 [ D.4958 ])
                (plus:SI (reg:SI 100 [ D.4958 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:50 217 {*addsi_1}
     (nil))
(insn 65 64 66 9 (set (reg/f:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])) t3.c:50 89 {*movdi_internal}
     (nil))
(insn 66 65 67 9 (set (mem:SI (reg/f:DI 118) [0 *offset_11(D)+0 S4 A32])
        (reg:SI 101 [ D.4958 ])) t3.c:50 90 {*movsi_internal}
     (nil))
;;  succ:       10 (FALLTHRU,DFS_BACK)

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              6 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 67 66 68 10 7 "" [1 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 10 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:45 89 {*movdi_internal}
     (nil))
(insn 70 69 72 10 (set (reg:SI 91 [ D.4958 ])
        (mem:SI (reg/f:DI 119) [0 *mask_9(D)+0 S4 A32])) t3.c:45 90 {*movsi_internal}
     (nil))
(insn 72 70 73 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ D.4958 ])
            (const_int 0 [0]))) t3.c:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 73 72 74 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) t3.c:45 612 {*jcc_1}
     (nil)
 -> 71)
;;  succ:       7
;;              11 (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 74 73 75 11 6 "" [1 uses])
(note 75 74 76 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 11 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:42 217 {*addsi_1}
     (nil))
;;  succ:       12 (FALLTHRU,DFS_BACK)

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 77 76 78 12 5 "" [1 uses])
(note 78 77 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 78 81 12 (set (reg:SI 120)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:42 90 {*movsi_internal}
     (nil))
(insn 81 80 82 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 120)
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 bitvector_len+0 S4 A32]))) t3.c:42 7 {*cmpsi_1}
     (nil))
(jump_insn 82 81 83 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) t3.c:42 612 {*jcc_1}
     (nil)
 -> 79)
;;  succ:       5
;;              13 (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 83 82 84 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 13 (set (reg:SI 87 [ D.4958 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:54 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              8 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 85 84 86 14 9 "" [1 uses])
(note 86 85 87 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 91 14 (set (reg:SI 102 [ <retval> ])
        (reg:SI 87 [ D.4958 ])) 90 {*movsi_internal}
     (nil))
(insn 91 87 92 14 (set (reg/i:SI 0 ax)
        (reg:SI 102 [ <retval> ])) t3.c:55 90 {*movsi_internal}
     (nil))
(insn 92 91 0 14 (use (reg/i:SI 0 ax)) t3.c:55 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function convert_index_to_block_number (convert_index_to_block_number, funcdef_no=4, decl_uid=4441, cgraph_uid=4, symbol_order=4)



convert_index_to_block_number

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={4d,1u} r20={1d,14u,3e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={2d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,1u} r91={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} 
;;    total ref usage 79{33d,42u,4e} in 18{18 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])
        (reg:SI 5 di [ bitvector_len ])) t3.c:57 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])
        (reg:SI 4 si [ bitvector_index ])) t3.c:57 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index_offset+0 S4 A32])
        (reg:SI 1 dx [ index_offset ])) t3.c:57 90 {*movsi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 91)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:58 90 {*movsi_internal}
     (nil))
(insn 9 8 13 2 (parallel [
            (set (reg:SI 88 [ D.4962 ])
                (ashift:SI (reg:SI 91)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:58 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 13 9 14 2 (set (reg:SI 95)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index_offset+0 S4 A32])) t3.c:58 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 88 [ D.4962 ])
                    (reg:SI 95)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:58 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 88 [ D.4962 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 index_offset+0 S4 A32]))
        (nil)))
(insn 15 14 16 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 blockNumber+0 S4 A32])
        (reg:SI 94)) t3.c:58 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 96)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])) t3.c:59 90 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 89 [ D.4962 ])
                (ashift:SI (reg:SI 96)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:59 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 18 17 19 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 89 [ D.4962 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 blockNumber+0 S4 A32]))) t3.c:59 7 {*cmpsi_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) t3.c:59 612 {*jcc_1}
     (nil)
 -> 24)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 36 3 (set (reg:SI 87 [ D.4962 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:60 90 {*movsi_internal}
     (nil))
(jump_insn 36 21 37 3 (set (pc)
        (label_ref 27)) t3.c:60 -1
     (nil)
 -> 27)
;;  succ:       5 [100.0%] 

(barrier 37 36 24)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 24 37 25 4 13 "" [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg:SI 87 [ D.4962 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 blockNumber+0 S4 A32])) t3.c:62 90 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 27 26 28 5 14 "" [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 33 5 (set (reg:SI 90 [ <retval> ])
        (reg:SI 87 [ D.4962 ])) 90 {*movsi_internal}
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) t3.c:63 90 {*movsi_internal}
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) t3.c:63 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function convert_block_number_to_index (convert_block_number_to_index, funcdef_no=5, decl_uid=4447, cgraph_uid=5, symbol_order=5)



convert_block_number_to_index

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={13d,2u} r20={1d,21u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,2u,1e} r88={1d,1u} r89={1d,1u} r90={1d,1u} r92={1d,1u,1e} r93={2d,4u} r94={1d,1u} r95={1d,1u} r97={1d,2u} r98={1d,1u} r99={1d,2u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} 
;;    total ref usage 126{55d,69u,2e} in 37{37 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])
        (reg:SI 5 di [ bitvector_len ])) t3.c:65 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 blockNumber+0 S4 A32])
        (reg:SI 4 si [ blockNumber ])) t3.c:65 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])
        (reg:DI 1 dx [ mask ])) t3.c:65 89 {*movdi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 92)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 blockNumber+0 S4 A32])) t3.c:66 90 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 93)
        (reg:SI 92)) t3.c:66 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:66 217 {*addsi_1}
     (nil))
(insn 11 10 12 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93)
            (const_int 0 [0]))) t3.c:66 3 {*cmpsi_ccno_1}
     (nil))
(insn 12 11 13 2 (set (reg:SI 93)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 94)
            (reg:SI 93))) t3.c:66 953 {*movsicc_noc}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:SI 95)
                (ashiftrt:SI (reg:SI 93)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:66 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 92)
            (const_int 8 [0x8]))
        (nil)))
(insn 14 13 15 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 bitvector_index+0 S4 A32])
        (reg:SI 95)) t3.c:66 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 97)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 blockNumber+0 S4 A32])) t3.c:67 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 98)
                (ashiftrt:SI (reg:SI 97)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 538 {ashrsi3_cvt}
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 99)
                (lshiftrt:SI (reg:SI 98)
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 544 {*lshrsi3_1}
     (nil))
(insn 18 17 19 2 (parallel [
            (set (reg:SI 100)
                (plus:SI (reg:SI 97)
                    (reg:SI 99)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 217 {*addsi_1}
     (nil))
(insn 19 18 20 2 (parallel [
            (set (reg:SI 101)
                (and:SI (reg:SI 100)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 381 {*andsi_1}
     (nil))
(insn 20 19 21 2 (parallel [
            (set (reg:SI 102)
                (minus:SI (reg:SI 101)
                    (reg:SI 99)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 260 {*subsi_1}
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 bitvector_offset+0 S4 A32])
        (reg:SI 102)) t3.c:67 90 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])) t3.c:68 89 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (mem:SI (reg/f:DI 103) [0 *mask_7(D)+0 S4 A32])
        (const_int 128 [0x80])) t3.c:68 90 {*movsi_internal}
     (nil))
(insn 24 23 54 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:70 90 {*movsi_internal}
     (nil))
(jump_insn 54 24 55 2 (set (pc)
        (label_ref 37)) t3.c:70 -1
     (nil)
 -> 37)
;;  succ:       4 [100.0%] 

(barrier 55 54 39)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 39 55 27 3 17 "" [1 uses])
(note 27 39 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])) t3.c:71 89 {*movdi_internal}
     (nil))
(insn 29 28 30 3 (set (reg:SI 87 [ D.4963 ])
        (mem:SI (reg/f:DI 104) [0 *mask_7(D)+0 S4 A32])) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 30 29 31 3 (parallel [
            (set (reg:SI 105)
                (lshiftrt:SI (reg:SI 87 [ D.4963 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:71 544 {*lshrsi3_1}
     (nil))
(insn 31 30 32 3 (parallel [
            (set (reg:SI 106)
                (plus:SI (reg:SI 105)
                    (reg:SI 87 [ D.4963 ])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:71 217 {*addsi_1}
     (nil))
(insn 32 31 33 3 (parallel [
            (set (reg:SI 107)
                (ashiftrt:SI (reg:SI 106)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:71 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 87 [ D.4963 ])
            (const_int 2 [0x2]))
        (nil)))
(insn 33 32 34 3 (set (reg:SI 88 [ D.4963 ])
        (reg:SI 107)) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])) t3.c:71 89 {*movdi_internal}
     (nil))
(insn 35 34 36 3 (set (mem:SI (reg/f:DI 108) [0 *mask_7(D)+0 S4 A32])
        (reg:SI 88 [ D.4963 ])) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 36 35 37 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:70 217 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 37 36 38 4 16 "" [1 uses])
(note 38 37 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 41 4 (set (reg:SI 109)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])) t3.c:70 90 {*movsi_internal}
     (nil))
(insn 41 40 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 109)
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 bitvector_offset+0 S4 A32]))) t3.c:70 7 {*cmpsi_1}
     (nil))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) t3.c:70 612 {*jcc_1}
     (nil)
 -> 39)
;;  succ:       3
;;              5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 47 5 (set (reg:SI 89 [ D.4963 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 bitvector_index+0 S4 A32])) t3.c:73 90 {*movsi_internal}
     (nil))
(insn 47 44 51 5 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.4963 ])) t3.c:73 90 {*movsi_internal}
     (nil))
(insn 51 47 52 5 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) t3.c:74 90 {*movsi_internal}
     (nil))
(insn 52 51 0 5 (use (reg/i:SI 0 ax)) t3.c:74 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function flip_bit (flip_bit, funcdef_no=6, decl_uid=4457, cgraph_uid=6, symbol_order=6)



flip_bit

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r17={1d} r20={1d,6u,2e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} r88={1d,1u} r89={1d,1u} 
;;    total ref usage 44{24d,18u,2e} in 7{7 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 byte+0 S4 A32])
        (reg:SI 5 di [ byte ])) t3.c:76 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 mask+0 S4 A32])
        (reg:SI 4 si [ mask ])) t3.c:76 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 89)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 byte+0 S4 A32])) t3.c:77 90 {*movsi_internal}
     (nil))
(insn 8 7 11 2 (parallel [
            (set (reg:SI 87 [ D.4964 ])
                (ior:SI (reg:SI 89)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [0 mask+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:77 399 {*iorsi_1}
     (expr_list:REG_EQUAL (ior:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 byte+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 mask+0 S4 A32]))
        (nil)))
(insn 11 8 15 2 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.4964 ])) t3.c:77 90 {*movsi_internal}
     (nil))
(insn 15 11 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) t3.c:78 90 {*movsi_internal}
     (nil))
(insn 16 15 0 2 (use (reg/i:SI 0 ax)) t3.c:78 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function create_file (create_file, funcdef_no=7, decl_uid=4464, cgraph_uid=7, symbol_order=7)

verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 31.
verify found no changes in insn with uid = 50.
verify found no changes in insn with uid = 82.
verify found no changes in insn with uid = 93.
verify found no changes in insn with uid = 106.
verify found no changes in insn with uid = 119.
verify found no changes in insn with uid = 177.
verify found no changes in insn with uid = 186.
verify found no changes in insn with uid = 196.
verify found no changes in insn with uid = 234.
verify found no changes in insn with uid = 247.


create_file

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={16d,11u} r1={17d,5u} r2={16d,4u} r4={20d,8u} r5={24d,12u} r6={1d,12u} r7={1d,24u} r8={12d} r9={12d} r10={12d} r11={12d} r12={12d} r13={12d} r14={12d} r15={12d} r16={1d,11u} r17={67d,4u} r18={12d} r19={12d} r20={1d,80u,14e} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={16d,4u} r38={13d} r39={12d} r40={12d} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r87={3d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,1u} r91={1d,1u,1e} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u,2e} r100={1d,1u,1e} r101={1d,1u} r102={1d,1u,2e} r103={1d,1u,1e} r104={1d,1u} r105={1d,1u} r106={1d,1u,2e} r107={1d,1u,1e} r108={1d,1u} r109={1d,1u} r110={1d,1u,2e} r111={1d,1u,1e} r112={1d,1u} r113={1d,1u} r114={1d,1u,2e} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u,2e} r119={1d,1u,1e} r120={1d,1u} r121={1d,1u,2e} r122={1d,1u,1e} r123={1d,1u} r124={1d,1u,2e} r125={1d,1u,1e} r126={1d,1u} r127={1d,1u,1e} r128={1d,1u} r129={1d,1u} r130={1d,1u,2e} r131={1d,1u,1e} r132={1d,1u} r133={1d,1u,2e} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={2d,3u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={2d,3u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={2d,3u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={2d,3u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={2d,3u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={2d,3u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={2d,3u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={2d,3u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={2d,3u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={2d,3u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} 
;;    total ref usage 1485{1112d,326u,47e} in 223{211 regular + 12 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:80 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:80 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:80 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:80 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 access+0 S4 A32])
        (reg:SI 37 r8 [ access ])) t3.c:80 90 {*movsi_internal}
     (nil))
(note 7 6 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.4974+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:80 986 {stack_tls_protect_set_di}
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:82 90 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])
        (const_int 0 [0])) t3.c:83 90 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:DI 138)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:84 218 {*adddi_1}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:DI 139)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:84 218 {*adddi_1}
     (nil))
(insn 15 14 16 2 (set (reg:SI 140)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:DI 141)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:84 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 37 r8)
        (reg:DI 138)) t3.c:84 89 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 2 cx)
        (reg:DI 139)) t3.c:84 89 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:SI 4 si)
        (reg:SI 140)) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 5 di)
        (reg:DI 141)) t3.c:84 89 {*movdi_internal}
     (nil))
(call_insn 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:84 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 23 22 24 2 (set (reg:SI 142)
        (reg:SI 0 ax)) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])
        (reg:SI 142)) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 143)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])) t3.c:85 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 file_offset+0 S4 A32])
        (reg:SI 143)) t3.c:85 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:86 7 {*cmpsi_1}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) t3.c:86 612 {*jcc_1}
     (nil)
 -> 35)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7fd504fc82d0 *.LC0>)) t3.c:87 89 {*movdi_internal}
     (nil))
(call_insn 31 30 32 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:87 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 32 31 254 3 (set (reg:SI 87 [ D.4965 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:88 90 {*movsi_internal}
     (nil))
(jump_insn 254 32 255 3 (set (pc)
        (label_ref 238)) t3.c:88 -1
     (nil)
 -> 238)
;;  succ:       10 [100.0%] 

(barrier 255 254 35)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 35 255 36 4 22 "" [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:SI 144)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 38 37 39 4 (set (reg:DI 88 [ D.4966 ])
        (sign_extend:DI (reg:SI 144))) t3.c:91 142 {*extendsidi2_rex64}
     (nil))
(insn 39 38 40 4 (set (reg/f:DI 145)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:91 89 {*movdi_internal}
     (nil))
(insn 40 39 41 4 (parallel [
            (set (reg/f:DI 89 [ D.4967 ])
                (plus:DI (reg:DI 88 [ D.4966 ])
                    (reg/f:DI 145)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:91 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 88 [ D.4966 ]))
        (nil)))
(insn 41 40 42 4 (set (reg:SI 90 [ D.4965 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 42 41 43 4 (set (reg:SI 146)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 43 42 44 4 (set (reg:DI 91 [ D.4966 ])
        (sign_extend:DI (reg:SI 146))) t3.c:91 142 {*extendsidi2_rex64}
     (nil))
(insn 44 43 45 4 (set (reg/f:DI 147)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:91 89 {*movdi_internal}
     (nil))
(insn 45 44 46 4 (parallel [
            (set (reg/f:DI 92 [ D.4967 ])
                (plus:DI (reg:DI 91 [ D.4966 ])
                    (reg/f:DI 147)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:91 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 91 [ D.4966 ]))
        (nil)))
(insn 46 45 47 4 (set (reg:QI 93 [ D.4968 ])
        (mem:QI (reg/f:DI 92 [ D.4967 ]) [0 *_18+0 S1 A8])) t3.c:91 93 {*movqi_internal}
     (nil))
(insn 47 46 48 4 (set (reg:SI 94 [ D.4965 ])
        (zero_extend:SI (reg:QI 93 [ D.4968 ]))) t3.c:91 138 {*zero_extendqisi2}
     (nil))
(insn 48 47 49 4 (set (reg:SI 4 si)
        (reg:SI 90 [ D.4965 ])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 49 48 50 4 (set (reg:SI 5 di)
        (reg:SI 94 [ D.4965 ])) t3.c:91 90 {*movsi_internal}
     (nil))
(call_insn 50 49 51 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:91 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 51 50 52 4 (set (reg:SI 95 [ D.4965 ])
        (reg:SI 0 ax)) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 52 51 53 4 (set (reg:QI 96 [ D.4968 ])
        (subreg:QI (reg:SI 95 [ D.4965 ]) 0)) t3.c:91 93 {*movqi_internal}
     (nil))
(insn 53 52 54 4 (set (mem:QI (reg/f:DI 89 [ D.4967 ]) [0 *_15+0 S1 A8])
        (reg:QI 96 [ D.4968 ])) t3.c:91 93 {*movqi_internal}
     (nil))
(insn 54 53 55 4 (set (reg:SI 148)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:93 90 {*movsi_internal}
     (nil))
(insn 55 54 56 4 (parallel [
            (set (reg:SI 97 [ D.4965 ])
                (ashift:SI (reg:SI 148)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:93 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 56 55 57 4 (set (reg:SI 98 [ D.4965 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])) t3.c:93 90 {*movsi_internal}
     (nil))
(insn 57 56 58 4 (parallel [
            (set (reg:SI 149)
                (plus:SI (reg:SI 97 [ D.4965 ])
                    (reg:SI 98 [ D.4965 ])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:93 217 {*addsi_1}
     (nil))
(insn 58 57 59 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])
        (reg:SI 149)) t3.c:93 90 {*movsi_internal}
     (nil))
(insn 59 58 60 4 (set (reg:SI 150)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:96 90 {*movsi_internal}
     (nil))
(insn 60 59 61 4 (set (reg:DI 99 [ D.4969 ])
        (sign_extend:DI (reg:SI 150))) t3.c:96 142 {*extendsidi2_rex64}
     (nil))
(insn 61 60 62 4 (set (reg:DI 151)
        (reg:DI 99 [ D.4969 ])) t3.c:96 89 {*movdi_internal}
     (nil))
(insn 62 61 63 4 (parallel [
            (set (reg:DI 152)
                (ashift:DI (reg:DI 151)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 512 {*ashldi3_1}
     (nil))
(insn 63 62 64 4 (set (reg:DI 151)
        (reg:DI 152)) t3.c:96 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 99 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 64 63 65 4 (parallel [
            (set (reg:DI 153)
                (ashift:DI (reg:DI 151)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 512 {*ashldi3_1}
     (nil))
(insn 65 64 66 4 (parallel [
            (set (reg:DI 100 [ D.4969 ])
                (plus:DI (reg:DI 151)
                    (reg:DI 153)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 99 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 66 65 67 4 (set (reg/f:DI 154)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:96 89 {*movdi_internal}
     (nil))
(insn 67 66 68 4 (parallel [
            (set (reg/f:DI 101 [ D.4970 ])
                (plus:DI (reg:DI 100 [ D.4969 ])
                    (reg/f:DI 154)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 100 [ D.4969 ]))
        (nil)))
(insn 68 67 69 4 (set (mem/j:SI (reg/f:DI 101 [ D.4970 ]) [0 _31->type+0 S4 A64])
        (const_int 1 [0x1])) t3.c:96 90 {*movsi_internal}
     (nil))
(insn 69 68 70 4 (set (reg:SI 155)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:97 90 {*movsi_internal}
     (nil))
(insn 70 69 71 4 (set (reg:DI 102 [ D.4969 ])
        (sign_extend:DI (reg:SI 155))) t3.c:97 142 {*extendsidi2_rex64}
     (nil))
(insn 71 70 72 4 (set (reg:DI 156)
        (reg:DI 102 [ D.4969 ])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 72 71 73 4 (parallel [
            (set (reg:DI 157)
                (ashift:DI (reg:DI 156)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 512 {*ashldi3_1}
     (nil))
(insn 73 72 74 4 (set (reg:DI 156)
        (reg:DI 157)) t3.c:97 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 102 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 74 73 75 4 (parallel [
            (set (reg:DI 158)
                (ashift:DI (reg:DI 156)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 512 {*ashldi3_1}
     (nil))
(insn 75 74 76 4 (parallel [
            (set (reg:DI 103 [ D.4969 ])
                (plus:DI (reg:DI 156)
                    (reg:DI 158)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 102 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 76 75 77 4 (set (reg/f:DI 159)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 77 76 78 4 (parallel [
            (set (reg/f:DI 104 [ D.4970 ])
                (plus:DI (reg:DI 103 [ D.4969 ])
                    (reg/f:DI 159)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 103 [ D.4969 ]))
        (nil)))
(insn 78 77 79 4 (parallel [
            (set (reg/f:DI 105 [ D.4971 ])
                (plus:DI (reg/f:DI 104 [ D.4970 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 218 {*adddi_1}
     (nil))
(insn 79 78 80 4 (set (reg:DI 160)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 80 79 81 4 (set (reg:DI 4 si)
        (reg:DI 160)) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 81 80 82 4 (set (reg:DI 5 di)
        (reg/f:DI 105 [ D.4971 ])) t3.c:97 89 {*movdi_internal}
     (nil))
(call_insn 82 81 83 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd50512d288 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) t3.c:97 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 83 82 84 4 (set (reg:SI 161)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:98 90 {*movsi_internal}
     (nil))
(insn 84 83 85 4 (set (reg:DI 106 [ D.4969 ])
        (sign_extend:DI (reg:SI 161))) t3.c:98 142 {*extendsidi2_rex64}
     (nil))
(insn 85 84 86 4 (set (reg:DI 162)
        (reg:DI 106 [ D.4969 ])) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 86 85 87 4 (parallel [
            (set (reg:DI 163)
                (ashift:DI (reg:DI 162)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 512 {*ashldi3_1}
     (nil))
(insn 87 86 88 4 (set (reg:DI 162)
        (reg:DI 163)) t3.c:98 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 106 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 88 87 89 4 (parallel [
            (set (reg:DI 164)
                (ashift:DI (reg:DI 162)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 512 {*ashldi3_1}
     (nil))
(insn 89 88 90 4 (parallel [
            (set (reg:DI 107 [ D.4969 ])
                (plus:DI (reg:DI 162)
                    (reg:DI 164)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 106 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 90 89 91 4 (set (reg/f:DI 165)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 91 90 92 4 (parallel [
            (set (reg/f:DI 108 [ D.4970 ])
                (plus:DI (reg:DI 107 [ D.4969 ])
                    (reg/f:DI 165)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 107 [ D.4969 ]))
        (nil)))
(insn 92 91 93 4 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:98 89 {*movdi_internal}
     (nil))
(call_insn 93 92 94 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:98 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 94 93 95 4 (set (reg:DI 109 [ D.4972 ])
        (reg:DI 0 ax)) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 95 94 96 4 (set (mem/j:DI (plus:DI (reg/f:DI 108 [ D.4970 ])
                (const_int 136 [0x88])) [0 _41->content.fd.creat_t+0 S8 A64])
        (reg:DI 109 [ D.4972 ])) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 96 95 97 4 (set (reg:SI 166)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:99 90 {*movsi_internal}
     (nil))
(insn 97 96 98 4 (set (reg:DI 110 [ D.4969 ])
        (sign_extend:DI (reg:SI 166))) t3.c:99 142 {*extendsidi2_rex64}
     (nil))
(insn 98 97 99 4 (set (reg:DI 167)
        (reg:DI 110 [ D.4969 ])) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 99 98 100 4 (parallel [
            (set (reg:DI 168)
                (ashift:DI (reg:DI 167)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 512 {*ashldi3_1}
     (nil))
(insn 100 99 101 4 (set (reg:DI 167)
        (reg:DI 168)) t3.c:99 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 110 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 101 100 102 4 (parallel [
            (set (reg:DI 169)
                (ashift:DI (reg:DI 167)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 512 {*ashldi3_1}
     (nil))
(insn 102 101 103 4 (parallel [
            (set (reg:DI 111 [ D.4969 ])
                (plus:DI (reg:DI 167)
                    (reg:DI 169)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 110 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 103 102 104 4 (set (reg/f:DI 170)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 104 103 105 4 (parallel [
            (set (reg/f:DI 112 [ D.4970 ])
                (plus:DI (reg:DI 111 [ D.4969 ])
                    (reg/f:DI 170)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 111 [ D.4969 ]))
        (nil)))
(insn 105 104 106 4 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:99 89 {*movdi_internal}
     (nil))
(call_insn 106 105 107 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:99 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 107 106 108 4 (set (reg:DI 113 [ D.4972 ])
        (reg:DI 0 ax)) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 108 107 109 4 (set (mem/j:DI (plus:DI (reg/f:DI 112 [ D.4970 ])
                (const_int 144 [0x90])) [0 _47->content.fd.access_t+0 S8 A64])
        (reg:DI 113 [ D.4972 ])) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 109 108 110 4 (set (reg:SI 171)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:100 90 {*movsi_internal}
     (nil))
(insn 110 109 111 4 (set (reg:DI 114 [ D.4969 ])
        (sign_extend:DI (reg:SI 171))) t3.c:100 142 {*extendsidi2_rex64}
     (nil))
(insn 111 110 112 4 (set (reg:DI 172)
        (reg:DI 114 [ D.4969 ])) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 112 111 113 4 (parallel [
            (set (reg:DI 173)
                (ashift:DI (reg:DI 172)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 512 {*ashldi3_1}
     (nil))
(insn 113 112 114 4 (set (reg:DI 172)
        (reg:DI 173)) t3.c:100 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 114 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 114 113 115 4 (parallel [
            (set (reg:DI 174)
                (ashift:DI (reg:DI 172)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 512 {*ashldi3_1}
     (nil))
(insn 115 114 116 4 (parallel [
            (set (reg:DI 115 [ D.4969 ])
                (plus:DI (reg:DI 172)
                    (reg:DI 174)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 114 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 116 115 117 4 (set (reg/f:DI 175)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 117 116 118 4 (parallel [
            (set (reg/f:DI 116 [ D.4970 ])
                (plus:DI (reg:DI 115 [ D.4969 ])
                    (reg/f:DI 175)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 115 [ D.4969 ]))
        (nil)))
(insn 118 117 119 4 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:100 89 {*movdi_internal}
     (nil))
(call_insn 119 118 120 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:100 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 120 119 121 4 (set (reg:DI 117 [ D.4972 ])
        (reg:DI 0 ax)) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 121 120 122 4 (set (mem/j:DI (plus:DI (reg/f:DI 116 [ D.4970 ])
                (const_int 152 [0x98])) [0 _53->content.fd.mod_t+0 S8 A64])
        (reg:DI 117 [ D.4972 ])) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 122 121 123 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 access+0 S4 A32])
            (const_int 0 [0]))) t3.c:101 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 123 122 124 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) t3.c:101 612 {*jcc_1}
     (nil)
 -> 137)
;;  succ:       5 (FALLTHRU)
;;              6

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 124 123 125 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 5 (set (reg:SI 176)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:103 90 {*movsi_internal}
     (nil))
(insn 126 125 127 5 (set (reg:DI 118 [ D.4969 ])
        (sign_extend:DI (reg:SI 176))) t3.c:103 142 {*extendsidi2_rex64}
     (nil))
(insn 127 126 128 5 (set (reg:DI 177)
        (reg:DI 118 [ D.4969 ])) t3.c:103 89 {*movdi_internal}
     (nil))
(insn 128 127 129 5 (parallel [
            (set (reg:DI 178)
                (ashift:DI (reg:DI 177)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 512 {*ashldi3_1}
     (nil))
(insn 129 128 130 5 (set (reg:DI 177)
        (reg:DI 178)) t3.c:103 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 118 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 130 129 131 5 (parallel [
            (set (reg:DI 179)
                (ashift:DI (reg:DI 177)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 512 {*ashldi3_1}
     (nil))
(insn 131 130 132 5 (parallel [
            (set (reg:DI 119 [ D.4969 ])
                (plus:DI (reg:DI 177)
                    (reg:DI 179)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 118 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 132 131 133 5 (set (reg/f:DI 180)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:103 89 {*movdi_internal}
     (nil))
(insn 133 132 134 5 (parallel [
            (set (reg/f:DI 120 [ D.4970 ])
                (plus:DI (reg:DI 119 [ D.4969 ])
                    (reg/f:DI 180)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 119 [ D.4969 ]))
        (nil)))
(insn 134 133 256 5 (set (mem/j:SI (plus:DI (reg/f:DI 120 [ D.4970 ])
                (const_int 160 [0xa0])) [0 _60->content.fd.access+0 S4 A64])
        (const_int 484 [0x1e4])) t3.c:103 90 {*movsi_internal}
     (nil))
(jump_insn 256 134 257 5 (set (pc)
        (label_ref 149)) -1
     (nil)
 -> 149)
;;  succ:       7 [100.0%] 

(barrier 257 256 137)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 137 257 138 6 24 "" [1 uses])
(note 138 137 139 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 6 (set (reg:SI 181)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:106 90 {*movsi_internal}
     (nil))
(insn 140 139 141 6 (set (reg:DI 121 [ D.4969 ])
        (sign_extend:DI (reg:SI 181))) t3.c:106 142 {*extendsidi2_rex64}
     (nil))
(insn 141 140 142 6 (set (reg:DI 182)
        (reg:DI 121 [ D.4969 ])) t3.c:106 89 {*movdi_internal}
     (nil))
(insn 142 141 143 6 (parallel [
            (set (reg:DI 183)
                (ashift:DI (reg:DI 182)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 512 {*ashldi3_1}
     (nil))
(insn 143 142 144 6 (set (reg:DI 182)
        (reg:DI 183)) t3.c:106 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 121 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 144 143 145 6 (parallel [
            (set (reg:DI 184)
                (ashift:DI (reg:DI 182)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 512 {*ashldi3_1}
     (nil))
(insn 145 144 146 6 (parallel [
            (set (reg:DI 122 [ D.4969 ])
                (plus:DI (reg:DI 182)
                    (reg:DI 184)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 121 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 146 145 147 6 (set (reg/f:DI 185)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:106 89 {*movdi_internal}
     (nil))
(insn 147 146 148 6 (parallel [
            (set (reg/f:DI 123 [ D.4970 ])
                (plus:DI (reg:DI 122 [ D.4969 ])
                    (reg/f:DI 185)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 122 [ D.4969 ]))
        (nil)))
(insn 148 147 149 6 (set (mem/j:SI (plus:DI (reg/f:DI 123 [ D.4970 ])
                (const_int 160 [0xa0])) [0 _64->content.fd.access+0 S4 A64])
        (const_int 0 [0])) t3.c:106 90 {*movsi_internal}
     (nil))
;;  succ:       7 (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 149 148 150 7 25 "" [1 uses])
(note 150 149 151 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 7 (set (reg:SI 186)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:108 90 {*movsi_internal}
     (nil))
(insn 152 151 153 7 (set (reg:DI 124 [ D.4969 ])
        (sign_extend:DI (reg:SI 186))) t3.c:108 142 {*extendsidi2_rex64}
     (nil))
(insn 153 152 154 7 (set (reg:DI 187)
        (reg:DI 124 [ D.4969 ])) t3.c:108 89 {*movdi_internal}
     (nil))
(insn 154 153 155 7 (parallel [
            (set (reg:DI 188)
                (ashift:DI (reg:DI 187)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 512 {*ashldi3_1}
     (nil))
(insn 155 154 156 7 (set (reg:DI 187)
        (reg:DI 188)) t3.c:108 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 124 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 156 155 157 7 (parallel [
            (set (reg:DI 189)
                (ashift:DI (reg:DI 187)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 512 {*ashldi3_1}
     (nil))
(insn 157 156 158 7 (parallel [
            (set (reg:DI 125 [ D.4969 ])
                (plus:DI (reg:DI 187)
                    (reg:DI 189)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 124 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 158 157 159 7 (set (reg/f:DI 190)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:108 89 {*movdi_internal}
     (nil))
(insn 159 158 160 7 (parallel [
            (set (reg/f:DI 126 [ D.4970 ])
                (plus:DI (reg:DI 125 [ D.4969 ])
                    (reg/f:DI 190)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 125 [ D.4969 ]))
        (nil)))
(insn 160 159 161 7 (set (mem/j:HI (plus:DI (reg/f:DI 126 [ D.4970 ])
                (const_int 166 [0xa6])) [0 _68->content.fd.size+0 S2 A16])
        (const_int 0 [0])) t3.c:108 92 {*movhi_internal}
     (nil))
(insn 161 160 162 7 (set (reg:SI 191)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:109 90 {*movsi_internal}
     (nil))
(insn 162 161 163 7 (set (reg:DI 127 [ D.4966 ])
        (sign_extend:DI (reg:SI 191))) t3.c:109 142 {*extendsidi2_rex64}
     (nil))
(insn 163 162 164 7 (set (reg/f:DI 192)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:109 89 {*movdi_internal}
     (nil))
(insn 164 163 165 7 (parallel [
            (set (reg/f:DI 128 [ D.4967 ])
                (plus:DI (reg:DI 127 [ D.4966 ])
                    (reg/f:DI 192)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:109 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 127 [ D.4966 ]))
        (nil)))
(insn 165 164 166 7 (set (mem:QI (reg/f:DI 128 [ D.4967 ]) [0 *_71+0 S1 A8])
        (const_int 0 [0])) t3.c:109 93 {*movqi_internal}
     (nil))
(insn 166 165 167 7 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:112 90 {*movsi_internal}
     (nil))
(insn 167 166 168 7 (parallel [
            (set (reg:DI 193)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:113 218 {*adddi_1}
     (nil))
(insn 168 167 169 7 (parallel [
            (set (reg:DI 194)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:113 218 {*adddi_1}
     (nil))
(insn 169 168 170 7 (set (reg:SI 195)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 170 169 171 7 (set (reg:SI 196)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 171 170 172 7 (set (reg:DI 197)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:113 89 {*movdi_internal}
     (nil))
(insn 172 171 173 7 (set (reg:DI 37 r8)
        (reg:DI 193)) t3.c:113 89 {*movdi_internal}
     (nil))
(insn 173 172 174 7 (set (reg:DI 2 cx)
        (reg:DI 194)) t3.c:113 89 {*movdi_internal}
     (nil))
(insn 174 173 175 7 (set (reg:SI 1 dx)
        (reg:SI 195)) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 175 174 176 7 (set (reg:SI 4 si)
        (reg:SI 196)) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 176 175 177 7 (set (reg:DI 5 di)
        (reg:DI 197)) t3.c:113 89 {*movdi_internal}
     (nil))
(call_insn 177 176 178 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:113 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 178 177 179 7 (set (reg:SI 198)
        (reg:SI 0 ax)) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 179 178 180 7 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 data_index+0 S4 A32])
        (reg:SI 198)) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 180 179 181 7 (set (reg:SI 129 [ D.4965 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 181 180 182 7 (set (reg:SI 199)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 data_index+0 S4 A32])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 182 181 183 7 (set (reg:SI 200)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 183 182 184 7 (set (reg:SI 1 dx)
        (reg:SI 129 [ D.4965 ])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 184 183 185 7 (set (reg:SI 4 si)
        (reg:SI 199)) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 185 184 186 7 (set (reg:SI 5 di)
        (reg:SI 200)) t3.c:114 90 {*movsi_internal}
     (nil))
(call_insn 186 185 187 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_index_to_block_number") [flags 0x3]  <function_decl 0x7fd504f2d438 convert_index_to_block_number>) [0 convert_index_to_block_number S1 A8])
            (const_int 0 [0]))) t3.c:114 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 187 186 188 7 (set (reg:SI 201)
        (reg:SI 0 ax)) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 188 187 189 7 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])
        (reg:SI 201)) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 189 188 190 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:115 7 {*cmpsi_1}
     (nil))
(jump_insn 190 189 191 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 200)
            (pc))) t3.c:115 612 {*jcc_1}
     (nil)
 -> 200)
;;  succ:       8 (FALLTHRU)
;;              9

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 191 190 192 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 192 191 193 8 (set (reg:SI 202)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])) t3.c:116 90 {*movsi_internal}
     (nil))
(insn 193 192 194 8 (set (reg:SI 4 si)
        (reg:SI 202)) t3.c:116 90 {*movsi_internal}
     (nil))
(insn 194 193 195 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7fd504fc8360 *.LC1>)) t3.c:116 89 {*movdi_internal}
     (nil))
(insn 195 194 196 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:116 93 {*movqi_internal}
     (nil))
(call_insn 196 195 197 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:116 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 197 196 258 8 (set (reg:SI 87 [ D.4965 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:117 90 {*movsi_internal}
     (nil))
(jump_insn 258 197 259 8 (set (pc)
        (label_ref 238)) t3.c:117 -1
     (nil)
 -> 238)
;;  succ:       10 [100.0%] 

(barrier 259 258 200)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 200 259 201 9 26 "" [1 uses])
(note 201 200 202 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 202 201 203 9 (set (reg:SI 203)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])) t3.c:119 90 {*movsi_internal}
     (nil))
(insn 203 202 204 9 (set (reg:DI 130 [ D.4969 ])
        (sign_extend:DI (reg:SI 203))) t3.c:119 142 {*extendsidi2_rex64}
     (nil))
(insn 204 203 205 9 (set (reg:DI 204)
        (reg:DI 130 [ D.4969 ])) t3.c:119 89 {*movdi_internal}
     (nil))
(insn 205 204 206 9 (parallel [
            (set (reg:DI 205)
                (ashift:DI (reg:DI 204)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 512 {*ashldi3_1}
     (nil))
(insn 206 205 207 9 (set (reg:DI 204)
        (reg:DI 205)) t3.c:119 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 207 206 208 9 (parallel [
            (set (reg:DI 206)
                (ashift:DI (reg:DI 204)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 512 {*ashldi3_1}
     (nil))
(insn 208 207 209 9 (parallel [
            (set (reg:DI 131 [ D.4969 ])
                (plus:DI (reg:DI 204)
                    (reg:DI 206)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 209 208 210 9 (set (reg/f:DI 207)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:119 89 {*movdi_internal}
     (nil))
(insn 210 209 211 9 (parallel [
            (set (reg/f:DI 132 [ D.4970 ])
                (plus:DI (reg:DI 131 [ D.4969 ])
                    (reg/f:DI 207)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 131 [ D.4969 ]))
        (nil)))
(insn 211 210 212 9 (set (mem/j:SI (reg/f:DI 132 [ D.4970 ]) [0 _83->type+0 S4 A64])
        (const_int 3 [0x3])) t3.c:119 90 {*movsi_internal}
     (nil))
(insn 212 211 213 9 (set (reg:SI 208)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])) t3.c:122 90 {*movsi_internal}
     (nil))
(insn 213 212 214 9 (set (reg:DI 133 [ D.4969 ])
        (sign_extend:DI (reg:SI 208))) t3.c:122 142 {*extendsidi2_rex64}
     (nil))
(insn 214 213 215 9 (set (reg:DI 209)
        (reg:DI 133 [ D.4969 ])) t3.c:122 89 {*movdi_internal}
     (nil))
(insn 215 214 216 9 (parallel [
            (set (reg:DI 210)
                (ashift:DI (reg:DI 209)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 512 {*ashldi3_1}
     (nil))
(insn 216 215 217 9 (set (reg:DI 209)
        (reg:DI 210)) t3.c:122 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 133 [ D.4969 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 217 216 218 9 (parallel [
            (set (reg:DI 211)
                (ashift:DI (reg:DI 209)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 512 {*ashldi3_1}
     (nil))
(insn 218 217 219 9 (parallel [
            (set (reg:DI 134 [ D.4969 ])
                (plus:DI (reg:DI 209)
                    (reg:DI 211)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 133 [ D.4969 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 219 218 220 9 (set (reg/f:DI 212)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:122 89 {*movdi_internal}
     (nil))
(insn 220 219 221 9 (parallel [
            (set (reg/f:DI 135 [ D.4970 ])
                (plus:DI (reg:DI 134 [ D.4969 ])
                    (reg/f:DI 212)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 134 [ D.4969 ]))
        (nil)))
(insn 221 220 222 9 (set (reg:SI 213)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])) t3.c:122 90 {*movsi_internal}
     (nil))
(insn 222 221 223 9 (set (reg:HI 136 [ D.4973 ])
        (subreg:HI (reg:SI 213) 0)) t3.c:122 92 {*movhi_internal}
     (nil))
(insn 223 222 224 9 (set (mem/j:HI (plus:DI (reg/f:DI 135 [ D.4970 ])
                (const_int 168 [0xa8])) [0 _87->content.fd.block_ref+0 S2 A64])
        (reg:HI 136 [ D.4973 ])) t3.c:122 92 {*movhi_internal}
     (nil))
(insn 224 223 225 9 (set (reg:SI 214)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 file_offset+0 S4 A32])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 225 224 226 9 (set (reg:SI 215)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 226 225 227 9 (set (reg:SI 216)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 227 226 228 9 (set (reg:DI 217)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])) t3.c:124 89 {*movdi_internal}
     (nil))
(insn 228 227 229 9 (set (reg:SI 37 r8)
        (reg:SI 214)) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 229 228 230 9 (set (reg:SI 2 cx)
        (reg:SI 215)) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 230 229 231 9 (set (reg:SI 1 dx)
        (reg:SI 216)) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 231 230 232 9 (set (reg:DI 4 si)
        (reg:DI 217)) t3.c:124 89 {*movdi_internal}
     (nil))
(insn 232 231 233 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fd504fc83f0 *.LC2>)) t3.c:124 89 {*movdi_internal}
     (nil))
(insn 233 232 234 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:124 93 {*movqi_internal}
     (nil))
(call_insn 234 233 235 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:124 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 235 234 238 9 (set (reg:SI 87 [ D.4965 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 file_blockNumber+0 S4 A32])) t3.c:125 90 {*movsi_internal}
     (nil))
;;  succ:       10 (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              3 [100.0%] 
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 238 235 239 10 27 "" [2 uses])
(note 239 238 240 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 240 239 244 10 (set (reg:SI 137 [ <retval> ])
        (reg:SI 87 [ D.4965 ])) 90 {*movsi_internal}
     (nil))
(insn 244 240 245 10 (set (reg/i:SI 0 ax)
        (reg:SI 137 [ <retval> ])) t3.c:126 90 {*movsi_internal}
     (nil))
(insn 245 244 246 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.4974+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) t3.c:126 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 246 245 252 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) t3.c:126 612 {*jcc_1}
     (nil)
 -> 249)
;;  succ:       12
;;              11 (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 252 246 247 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 247 252 248 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:126 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      

(barrier 248 247 249)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 249 248 253 12 28 "" [1 uses])
(note 253 249 250 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 250 253 0 12 (use (reg/i:SI 0 ax)) t3.c:126 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function create_dir (create_dir, funcdef_no=8, decl_uid=4478, cgraph_uid=8, symbol_order=8)

verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 48.
verify found no changes in insn with uid = 60.
verify found no changes in insn with uid = 70.
verify found no changes in insn with uid = 99.
verify found no changes in insn with uid = 110.
verify found no changes in insn with uid = 123.
verify found no changes in insn with uid = 136.
verify found no changes in insn with uid = 190.
verify found no changes in insn with uid = 199.
verify found no changes in insn with uid = 209.
verify found no changes in insn with uid = 238.
verify found no changes in insn with uid = 261.
verify found no changes in insn with uid = 274.


create_dir

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={20d,13u} r1={22d,7u} r2={19d,4u} r4={26d,11u} r5={30d,15u} r6={1d,14u} r7={1d,29u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r16={1d,13u} r17={73d,5u} r18={15d} r19={15d} r20={1d,86u,13e} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={19d,4u} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} r87={4d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,1u} r91={1d,1u,1e} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u,2e} r99={1d,1u,1e} r100={1d,1u} r101={1d,1u,2e} r102={1d,1u,1e} r103={1d,1u} r104={1d,1u} r105={1d,1u,2e} r106={1d,1u,1e} r107={1d,1u} r108={1d,1u} r109={1d,1u,2e} r110={1d,1u,1e} r111={1d,1u} r112={1d,1u} r113={1d,1u,2e} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u,2e} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u,2e} r121={1d,1u,1e} r122={1d,1u} r123={1d,1u,2e} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u,2e} r128={1d,1u,1e} r129={1d,1u} r130={1d,1u,2e} r131={1d,1u,1e} r132={1d,1u} r133={1d,1u} r134={1d,1u,2e} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={2d,3u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={2d,3u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={2d,3u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={2d,3u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={2d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={2d,3u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={2d,3u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={2d,3u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={2d,3u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={2d,3u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={2d,3u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} 
;;    total ref usage 1758{1349d,361u,48e} in 246{231 regular + 15 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:128 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:128 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:128 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:128 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 access+0 S4 A32])
        (reg:SI 37 r8 [ access ])) t3.c:128 90 {*movsi_internal}
     (nil))
(note 7 6 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.4988+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:128 986 {stack_tls_protect_set_di}
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:129 90 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])
        (const_int 0 [0])) t3.c:130 90 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:DI 139)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:131 218 {*adddi_1}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:DI 140)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:131 218 {*adddi_1}
     (nil))
(insn 15 14 16 2 (set (reg:SI 141)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:DI 142)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:131 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 37 r8)
        (reg:DI 139)) t3.c:131 89 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 2 cx)
        (reg:DI 140)) t3.c:131 89 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:SI 4 si)
        (reg:SI 141)) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 5 di)
        (reg:DI 142)) t3.c:131 89 {*movdi_internal}
     (nil))
(call_insn 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:131 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 23 22 24 2 (set (reg:SI 143)
        (reg:SI 0 ax)) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])
        (reg:SI 143)) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 144)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])) t3.c:132 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 dir_offset+0 S4 A32])
        (reg:SI 144)) t3.c:132 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:SI 145)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 88 [ D.4979 ])
        (sign_extend:DI (reg:SI 145))) t3.c:135 142 {*extendsidi2_rex64}
     (nil))
(insn 29 28 30 2 (set (reg/f:DI 146)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:135 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (parallel [
            (set (reg/f:DI 89 [ D.4980 ])
                (plus:DI (reg:DI 88 [ D.4979 ])
                    (reg/f:DI 146)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:135 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 88 [ D.4979 ]))
        (nil)))
(insn 31 30 32 2 (set (reg:SI 90 [ D.4978 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 32 31 33 2 (set (reg:SI 147)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (reg:DI 91 [ D.4979 ])
        (sign_extend:DI (reg:SI 147))) t3.c:135 142 {*extendsidi2_rex64}
     (nil))
(insn 34 33 35 2 (set (reg/f:DI 148)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:135 89 {*movdi_internal}
     (nil))
(insn 35 34 36 2 (parallel [
            (set (reg/f:DI 92 [ D.4980 ])
                (plus:DI (reg:DI 91 [ D.4979 ])
                    (reg/f:DI 148)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:135 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 91 [ D.4979 ]))
        (nil)))
(insn 36 35 37 2 (set (reg:QI 93 [ D.4981 ])
        (mem:QI (reg/f:DI 92 [ D.4980 ]) [0 *_16+0 S1 A8])) t3.c:135 93 {*movqi_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SI 94 [ D.4978 ])
        (zero_extend:SI (reg:QI 93 [ D.4981 ]))) t3.c:135 138 {*zero_extendqisi2}
     (nil))
(insn 38 37 39 2 (set (reg:SI 4 si)
        (reg:SI 90 [ D.4978 ])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 39 38 40 2 (set (reg:SI 5 di)
        (reg:SI 94 [ D.4978 ])) t3.c:135 90 {*movsi_internal}
     (nil))
(call_insn 40 39 41 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:135 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 41 40 42 2 (set (reg:SI 95 [ D.4978 ])
        (reg:SI 0 ax)) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 42 41 43 2 (set (reg:QI 96 [ D.4981 ])
        (subreg:QI (reg:SI 95 [ D.4978 ]) 0)) t3.c:135 93 {*movqi_internal}
     (nil))
(insn 43 42 44 2 (set (mem:QI (reg/f:DI 89 [ D.4980 ]) [0 *_13+0 S1 A8])
        (reg:QI 96 [ D.4981 ])) t3.c:135 93 {*movqi_internal}
     (nil))
(insn 44 43 45 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:136 7 {*cmpsi_1}
     (nil))
(jump_insn 45 44 46 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) t3.c:136 612 {*jcc_1}
     (nil)
 -> 52)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 46 45 47 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7fd504fc82d0 *.LC0>)) t3.c:137 89 {*movdi_internal}
     (nil))
(call_insn 48 47 49 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:137 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 49 48 281 3 (set (reg:SI 87 [ D.4978 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:138 90 {*movsi_internal}
     (nil))
(jump_insn 281 49 282 3 (set (pc)
        (label_ref 265)) t3.c:138 -1
     (nil)
 -> 265)
;;  succ:       12 [100.0%] 

(barrier 282 281 52)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 52 282 53 4 30 "" [1 uses])
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 4 (set (reg:SI 97 [ D.4978 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 55 54 56 4 (set (reg:SI 149)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 56 55 57 4 (set (reg:SI 150)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 57 56 58 4 (set (reg:SI 1 dx)
        (reg:SI 97 [ D.4978 ])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 58 57 59 4 (set (reg:SI 4 si)
        (reg:SI 149)) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 59 58 60 4 (set (reg:SI 5 di)
        (reg:SI 150)) t3.c:143 90 {*movsi_internal}
     (nil))
(call_insn 60 59 61 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_index_to_block_number") [flags 0x3]  <function_decl 0x7fd504f2d438 convert_index_to_block_number>) [0 convert_index_to_block_number S1 A8])
            (const_int 0 [0]))) t3.c:143 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 61 60 62 4 (set (reg:SI 151)
        (reg:SI 0 ax)) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 62 61 63 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])
        (reg:SI 151)) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 63 62 64 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:144 7 {*cmpsi_1}
     (nil))
(jump_insn 64 63 65 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) t3.c:144 612 {*jcc_1}
     (nil)
 -> 74)
;;  succ:       5 (FALLTHRU)
;;              6

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 5 (set (reg:SI 152)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:145 90 {*movsi_internal}
     (nil))
(insn 67 66 68 5 (set (reg:SI 4 si)
        (reg:SI 152)) t3.c:145 90 {*movsi_internal}
     (nil))
(insn 68 67 69 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7fd504fda510 *.LC3>)) t3.c:145 89 {*movdi_internal}
     (nil))
(insn 69 68 70 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:145 93 {*movqi_internal}
     (nil))
(call_insn 70 69 71 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:145 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 71 70 283 5 (set (reg:SI 87 [ D.4978 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:146 90 {*movsi_internal}
     (nil))
(jump_insn 283 71 284 5 (set (pc)
        (label_ref 265)) t3.c:146 -1
     (nil)
 -> 265)
;;  succ:       12 [100.0%] 

(barrier 284 283 74)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 74 284 75 6 32 "" [1 uses])
(note 75 74 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 6 (set (reg:SI 153)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:150 90 {*movsi_internal}
     (nil))
(insn 77 76 78 6 (set (reg:DI 98 [ D.4982 ])
        (sign_extend:DI (reg:SI 153))) t3.c:150 142 {*extendsidi2_rex64}
     (nil))
(insn 78 77 79 6 (set (reg:DI 154)
        (reg:DI 98 [ D.4982 ])) t3.c:150 89 {*movdi_internal}
     (nil))
(insn 79 78 80 6 (parallel [
            (set (reg:DI 155)
                (ashift:DI (reg:DI 154)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 512 {*ashldi3_1}
     (nil))
(insn 80 79 81 6 (set (reg:DI 154)
        (reg:DI 155)) t3.c:150 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 98 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 156)
                (ashift:DI (reg:DI 154)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 512 {*ashldi3_1}
     (nil))
(insn 82 81 83 6 (parallel [
            (set (reg:DI 99 [ D.4982 ])
                (plus:DI (reg:DI 154)
                    (reg:DI 156)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 98 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 83 82 84 6 (set (reg/f:DI 157)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:150 89 {*movdi_internal}
     (nil))
(insn 84 83 85 6 (parallel [
            (set (reg/f:DI 100 [ D.4983 ])
                (plus:DI (reg:DI 99 [ D.4982 ])
                    (reg/f:DI 157)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 99 [ D.4982 ]))
        (nil)))
(insn 85 84 86 6 (set (mem/j:SI (reg/f:DI 100 [ D.4983 ]) [0 _33->type+0 S4 A64])
        (const_int 0 [0])) t3.c:150 90 {*movsi_internal}
     (nil))
(insn 86 85 87 6 (set (reg:SI 158)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:151 90 {*movsi_internal}
     (nil))
(insn 87 86 88 6 (set (reg:DI 101 [ D.4982 ])
        (sign_extend:DI (reg:SI 158))) t3.c:151 142 {*extendsidi2_rex64}
     (nil))
(insn 88 87 89 6 (set (reg:DI 159)
        (reg:DI 101 [ D.4982 ])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 89 88 90 6 (parallel [
            (set (reg:DI 160)
                (ashift:DI (reg:DI 159)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 512 {*ashldi3_1}
     (nil))
(insn 90 89 91 6 (set (reg:DI 159)
        (reg:DI 160)) t3.c:151 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 101 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 91 90 92 6 (parallel [
            (set (reg:DI 161)
                (ashift:DI (reg:DI 159)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 512 {*ashldi3_1}
     (nil))
(insn 92 91 93 6 (parallel [
            (set (reg:DI 102 [ D.4982 ])
                (plus:DI (reg:DI 159)
                    (reg:DI 161)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 101 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 93 92 94 6 (set (reg/f:DI 162)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 94 93 95 6 (parallel [
            (set (reg/f:DI 103 [ D.4983 ])
                (plus:DI (reg:DI 102 [ D.4982 ])
                    (reg/f:DI 162)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 102 [ D.4982 ]))
        (nil)))
(insn 95 94 96 6 (parallel [
            (set (reg/f:DI 104 [ D.4984 ])
                (plus:DI (reg/f:DI 103 [ D.4983 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 218 {*adddi_1}
     (nil))
(insn 96 95 97 6 (set (reg:DI 163)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 97 96 98 6 (set (reg:DI 4 si)
        (reg:DI 163)) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 98 97 99 6 (set (reg:DI 5 di)
        (reg/f:DI 104 [ D.4984 ])) t3.c:151 89 {*movdi_internal}
     (nil))
(call_insn 99 98 100 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd50512d288 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) t3.c:151 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 100 99 101 6 (set (reg:SI 164)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:152 90 {*movsi_internal}
     (nil))
(insn 101 100 102 6 (set (reg:DI 105 [ D.4982 ])
        (sign_extend:DI (reg:SI 164))) t3.c:152 142 {*extendsidi2_rex64}
     (nil))
(insn 102 101 103 6 (set (reg:DI 165)
        (reg:DI 105 [ D.4982 ])) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 103 102 104 6 (parallel [
            (set (reg:DI 166)
                (ashift:DI (reg:DI 165)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 512 {*ashldi3_1}
     (nil))
(insn 104 103 105 6 (set (reg:DI 165)
        (reg:DI 166)) t3.c:152 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 105 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 105 104 106 6 (parallel [
            (set (reg:DI 167)
                (ashift:DI (reg:DI 165)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 512 {*ashldi3_1}
     (nil))
(insn 106 105 107 6 (parallel [
            (set (reg:DI 106 [ D.4982 ])
                (plus:DI (reg:DI 165)
                    (reg:DI 167)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 105 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 107 106 108 6 (set (reg/f:DI 168)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 108 107 109 6 (parallel [
            (set (reg/f:DI 107 [ D.4983 ])
                (plus:DI (reg:DI 106 [ D.4982 ])
                    (reg/f:DI 168)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 106 [ D.4982 ]))
        (nil)))
(insn 109 108 110 6 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:152 89 {*movdi_internal}
     (nil))
(call_insn 110 109 111 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:152 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 111 110 112 6 (set (reg:DI 108 [ D.4985 ])
        (reg:DI 0 ax)) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 112 111 113 6 (set (mem/j:DI (plus:DI (reg/f:DI 107 [ D.4983 ])
                (const_int 136 [0x88])) [0 _43->content.fd.creat_t+0 S8 A64])
        (reg:DI 108 [ D.4985 ])) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 113 112 114 6 (set (reg:SI 169)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:153 90 {*movsi_internal}
     (nil))
(insn 114 113 115 6 (set (reg:DI 109 [ D.4982 ])
        (sign_extend:DI (reg:SI 169))) t3.c:153 142 {*extendsidi2_rex64}
     (nil))
(insn 115 114 116 6 (set (reg:DI 170)
        (reg:DI 109 [ D.4982 ])) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 116 115 117 6 (parallel [
            (set (reg:DI 171)
                (ashift:DI (reg:DI 170)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 512 {*ashldi3_1}
     (nil))
(insn 117 116 118 6 (set (reg:DI 170)
        (reg:DI 171)) t3.c:153 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 109 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 118 117 119 6 (parallel [
            (set (reg:DI 172)
                (ashift:DI (reg:DI 170)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 512 {*ashldi3_1}
     (nil))
(insn 119 118 120 6 (parallel [
            (set (reg:DI 110 [ D.4982 ])
                (plus:DI (reg:DI 170)
                    (reg:DI 172)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 109 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 120 119 121 6 (set (reg/f:DI 173)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 121 120 122 6 (parallel [
            (set (reg/f:DI 111 [ D.4983 ])
                (plus:DI (reg:DI 110 [ D.4982 ])
                    (reg/f:DI 173)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 110 [ D.4982 ]))
        (nil)))
(insn 122 121 123 6 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:153 89 {*movdi_internal}
     (nil))
(call_insn 123 122 124 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:153 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 124 123 125 6 (set (reg:DI 112 [ D.4985 ])
        (reg:DI 0 ax)) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 125 124 126 6 (set (mem/j:DI (plus:DI (reg/f:DI 111 [ D.4983 ])
                (const_int 144 [0x90])) [0 _49->content.fd.access_t+0 S8 A64])
        (reg:DI 112 [ D.4985 ])) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 126 125 127 6 (set (reg:SI 174)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:154 90 {*movsi_internal}
     (nil))
(insn 127 126 128 6 (set (reg:DI 113 [ D.4982 ])
        (sign_extend:DI (reg:SI 174))) t3.c:154 142 {*extendsidi2_rex64}
     (nil))
(insn 128 127 129 6 (set (reg:DI 175)
        (reg:DI 113 [ D.4982 ])) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 129 128 130 6 (parallel [
            (set (reg:DI 176)
                (ashift:DI (reg:DI 175)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 512 {*ashldi3_1}
     (nil))
(insn 130 129 131 6 (set (reg:DI 175)
        (reg:DI 176)) t3.c:154 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 113 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 131 130 132 6 (parallel [
            (set (reg:DI 177)
                (ashift:DI (reg:DI 175)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 512 {*ashldi3_1}
     (nil))
(insn 132 131 133 6 (parallel [
            (set (reg:DI 114 [ D.4982 ])
                (plus:DI (reg:DI 175)
                    (reg:DI 177)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 113 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 133 132 134 6 (set (reg/f:DI 178)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 134 133 135 6 (parallel [
            (set (reg/f:DI 115 [ D.4983 ])
                (plus:DI (reg:DI 114 [ D.4982 ])
                    (reg/f:DI 178)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 114 [ D.4982 ]))
        (nil)))
(insn 135 134 136 6 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:154 89 {*movdi_internal}
     (nil))
(call_insn 136 135 137 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:154 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 137 136 138 6 (set (reg:DI 116 [ D.4985 ])
        (reg:DI 0 ax)) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 138 137 139 6 (set (mem/j:DI (plus:DI (reg/f:DI 115 [ D.4983 ])
                (const_int 152 [0x98])) [0 _55->content.fd.mod_t+0 S8 A64])
        (reg:DI 116 [ D.4985 ])) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 139 138 140 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 access+0 S4 A32])
            (const_int 0 [0]))) t3.c:155 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 140 139 141 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) t3.c:155 612 {*jcc_1}
     (nil)
 -> 154)
;;  succ:       7 (FALLTHRU)
;;              8

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 141 140 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 7 (set (reg:SI 179)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:157 90 {*movsi_internal}
     (nil))
(insn 143 142 144 7 (set (reg:DI 117 [ D.4982 ])
        (sign_extend:DI (reg:SI 179))) t3.c:157 142 {*extendsidi2_rex64}
     (nil))
(insn 144 143 145 7 (set (reg:DI 180)
        (reg:DI 117 [ D.4982 ])) t3.c:157 89 {*movdi_internal}
     (nil))
(insn 145 144 146 7 (parallel [
            (set (reg:DI 181)
                (ashift:DI (reg:DI 180)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 512 {*ashldi3_1}
     (nil))
(insn 146 145 147 7 (set (reg:DI 180)
        (reg:DI 181)) t3.c:157 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 117 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 147 146 148 7 (parallel [
            (set (reg:DI 182)
                (ashift:DI (reg:DI 180)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 512 {*ashldi3_1}
     (nil))
(insn 148 147 149 7 (parallel [
            (set (reg:DI 118 [ D.4982 ])
                (plus:DI (reg:DI 180)
                    (reg:DI 182)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 117 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 149 148 150 7 (set (reg/f:DI 183)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:157 89 {*movdi_internal}
     (nil))
(insn 150 149 151 7 (parallel [
            (set (reg/f:DI 119 [ D.4983 ])
                (plus:DI (reg:DI 118 [ D.4982 ])
                    (reg/f:DI 183)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 118 [ D.4982 ]))
        (nil)))
(insn 151 150 285 7 (set (mem/j:SI (plus:DI (reg/f:DI 119 [ D.4983 ])
                (const_int 160 [0xa0])) [0 _62->content.fd.access+0 S4 A64])
        (const_int 484 [0x1e4])) t3.c:157 90 {*movsi_internal}
     (nil))
(jump_insn 285 151 286 7 (set (pc)
        (label_ref 167)) -1
     (nil)
 -> 167)
;;  succ:       9 [100.0%] 

(barrier 286 285 154)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 154 286 155 8 33 "" [1 uses])
(note 155 154 156 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 8 (set (reg:SI 184)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:160 90 {*movsi_internal}
     (nil))
(insn 157 156 158 8 (set (reg:DI 120 [ D.4982 ])
        (sign_extend:DI (reg:SI 184))) t3.c:160 142 {*extendsidi2_rex64}
     (nil))
(insn 158 157 159 8 (set (reg:DI 185)
        (reg:DI 120 [ D.4982 ])) t3.c:160 89 {*movdi_internal}
     (nil))
(insn 159 158 160 8 (parallel [
            (set (reg:DI 186)
                (ashift:DI (reg:DI 185)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 512 {*ashldi3_1}
     (nil))
(insn 160 159 161 8 (set (reg:DI 185)
        (reg:DI 186)) t3.c:160 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 120 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 161 160 162 8 (parallel [
            (set (reg:DI 187)
                (ashift:DI (reg:DI 185)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 512 {*ashldi3_1}
     (nil))
(insn 162 161 163 8 (parallel [
            (set (reg:DI 121 [ D.4982 ])
                (plus:DI (reg:DI 185)
                    (reg:DI 187)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 120 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 163 162 164 8 (set (reg/f:DI 188)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:160 89 {*movdi_internal}
     (nil))
(insn 164 163 165 8 (parallel [
            (set (reg/f:DI 122 [ D.4983 ])
                (plus:DI (reg:DI 121 [ D.4982 ])
                    (reg/f:DI 188)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 121 [ D.4982 ]))
        (nil)))
(insn 165 164 166 8 (set (reg:SI 189)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 access+0 S4 A32])) t3.c:160 90 {*movsi_internal}
     (nil))
(insn 166 165 167 8 (set (mem/j:SI (plus:DI (reg/f:DI 122 [ D.4983 ])
                (const_int 160 [0xa0])) [0 _66->content.fd.access+0 S4 A64])
        (reg:SI 189)) t3.c:160 90 {*movsi_internal}
     (nil))
;;  succ:       9 (FALLTHRU)

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;;              7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 167 166 168 9 34 "" [1 uses])
(note 168 167 169 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 169 168 170 9 (set (reg:SI 190)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:161 90 {*movsi_internal}
     (nil))
(insn 170 169 171 9 (set (reg:DI 123 [ D.4982 ])
        (sign_extend:DI (reg:SI 190))) t3.c:161 142 {*extendsidi2_rex64}
     (nil))
(insn 171 170 172 9 (set (reg:DI 191)
        (reg:DI 123 [ D.4982 ])) t3.c:161 89 {*movdi_internal}
     (nil))
(insn 172 171 173 9 (parallel [
            (set (reg:DI 192)
                (ashift:DI (reg:DI 191)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 512 {*ashldi3_1}
     (nil))
(insn 173 172 174 9 (set (reg:DI 191)
        (reg:DI 192)) t3.c:161 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 123 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 174 173 175 9 (parallel [
            (set (reg:DI 193)
                (ashift:DI (reg:DI 191)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 512 {*ashldi3_1}
     (nil))
(insn 175 174 176 9 (parallel [
            (set (reg:DI 124 [ D.4982 ])
                (plus:DI (reg:DI 191)
                    (reg:DI 193)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 123 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 176 175 177 9 (set (reg/f:DI 194)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:161 89 {*movdi_internal}
     (nil))
(insn 177 176 178 9 (parallel [
            (set (reg/f:DI 125 [ D.4983 ])
                (plus:DI (reg:DI 124 [ D.4982 ])
                    (reg/f:DI 194)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 124 [ D.4982 ]))
        (nil)))
(insn 178 177 179 9 (set (mem/j:HI (plus:DI (reg/f:DI 125 [ D.4983 ])
                (const_int 166 [0xa6])) [0 _70->content.fd.size+0 S2 A16])
        (const_int 0 [0])) t3.c:161 92 {*movhi_internal}
     (nil))
(insn 179 178 180 9 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:164 90 {*movsi_internal}
     (nil))
(insn 180 179 181 9 (parallel [
            (set (reg:DI 195)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:165 218 {*adddi_1}
     (nil))
(insn 181 180 182 9 (parallel [
            (set (reg:DI 196)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:165 218 {*adddi_1}
     (nil))
(insn 182 181 183 9 (set (reg:SI 197)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 183 182 184 9 (set (reg:SI 198)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 184 183 185 9 (set (reg:DI 199)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:165 89 {*movdi_internal}
     (nil))
(insn 185 184 186 9 (set (reg:DI 37 r8)
        (reg:DI 195)) t3.c:165 89 {*movdi_internal}
     (nil))
(insn 186 185 187 9 (set (reg:DI 2 cx)
        (reg:DI 196)) t3.c:165 89 {*movdi_internal}
     (nil))
(insn 187 186 188 9 (set (reg:SI 1 dx)
        (reg:SI 197)) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 188 187 189 9 (set (reg:SI 4 si)
        (reg:SI 198)) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 189 188 190 9 (set (reg:DI 5 di)
        (reg:DI 199)) t3.c:165 89 {*movdi_internal}
     (nil))
(call_insn 190 189 191 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:165 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 191 190 192 9 (set (reg:SI 200)
        (reg:SI 0 ax)) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 192 191 193 9 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 indexnode_index+0 S4 A32])
        (reg:SI 200)) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 193 192 194 9 (set (reg:SI 126 [ D.4978 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 offset+0 S4 A64])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 194 193 195 9 (set (reg:SI 201)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 indexnode_index+0 S4 A32])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 195 194 196 9 (set (reg:SI 202)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 196 195 197 9 (set (reg:SI 1 dx)
        (reg:SI 126 [ D.4978 ])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 197 196 198 9 (set (reg:SI 4 si)
        (reg:SI 201)) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 198 197 199 9 (set (reg:SI 5 di)
        (reg:SI 202)) t3.c:166 90 {*movsi_internal}
     (nil))
(call_insn 199 198 200 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_index_to_block_number") [flags 0x3]  <function_decl 0x7fd504f2d438 convert_index_to_block_number>) [0 convert_index_to_block_number S1 A8])
            (const_int 0 [0]))) t3.c:166 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 200 199 201 9 (set (reg:SI 203)
        (reg:SI 0 ax)) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 201 200 202 9 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])
        (reg:SI 203)) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 202 201 203 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:167 7 {*cmpsi_1}
     (nil))
(jump_insn 203 202 204 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) t3.c:167 612 {*jcc_1}
     (nil)
 -> 213)
;;  succ:       10 (FALLTHRU)
;;              11

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 204 203 205 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 10 (set (reg:SI 204)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])) t3.c:168 90 {*movsi_internal}
     (nil))
(insn 206 205 207 10 (set (reg:SI 4 si)
        (reg:SI 204)) t3.c:168 90 {*movsi_internal}
     (nil))
(insn 207 206 208 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd504fda5a0 *.LC4>)) t3.c:168 89 {*movdi_internal}
     (nil))
(insn 208 207 209 10 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:168 93 {*movqi_internal}
     (nil))
(call_insn 209 208 210 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:168 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 210 209 287 10 (set (reg:SI 87 [ D.4978 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:169 90 {*movsi_internal}
     (nil))
(jump_insn 287 210 288 10 (set (pc)
        (label_ref 265)) t3.c:169 -1
     (nil)
 -> 265)
;;  succ:       12 [100.0%] 

(barrier 288 287 213)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 213 288 214 11 35 "" [1 uses])
(note 214 213 215 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 216 11 (set (reg:SI 205)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])) t3.c:171 90 {*movsi_internal}
     (nil))
(insn 216 215 217 11 (set (reg:DI 127 [ D.4982 ])
        (sign_extend:DI (reg:SI 205))) t3.c:171 142 {*extendsidi2_rex64}
     (nil))
(insn 217 216 218 11 (set (reg:DI 206)
        (reg:DI 127 [ D.4982 ])) t3.c:171 89 {*movdi_internal}
     (nil))
(insn 218 217 219 11 (parallel [
            (set (reg:DI 207)
                (ashift:DI (reg:DI 206)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 512 {*ashldi3_1}
     (nil))
(insn 219 218 220 11 (set (reg:DI 206)
        (reg:DI 207)) t3.c:171 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 127 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 220 219 221 11 (parallel [
            (set (reg:DI 208)
                (ashift:DI (reg:DI 206)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 512 {*ashldi3_1}
     (nil))
(insn 221 220 222 11 (parallel [
            (set (reg:DI 128 [ D.4982 ])
                (plus:DI (reg:DI 206)
                    (reg:DI 208)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 127 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 222 221 223 11 (set (reg/f:DI 209)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:171 89 {*movdi_internal}
     (nil))
(insn 223 222 224 11 (parallel [
            (set (reg/f:DI 129 [ D.4983 ])
                (plus:DI (reg:DI 128 [ D.4982 ])
                    (reg/f:DI 209)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 128 [ D.4982 ]))
        (nil)))
(insn 224 223 225 11 (set (mem/j:SI (reg/f:DI 129 [ D.4983 ]) [0 _82->type+0 S4 A64])
        (const_int 2 [0x2])) t3.c:171 90 {*movsi_internal}
     (nil))
(insn 225 224 226 11 (set (reg:SI 210)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])) t3.c:172 90 {*movsi_internal}
     (nil))
(insn 226 225 227 11 (set (reg:DI 130 [ D.4982 ])
        (sign_extend:DI (reg:SI 210))) t3.c:172 142 {*extendsidi2_rex64}
     (nil))
(insn 227 226 228 11 (set (reg:DI 211)
        (reg:DI 130 [ D.4982 ])) t3.c:172 89 {*movdi_internal}
     (nil))
(insn 228 227 229 11 (parallel [
            (set (reg:DI 212)
                (ashift:DI (reg:DI 211)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 512 {*ashldi3_1}
     (nil))
(insn 229 228 230 11 (set (reg:DI 211)
        (reg:DI 212)) t3.c:172 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 230 229 231 11 (parallel [
            (set (reg:DI 213)
                (ashift:DI (reg:DI 211)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 512 {*ashldi3_1}
     (nil))
(insn 231 230 232 11 (parallel [
            (set (reg:DI 131 [ D.4982 ])
                (plus:DI (reg:DI 211)
                    (reg:DI 213)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 232 231 233 11 (set (reg/f:DI 214)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:172 89 {*movdi_internal}
     (nil))
(insn 233 232 234 11 (parallel [
            (set (reg/f:DI 132 [ D.4983 ])
                (plus:DI (reg:DI 131 [ D.4982 ])
                    (reg/f:DI 214)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 131 [ D.4982 ]))
        (nil)))
(insn 234 233 235 11 (parallel [
            (set (reg/f:DI 133 [ D.4986 ])
                (plus:DI (reg/f:DI 132 [ D.4983 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 218 {*adddi_1}
     (nil))
(insn 235 234 236 11 (set (reg:DI 1 dx)
        (const_int 126 [0x7e])) t3.c:172 89 {*movdi_internal}
     (nil))
(insn 236 235 237 11 (set (reg:SI 4 si)
        (const_int 0 [0])) t3.c:172 90 {*movsi_internal}
     (nil))
(insn 237 236 238 11 (set (reg:DI 5 di)
        (reg/f:DI 133 [ D.4986 ])) t3.c:172 89 {*movdi_internal}
     (nil))
(call_insn 238 237 239 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x7fd50512a438 memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) t3.c:172 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 239 238 240 11 (set (reg:SI 215)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])) t3.c:175 90 {*movsi_internal}
     (nil))
(insn 240 239 241 11 (set (reg:DI 134 [ D.4982 ])
        (sign_extend:DI (reg:SI 215))) t3.c:175 142 {*extendsidi2_rex64}
     (nil))
(insn 241 240 242 11 (set (reg:DI 216)
        (reg:DI 134 [ D.4982 ])) t3.c:175 89 {*movdi_internal}
     (nil))
(insn 242 241 243 11 (parallel [
            (set (reg:DI 217)
                (ashift:DI (reg:DI 216)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 512 {*ashldi3_1}
     (nil))
(insn 243 242 244 11 (set (reg:DI 216)
        (reg:DI 217)) t3.c:175 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 134 [ D.4982 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 244 243 245 11 (parallel [
            (set (reg:DI 218)
                (ashift:DI (reg:DI 216)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 512 {*ashldi3_1}
     (nil))
(insn 245 244 246 11 (parallel [
            (set (reg:DI 135 [ D.4982 ])
                (plus:DI (reg:DI 216)
                    (reg:DI 218)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 134 [ D.4982 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 246 245 247 11 (set (reg/f:DI 219)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:175 89 {*movdi_internal}
     (nil))
(insn 247 246 248 11 (parallel [
            (set (reg/f:DI 136 [ D.4983 ])
                (plus:DI (reg:DI 135 [ D.4982 ])
                    (reg/f:DI 219)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 135 [ D.4982 ]))
        (nil)))
(insn 248 247 249 11 (set (reg:SI 220)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 index_blockNumber+0 S4 A32])) t3.c:175 90 {*movsi_internal}
     (nil))
(insn 249 248 250 11 (set (reg:HI 137 [ D.4987 ])
        (subreg:HI (reg:SI 220) 0)) t3.c:175 92 {*movhi_internal}
     (nil))
(insn 250 249 251 11 (set (mem/j:HI (plus:DI (reg/f:DI 136 [ D.4983 ])
                (const_int 168 [0xa8])) [0 _91->content.fd.block_ref+0 S2 A64])
        (reg:HI 137 [ D.4987 ])) t3.c:175 92 {*movhi_internal}
     (nil))
(insn 251 250 252 11 (set (reg:SI 221)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 dir_offset+0 S4 A32])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 252 251 253 11 (set (reg:SI 222)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 index+0 S4 A32])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 253 252 254 11 (set (reg:SI 223)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 254 253 255 11 (set (reg:DI 224)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])) t3.c:176 89 {*movdi_internal}
     (nil))
(insn 255 254 256 11 (set (reg:SI 37 r8)
        (reg:SI 221)) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 256 255 257 11 (set (reg:SI 2 cx)
        (reg:SI 222)) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 257 256 258 11 (set (reg:SI 1 dx)
        (reg:SI 223)) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 258 257 259 11 (set (reg:DI 4 si)
        (reg:DI 224)) t3.c:176 89 {*movdi_internal}
     (nil))
(insn 259 258 260 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fd504fda630 *.LC5>)) t3.c:176 89 {*movdi_internal}
     (nil))
(insn 260 259 261 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:176 93 {*movqi_internal}
     (nil))
(call_insn 261 260 262 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:176 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 262 261 265 11 (set (reg:SI 87 [ D.4978 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 dir_blockNumber+0 S4 A32])) t3.c:177 90 {*movsi_internal}
     (nil))
;;  succ:       12 (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              5 [100.0%] 
;;              3 [100.0%] 
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 265 262 266 12 36 "" [3 uses])
(note 266 265 267 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 267 266 271 12 (set (reg:SI 138 [ <retval> ])
        (reg:SI 87 [ D.4978 ])) 90 {*movsi_internal}
     (nil))
(insn 271 267 272 12 (set (reg/i:SI 0 ax)
        (reg:SI 138 [ <retval> ])) t3.c:178 90 {*movsi_internal}
     (nil))
(insn 272 271 273 12 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.4988+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) t3.c:178 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 273 272 279 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 276)
            (pc))) t3.c:178 612 {*jcc_1}
     (nil)
 -> 276)
;;  succ:       14
;;              13 (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 279 273 274 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 274 279 275 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:178 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      

(barrier 275 274 276)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 276 275 280 14 37 "" [1 uses])
(note 280 276 277 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 277 280 0 14 (use (reg/i:SI 0 ax)) t3.c:178 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function delete_file (delete_file, funcdef_no=9, decl_uid=4492, cgraph_uid=9, symbol_order=9)

verify found no changes in insn with uid = 39.
verify found no changes in insn with uid = 102.
verify found no changes in insn with uid = 113.
verify found no changes in insn with uid = 184.
verify found no changes in insn with uid = 209.


delete_file

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={8d,5u} r1={7d,2u} r2={7d,2u} r4={9d,4u} r5={11d,6u} r6={1d,20u} r7={1d,25u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,19u} r17={58d,11u} r18={5d} r19={5d} r20={1d,82u,10e} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={7d,2u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r87={2d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,2e} r91={1d,1u,1e} r92={1d,1u} r93={1d,1u} r94={1d,1u,1e} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u,1e} r99={1d,1u} r100={1d,1u,1e} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u,2e} r107={1d,1u,1e} r108={1d,1u} r109={1d,1u} r110={1d,1u,1e} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u,1e} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u,2e} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,3u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u,1e} r136={2d,4u} r137={1d,1u} r138={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,2u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={2d,3u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u,1e} r167={2d,4u} r168={1d,1u} r169={1d,1u} r171={1d,2u} r172={1d,1u} r173={1d,2u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,2u,1e} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={2d,3u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} 
;;    total ref usage 886{556d,301u,29e} in 176{171 regular + 5 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:180 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:180 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:180 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:180 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])
        (reg:SI 37 r8 [ blockNumber ])) t3.c:180 90 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:181 7 {*cmpsi_1}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) t3.c:181 612 {*jcc_1}
     (nil)
 -> 17)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg/f:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])) t3.c:181 89 {*movdi_internal}
     (nil))
(insn 14 13 15 3 (set (reg:QI 88 [ D.4993 ])
        (mem:QI (reg/f:DI 127) [0 MEM[(const char *)name_14(D)]+0 S1 A8])) t3.c:181 93 {*movqi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 88 [ D.4993 ])
            (const_int 0 [0]))) t3.c:181 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:181 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              4 (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 17 16 18 4 39 "" [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:SI 128)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:182 90 {*movsi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg:SI 89 [ D.4992 ])
                (ashift:SI (reg:SI 128)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:182 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 21 20 22 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 89 [ D.4992 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32]))) t3.c:182 7 {*cmpsi_1}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:182 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg:SI 129)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:183 90 {*movsi_internal}
     (nil))
(insn 25 24 26 5 (set (reg:DI 90 [ D.4994 ])
        (sign_extend:DI (reg:SI 129))) t3.c:183 142 {*extendsidi2_rex64}
     (nil))
(insn 26 25 27 5 (set (reg:DI 130)
        (reg:DI 90 [ D.4994 ])) t3.c:183 89 {*movdi_internal}
     (nil))
(insn 27 26 28 5 (parallel [
            (set (reg:DI 131)
                (ashift:DI (reg:DI 130)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 512 {*ashldi3_1}
     (nil))
(insn 28 27 29 5 (set (reg:DI 130)
        (reg:DI 131)) t3.c:183 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.4994 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 29 28 30 5 (parallel [
            (set (reg:DI 132)
                (ashift:DI (reg:DI 130)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 512 {*ashldi3_1}
     (nil))
(insn 30 29 31 5 (parallel [
            (set (reg:DI 91 [ D.4994 ])
                (plus:DI (reg:DI 130)
                    (reg:DI 132)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.4994 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 31 30 32 5 (set (reg/f:DI 133)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:183 89 {*movdi_internal}
     (nil))
(insn 32 31 33 5 (parallel [
            (set (reg/f:DI 92 [ D.4995 ])
                (plus:DI (reg:DI 91 [ D.4994 ])
                    (reg/f:DI 133)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 91 [ D.4994 ]))
        (nil)))
(insn 33 32 34 5 (set (reg:SI 93 [ D.4996 ])
        (mem/j:SI (reg/f:DI 92 [ D.4995 ]) [0 _21->type+0 S4 A64])) t3.c:183 90 {*movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.4996 ])
            (const_int 1 [0x1]))) t3.c:183 7 {*cmpsi_1}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) t3.c:183 612 {*jcc_1}
     (nil)
 -> 43)
;;  succ:       6 (FALLTHRU)
;;              7

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 36 35 37 6 40 "" [2 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fd504fef750 *.LC6>)) t3.c:185 89 {*movdi_internal}
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:185 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 40 39 220 6 (set (reg:SI 87 [ D.4992 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:186 90 {*movsi_internal}
     (nil))
(jump_insn 220 40 221 6 (set (pc)
        (label_ref 211)) t3.c:186 -1
     (nil)
 -> 211)
;;  succ:       20 [100.0%] 

(barrier 221 220 43)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 43 221 44 7 41 "" [1 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:189 7 {*cmpsi_1}
     (nil))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) t3.c:189 612 {*jcc_1}
     (nil)
 -> 110)
;;  succ:       8 (FALLTHRU)
;;              13

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:SI 135)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:191 90 {*movsi_internal}
     (nil))
(insn 49 48 50 8 (set (reg:SI 136)
        (reg:SI 135)) t3.c:191 90 {*movsi_internal}
     (nil))
(insn 50 49 51 8 (parallel [
            (set (reg:SI 137)
                (plus:SI (reg:SI 136)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:191 217 {*addsi_1}
     (nil))
(insn 51 50 52 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 136)
            (const_int 0 [0]))) t3.c:191 3 {*cmpsi_ccno_1}
     (nil))
(insn 52 51 53 8 (set (reg:SI 136)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 137)
            (reg:SI 136))) t3.c:191 953 {*movsicc_noc}
     (nil))
(insn 53 52 54 8 (parallel [
            (set (reg:SI 138)
                (ashiftrt:SI (reg:SI 136)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:191 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 135)
            (const_int 8 [0x8]))
        (nil)))
(insn 54 53 55 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_index+0 S4 A32])
        (reg:SI 138)) t3.c:191 90 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:SI 140)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:192 90 {*movsi_internal}
     (nil))
(insn 56 55 57 8 (parallel [
            (set (reg:SI 141)
                (ashiftrt:SI (reg:SI 140)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 538 {ashrsi3_cvt}
     (nil))
(insn 57 56 58 8 (parallel [
            (set (reg:SI 142)
                (lshiftrt:SI (reg:SI 141)
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 544 {*lshrsi3_1}
     (nil))
(insn 58 57 59 8 (parallel [
            (set (reg:SI 143)
                (plus:SI (reg:SI 140)
                    (reg:SI 142)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 217 {*addsi_1}
     (nil))
(insn 59 58 60 8 (parallel [
            (set (reg:SI 144)
                (and:SI (reg:SI 143)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 381 {*andsi_1}
     (nil))
(insn 60 59 61 8 (parallel [
            (set (reg:SI 145)
                (minus:SI (reg:SI 144)
                    (reg:SI 142)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 260 {*subsi_1}
     (nil))
(insn 61 60 62 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 bitvector_offset+0 S4 A32])
        (reg:SI 145)) t3.c:192 90 {*movsi_internal}
     (nil))
(insn 62 61 63 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 mask+0 S4 A32])
        (const_int 128 [0x80])) t3.c:193 90 {*movsi_internal}
     (nil))
(insn 63 62 222 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:195 90 {*movsi_internal}
     (nil))
(jump_insn 222 63 223 8 (set (pc)
        (label_ref 73)) t3.c:195 -1
     (nil)
 -> 73)
;;  succ:       10 [100.0%] 

(barrier 223 222 75)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 75 223 66 9 45 "" [1 uses])
(note 66 75 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 9 (set (reg:SI 147)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 mask+0 S4 A32])) t3.c:196 90 {*movsi_internal}
     (nil))
(insn 68 67 69 9 (parallel [
            (set (reg:SI 148)
                (lshiftrt:SI (reg:SI 147)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:196 544 {*lshrsi3_1}
     (nil))
(insn 69 68 70 9 (parallel [
            (set (reg:SI 149)
                (plus:SI (reg:SI 148)
                    (reg:SI 147)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:196 217 {*addsi_1}
     (nil))
(insn 70 69 71 9 (parallel [
            (set (reg:SI 150)
                (ashiftrt:SI (reg:SI 149)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:196 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 147)
            (const_int 2 [0x2]))
        (nil)))
(insn 71 70 72 9 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 mask+0 S4 A32])
        (reg:SI 150)) t3.c:196 90 {*movsi_internal}
     (nil))
(insn 72 71 73 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:195 217 {*addsi_1}
     (nil))
;;  succ:       10 (FALLTHRU,DFS_BACK)

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 73 72 74 10 44 "" [1 uses])
(note 74 73 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 74 77 10 (set (reg:SI 151)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) t3.c:195 90 {*movsi_internal}
     (nil))
(insn 77 76 78 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 151)
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 bitvector_offset+0 S4 A32]))) t3.c:195 7 {*cmpsi_1}
     (nil))
(jump_insn 78 77 79 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) t3.c:195 612 {*jcc_1}
     (nil)
 -> 75)
;;  succ:       9
;;              11 (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 11 (set (reg:SI 152)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_index+0 S4 A32])) t3.c:198 90 {*movsi_internal}
     (nil))
(insn 81 80 82 11 (set (reg:DI 94 [ D.4997 ])
        (sign_extend:DI (reg:SI 152))) t3.c:198 142 {*extendsidi2_rex64}
     (nil))
(insn 82 81 83 11 (set (reg/f:DI 153)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:198 89 {*movdi_internal}
     (nil))
(insn 83 82 84 11 (parallel [
            (set (reg/f:DI 95 [ D.4998 ])
                (plus:DI (reg:DI 94 [ D.4997 ])
                    (reg/f:DI 153)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:198 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 94 [ D.4997 ]))
        (nil)))
(insn 84 83 85 11 (set (reg:QI 96 [ D.4999 ])
        (mem:QI (reg/f:DI 95 [ D.4998 ]) [0 *_31+0 S1 A8])) t3.c:198 93 {*movqi_internal}
     (nil))
(insn 85 84 86 11 (set (reg:SI 97 [ D.4992 ])
        (zero_extend:SI (reg:QI 96 [ D.4999 ]))) t3.c:198 138 {*zero_extendqisi2}
     (nil))
(insn 86 85 87 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 97 [ D.4992 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 mask+0 S4 A32]))) t3.c:198 7 {*cmpsi_1}
     (nil))
(jump_insn 87 86 88 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 116)
            (pc))) t3.c:198 612 {*jcc_1}
     (nil)
 -> 116)
;;  succ:       12 (FALLTHRU)
;;              14

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 12 (set (reg:SI 154)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_index+0 S4 A32])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 90 89 91 12 (set (reg:DI 98 [ D.4997 ])
        (sign_extend:DI (reg:SI 154))) t3.c:199 142 {*extendsidi2_rex64}
     (nil))
(insn 91 90 92 12 (set (reg/f:DI 155)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:199 89 {*movdi_internal}
     (nil))
(insn 92 91 93 12 (parallel [
            (set (reg/f:DI 99 [ D.4998 ])
                (plus:DI (reg:DI 98 [ D.4997 ])
                    (reg/f:DI 155)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:199 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 98 [ D.4997 ]))
        (nil)))
(insn 93 92 94 12 (set (reg:SI 156)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_index+0 S4 A32])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 94 93 95 12 (set (reg:DI 100 [ D.4997 ])
        (sign_extend:DI (reg:SI 156))) t3.c:199 142 {*extendsidi2_rex64}
     (nil))
(insn 95 94 96 12 (set (reg/f:DI 157)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:199 89 {*movdi_internal}
     (nil))
(insn 96 95 97 12 (parallel [
            (set (reg/f:DI 101 [ D.4998 ])
                (plus:DI (reg:DI 100 [ D.4997 ])
                    (reg/f:DI 157)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:199 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 100 [ D.4997 ]))
        (nil)))
(insn 97 96 98 12 (set (reg:QI 102 [ D.4999 ])
        (mem:QI (reg/f:DI 101 [ D.4998 ]) [0 *_37+0 S1 A8])) t3.c:199 93 {*movqi_internal}
     (nil))
(insn 98 97 99 12 (set (reg:SI 103 [ D.4992 ])
        (zero_extend:SI (reg:QI 102 [ D.4999 ]))) t3.c:199 138 {*zero_extendqisi2}
     (nil))
(insn 99 98 100 12 (set (reg:SI 158)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 mask+0 S4 A32])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 100 99 101 12 (set (reg:SI 4 si)
        (reg:SI 158)) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 101 100 102 12 (set (reg:SI 5 di)
        (reg:SI 103 [ D.4992 ])) t3.c:199 90 {*movsi_internal}
     (nil))
(call_insn 102 101 103 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:199 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 103 102 104 12 (set (reg:SI 104 [ D.4992 ])
        (reg:SI 0 ax)) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 104 103 105 12 (set (reg:QI 105 [ D.4999 ])
        (subreg:QI (reg:SI 104 [ D.4992 ]) 0)) t3.c:199 93 {*movqi_internal}
     (nil))
(insn 105 104 224 12 (set (mem:QI (reg/f:DI 99 [ D.4998 ]) [0 *_35+0 S1 A8])
        (reg:QI 105 [ D.4999 ])) t3.c:199 93 {*movqi_internal}
     (nil))
(jump_insn 224 105 225 12 (set (pc)
        (label_ref 116)) -1
     (nil)
 -> 116)
;;  succ:       14 [100.0%] 

(barrier 225 224 110)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 110 225 111 13 43 "" [1 uses])
(note 111 110 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fd504fef7e0 *.LC7>)) t3.c:204 89 {*movdi_internal}
     (nil))
(call_insn 113 112 114 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:204 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 114 113 115 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_index+0 S4 A32])
        (const_int 0 [0])) t3.c:205 90 {*movsi_internal}
     (nil))
(insn 115 114 116 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 bitvector_offset+0 S4 A32])
        (const_int 0 [0])) t3.c:206 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              13 (FALLTHRU)
;;              12 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 116 115 117 14 47 "" [2 uses])
(note 117 116 118 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 118 117 119 14 (set (reg:SI 159)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:209 90 {*movsi_internal}
     (nil))
(insn 119 118 120 14 (set (reg:DI 106 [ D.4994 ])
        (sign_extend:DI (reg:SI 159))) t3.c:209 142 {*extendsidi2_rex64}
     (nil))
(insn 120 119 121 14 (set (reg:DI 160)
        (reg:DI 106 [ D.4994 ])) t3.c:209 89 {*movdi_internal}
     (nil))
(insn 121 120 122 14 (parallel [
            (set (reg:DI 161)
                (ashift:DI (reg:DI 160)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 512 {*ashldi3_1}
     (nil))
(insn 122 121 123 14 (set (reg:DI 160)
        (reg:DI 161)) t3.c:209 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 106 [ D.4994 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 123 122 124 14 (parallel [
            (set (reg:DI 162)
                (ashift:DI (reg:DI 160)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 512 {*ashldi3_1}
     (nil))
(insn 124 123 125 14 (parallel [
            (set (reg:DI 107 [ D.4994 ])
                (plus:DI (reg:DI 160)
                    (reg:DI 162)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 106 [ D.4994 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 125 124 126 14 (set (reg/f:DI 163)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:209 89 {*movdi_internal}
     (nil))
(insn 126 125 127 14 (parallel [
            (set (reg/f:DI 108 [ D.4995 ])
                (plus:DI (reg:DI 107 [ D.4994 ])
                    (reg/f:DI 163)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 107 [ D.4994 ]))
        (nil)))
(insn 127 126 128 14 (set (reg:HI 109 [ D.5000 ])
        (mem/j:HI (plus:DI (reg/f:DI 108 [ D.4995 ])
                (const_int 168 [0xa8])) [0 _49->content.fd.block_ref+0 S2 A64])) t3.c:209 92 {*movhi_internal}
     (nil))
(insn 128 127 129 14 (set (reg:SI 164)
        (zero_extend:SI (reg:HI 109 [ D.5000 ]))) t3.c:209 139 {*zero_extendhisi2}
     (nil))
(insn 129 128 130 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])
        (reg:SI 164)) t3.c:209 90 {*movsi_internal}
     (nil))
(insn 130 129 131 14 (set (reg:SI 166)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])) t3.c:210 90 {*movsi_internal}
     (nil))
(insn 131 130 132 14 (set (reg:SI 167)
        (reg:SI 166)) t3.c:210 90 {*movsi_internal}
     (nil))
(insn 132 131 133 14 (parallel [
            (set (reg:SI 168)
                (plus:SI (reg:SI 167)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:210 217 {*addsi_1}
     (nil))
(insn 133 132 134 14 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 167)
            (const_int 0 [0]))) t3.c:210 3 {*cmpsi_ccno_1}
     (nil))
(insn 134 133 135 14 (set (reg:SI 167)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 168)
            (reg:SI 167))) t3.c:210 953 {*movsicc_noc}
     (nil))
(insn 135 134 136 14 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 167)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:210 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 166)
            (const_int 8 [0x8]))
        (nil)))
(insn 136 135 137 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 data_bitvector_index+0 S4 A32])
        (reg:SI 169)) t3.c:210 90 {*movsi_internal}
     (nil))
(insn 137 136 138 14 (set (reg:SI 171)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 data_blockNumber+0 S4 A32])) t3.c:211 90 {*movsi_internal}
     (nil))
(insn 138 137 139 14 (parallel [
            (set (reg:SI 172)
                (ashiftrt:SI (reg:SI 171)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 538 {ashrsi3_cvt}
     (nil))
(insn 139 138 140 14 (parallel [
            (set (reg:SI 173)
                (lshiftrt:SI (reg:SI 172)
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 544 {*lshrsi3_1}
     (nil))
(insn 140 139 141 14 (parallel [
            (set (reg:SI 174)
                (plus:SI (reg:SI 171)
                    (reg:SI 173)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 217 {*addsi_1}
     (nil))
(insn 141 140 142 14 (parallel [
            (set (reg:SI 175)
                (and:SI (reg:SI 174)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 381 {*andsi_1}
     (nil))
(insn 142 141 143 14 (parallel [
            (set (reg:SI 176)
                (minus:SI (reg:SI 175)
                    (reg:SI 173)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 260 {*subsi_1}
     (nil))
(insn 143 142 144 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 data_bitvector_offset+0 S4 A32])
        (reg:SI 176)) t3.c:211 90 {*movsi_internal}
     (nil))
(insn 144 143 145 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 mask+0 S4 A32])
        (const_int 128 [0x80])) t3.c:212 90 {*movsi_internal}
     (nil))
(insn 145 144 226 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:214 90 {*movsi_internal}
     (nil))
(jump_insn 226 145 227 14 (set (pc)
        (label_ref 155)) t3.c:214 -1
     (nil)
 -> 155)
;;  succ:       16 [100.0%] 

(barrier 227 226 157)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 157 227 148 15 49 "" [1 uses])
(note 148 157 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 15 (set (reg:SI 178)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 mask+0 S4 A32])) t3.c:215 90 {*movsi_internal}
     (nil))
(insn 150 149 151 15 (parallel [
            (set (reg:SI 179)
                (lshiftrt:SI (reg:SI 178)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:215 544 {*lshrsi3_1}
     (nil))
(insn 151 150 152 15 (parallel [
            (set (reg:SI 180)
                (plus:SI (reg:SI 179)
                    (reg:SI 178)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:215 217 {*addsi_1}
     (nil))
(insn 152 151 153 15 (parallel [
            (set (reg:SI 181)
                (ashiftrt:SI (reg:SI 180)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:215 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 178)
            (const_int 2 [0x2]))
        (nil)))
(insn 153 152 154 15 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 mask+0 S4 A32])
        (reg:SI 181)) t3.c:215 90 {*movsi_internal}
     (nil))
(insn 154 153 155 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:214 217 {*addsi_1}
     (nil))
;;  succ:       16 (FALLTHRU,DFS_BACK)

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU,DFS_BACK)
;;              14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 155 154 156 16 48 "" [1 uses])
(note 156 155 158 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 158 156 159 16 (set (reg:SI 182)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) t3.c:214 90 {*movsi_internal}
     (nil))
(insn 159 158 160 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 182)
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 data_bitvector_offset+0 S4 A32]))) t3.c:214 7 {*cmpsi_1}
     (nil))
(jump_insn 160 159 161 16 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 157)
            (pc))) t3.c:214 612 {*jcc_1}
     (nil)
 -> 157)
;;  succ:       15
;;              17 (FALLTHRU)

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 161 160 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 17 (set (reg:SI 183)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 data_bitvector_index+0 S4 A32])) t3.c:217 90 {*movsi_internal}
     (nil))
(insn 163 162 164 17 (set (reg:DI 110 [ D.4997 ])
        (sign_extend:DI (reg:SI 183))) t3.c:217 142 {*extendsidi2_rex64}
     (nil))
(insn 164 163 165 17 (set (reg/f:DI 184)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:217 89 {*movdi_internal}
     (nil))
(insn 165 164 166 17 (parallel [
            (set (reg/f:DI 111 [ D.4998 ])
                (plus:DI (reg:DI 110 [ D.4997 ])
                    (reg/f:DI 184)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:217 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 110 [ D.4997 ]))
        (nil)))
(insn 166 165 167 17 (set (reg:QI 112 [ D.4999 ])
        (mem:QI (reg/f:DI 111 [ D.4998 ]) [0 *_59+0 S1 A8])) t3.c:217 93 {*movqi_internal}
     (nil))
(insn 167 166 168 17 (set (reg:SI 113 [ D.4992 ])
        (zero_extend:SI (reg:QI 112 [ D.4999 ]))) t3.c:217 138 {*zero_extendqisi2}
     (nil))
(insn 168 167 169 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 113 [ D.4992 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 mask+0 S4 A32]))) t3.c:217 7 {*cmpsi_1}
     (nil))
(jump_insn 169 168 170 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) t3.c:217 612 {*jcc_1}
     (nil)
 -> 188)
;;  succ:       18 (FALLTHRU)
;;              19

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 170 169 171 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 18 (set (reg:SI 185)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 data_bitvector_index+0 S4 A32])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 172 171 173 18 (set (reg:DI 114 [ D.4997 ])
        (sign_extend:DI (reg:SI 185))) t3.c:218 142 {*extendsidi2_rex64}
     (nil))
(insn 173 172 174 18 (set (reg/f:DI 186)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:218 89 {*movdi_internal}
     (nil))
(insn 174 173 175 18 (parallel [
            (set (reg/f:DI 115 [ D.4998 ])
                (plus:DI (reg:DI 114 [ D.4997 ])
                    (reg/f:DI 186)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:218 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 114 [ D.4997 ]))
        (nil)))
(insn 175 174 176 18 (set (reg:SI 187)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 data_bitvector_index+0 S4 A32])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 176 175 177 18 (set (reg:DI 116 [ D.4997 ])
        (sign_extend:DI (reg:SI 187))) t3.c:218 142 {*extendsidi2_rex64}
     (nil))
(insn 177 176 178 18 (set (reg/f:DI 188)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:218 89 {*movdi_internal}
     (nil))
(insn 178 177 179 18 (parallel [
            (set (reg/f:DI 117 [ D.4998 ])
                (plus:DI (reg:DI 116 [ D.4997 ])
                    (reg/f:DI 188)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:218 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 116 [ D.4997 ]))
        (nil)))
(insn 179 178 180 18 (set (reg:QI 118 [ D.4999 ])
        (mem:QI (reg/f:DI 117 [ D.4998 ]) [0 *_65+0 S1 A8])) t3.c:218 93 {*movqi_internal}
     (nil))
(insn 180 179 181 18 (set (reg:SI 119 [ D.4992 ])
        (zero_extend:SI (reg:QI 118 [ D.4999 ]))) t3.c:218 138 {*zero_extendqisi2}
     (nil))
(insn 181 180 182 18 (set (reg:SI 189)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 mask+0 S4 A32])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 182 181 183 18 (set (reg:SI 4 si)
        (reg:SI 189)) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 183 182 184 18 (set (reg:SI 5 di)
        (reg:SI 119 [ D.4992 ])) t3.c:218 90 {*movsi_internal}
     (nil))
(call_insn 184 183 185 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:218 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 185 184 186 18 (set (reg:SI 120 [ D.4992 ])
        (reg:SI 0 ax)) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 186 185 187 18 (set (reg:QI 121 [ D.4999 ])
        (subreg:QI (reg:SI 120 [ D.4992 ]) 0)) t3.c:218 93 {*movqi_internal}
     (nil))
(insn 187 186 188 18 (set (mem:QI (reg/f:DI 115 [ D.4998 ]) [0 *_63+0 S1 A8])
        (reg:QI 121 [ D.4999 ])) t3.c:218 93 {*movqi_internal}
     (nil))
;;  succ:       19 (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;;              18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 188 187 189 19 50 "" [1 uses])
(note 189 188 190 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 190 189 191 19 (set (reg:SI 190)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:222 90 {*movsi_internal}
     (nil))
(insn 191 190 192 19 (set (reg:DI 122 [ D.4994 ])
        (sign_extend:DI (reg:SI 190))) t3.c:222 142 {*extendsidi2_rex64}
     (nil))
(insn 192 191 193 19 (set (reg:DI 191)
        (reg:DI 122 [ D.4994 ])) t3.c:222 89 {*movdi_internal}
     (nil))
(insn 193 192 194 19 (parallel [
            (set (reg:DI 192)
                (ashift:DI (reg:DI 191)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 512 {*ashldi3_1}
     (nil))
(insn 194 193 195 19 (set (reg:DI 191)
        (reg:DI 192)) t3.c:222 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 122 [ D.4994 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 195 194 196 19 (parallel [
            (set (reg:DI 193)
                (ashift:DI (reg:DI 191)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 512 {*ashldi3_1}
     (nil))
(insn 196 195 197 19 (parallel [
            (set (reg:DI 123 [ D.4994 ])
                (plus:DI (reg:DI 191)
                    (reg:DI 193)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 122 [ D.4994 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 197 196 198 19 (set (reg/f:DI 194)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:222 89 {*movdi_internal}
     (nil))
(insn 198 197 199 19 (parallel [
            (set (reg/f:DI 124 [ D.4995 ])
                (plus:DI (reg:DI 123 [ D.4994 ])
                    (reg/f:DI 194)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 123 [ D.4994 ]))
        (nil)))
(insn 199 198 200 19 (parallel [
            (set (reg/f:DI 125 [ D.5001 ])
                (plus:DI (reg/f:DI 124 [ D.4995 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 218 {*adddi_1}
     (nil))
(insn 200 199 201 19 (set (reg:SI 195)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 bitvector_offset+0 S4 A32])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 201 200 202 19 (set (reg:SI 196)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_index+0 S4 A32])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 202 201 203 19 (set (reg:SI 197)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 203 202 204 19 (set (reg:SI 37 r8)
        (reg:SI 195)) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 204 203 205 19 (set (reg:SI 2 cx)
        (reg:SI 196)) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 205 204 206 19 (set (reg:SI 1 dx)
        (reg:SI 197)) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 206 205 207 19 (set (reg:DI 4 si)
        (reg/f:DI 125 [ D.5001 ])) t3.c:221 89 {*movdi_internal}
     (nil))
(insn 207 206 208 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fd504fef870 *.LC8>)) t3.c:221 89 {*movdi_internal}
     (nil))
(insn 208 207 209 19 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:221 93 {*movqi_internal}
     (nil))
(call_insn 209 208 210 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:221 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 210 209 211 19 (set (reg:SI 87 [ D.4992 ])
        (const_int 0 [0])) t3.c:223 90 {*movsi_internal}
     (nil))
;;  succ:       20 (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;;              6 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 211 210 212 20 42 "" [1 uses])
(note 212 211 213 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 217 20 (set (reg:SI 126 [ <retval> ])
        (reg:SI 87 [ D.4992 ])) 90 {*movsi_internal}
     (nil))
(insn 217 213 218 20 (set (reg/i:SI 0 ax)
        (reg:SI 126 [ <retval> ])) t3.c:224 90 {*movsi_internal}
     (nil))
(insn 218 217 0 20 (use (reg/i:SI 0 ax)) t3.c:224 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function delete_dir (delete_dir, funcdef_no=10, decl_uid=4514, cgraph_uid=10, symbol_order=10)

verify found no changes in insn with uid = 39.
verify found no changes in insn with uid = 89.
verify found no changes in insn with uid = 107.
verify found no changes in insn with uid = 118.
verify found no changes in insn with uid = 166.
verify found no changes in insn with uid = 193.
verify found no changes in insn with uid = 222.
verify found no changes in insn with uid = 234.


delete_dir

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={12d,6u} r1={13d,5u} r2={12d,4u} r4={15d,7u} r5={17d,9u} r6={1d,23u} r7={1d,31u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,22u} r17={58d,12u} r18={8d} r19={8d} r20={1d,86u,10e} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={12d,4u} r38={9d} r39={8d} r40={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r87={2d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,2e} r91={1d,1u,1e} r92={1d,1u} r93={1d,1u} r94={1d,1u,1e} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u,1e} r100={1d,1u} r101={1d,1u,1e} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u,2e} r108={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,1u,2e} r112={1d,1u,1e} r113={1d,1u} r114={1d,1u} r115={1d,1u,2e} r116={1d,1u,1e} r117={1d,1u} r118={1d,1u} r119={1d,1u,2e} r120={1d,1u,1e} r121={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={2d,3u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u,1e} r137={2d,4u} r138={1d,1u} r139={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r148={1d,2u,1e} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={2d,3u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={2d,3u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={2d,3u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={2d,3u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} 
;;    total ref usage 1151{787d,333u,31e} in 196{188 regular + 8 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:226 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:226 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:226 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:226 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])
        (reg:SI 37 r8 [ blockNumber ])) t3.c:226 90 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:227 7 {*cmpsi_1}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) t3.c:227 612 {*jcc_1}
     (nil)
 -> 17)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg/f:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 name+0 S8 A64])) t3.c:227 89 {*movdi_internal}
     (nil))
(insn 14 13 15 3 (set (reg:QI 88 [ D.5006 ])
        (mem:QI (reg/f:DI 128) [0 MEM[(const char *)name_14(D)]+0 S1 A8])) t3.c:227 93 {*movqi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 88 [ D.5006 ])
            (const_int 0 [0]))) t3.c:227 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:227 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              4 (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 17 16 18 4 52 "" [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:SI 129)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_len+0 S4 A32])) t3.c:228 90 {*movsi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg:SI 89 [ D.5005 ])
                (ashift:SI (reg:SI 129)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:228 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -52 [0xffffffffffffffcc])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 21 20 22 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 89 [ D.5005 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32]))) t3.c:228 7 {*cmpsi_1}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:228 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg:SI 130)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])) t3.c:229 90 {*movsi_internal}
     (nil))
(insn 25 24 26 5 (set (reg:DI 90 [ D.5007 ])
        (sign_extend:DI (reg:SI 130))) t3.c:229 142 {*extendsidi2_rex64}
     (nil))
(insn 26 25 27 5 (set (reg:DI 131)
        (reg:DI 90 [ D.5007 ])) t3.c:229 89 {*movdi_internal}
     (nil))
(insn 27 26 28 5 (parallel [
            (set (reg:DI 132)
                (ashift:DI (reg:DI 131)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 512 {*ashldi3_1}
     (nil))
(insn 28 27 29 5 (set (reg:DI 131)
        (reg:DI 132)) t3.c:229 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.5007 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 29 28 30 5 (parallel [
            (set (reg:DI 133)
                (ashift:DI (reg:DI 131)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 512 {*ashldi3_1}
     (nil))
(insn 30 29 31 5 (parallel [
            (set (reg:DI 91 [ D.5007 ])
                (plus:DI (reg:DI 131)
                    (reg:DI 133)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.5007 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 31 30 32 5 (set (reg/f:DI 134)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:229 89 {*movdi_internal}
     (nil))
(insn 32 31 33 5 (parallel [
            (set (reg/f:DI 92 [ D.5008 ])
                (plus:DI (reg:DI 91 [ D.5007 ])
                    (reg/f:DI 134)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 91 [ D.5007 ]))
        (nil)))
(insn 33 32 34 5 (set (reg:SI 93 [ D.5009 ])
        (mem/j:SI (reg/f:DI 92 [ D.5008 ]) [0 _21->type+0 S4 A64])) t3.c:229 90 {*movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.5009 ])
            (const_int 0 [0]))) t3.c:229 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) t3.c:229 612 {*jcc_1}
     (nil)
 -> 43)
;;  succ:       6 (FALLTHRU)
;;              7

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 36 35 37 6 53 "" [2 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fd504ffdd80 *.LC9>)) t3.c:231 89 {*movdi_internal}
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:231 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 40 39 245 6 (set (reg:SI 87 [ D.5005 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:232 90 {*movsi_internal}
     (nil))
(jump_insn 245 40 246 6 (set (pc)
        (label_ref 236)) t3.c:232 -1
     (nil)
 -> 236)
;;  succ:       23 [100.0%] 

(barrier 246 245 43)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 43 246 44 7 54 "" [1 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:235 7 {*cmpsi_1}
     (nil))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) t3.c:235 612 {*jcc_1}
     (nil)
 -> 115)
;;  succ:       8 (FALLTHRU)
;;              13

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:SI 136)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])) t3.c:237 90 {*movsi_internal}
     (nil))
(insn 49 48 50 8 (set (reg:SI 137)
        (reg:SI 136)) t3.c:237 90 {*movsi_internal}
     (nil))
(insn 50 49 51 8 (parallel [
            (set (reg:SI 138)
                (plus:SI (reg:SI 137)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:237 217 {*addsi_1}
     (nil))
(insn 51 50 52 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 137)
            (const_int 0 [0]))) t3.c:237 3 {*cmpsi_ccno_1}
     (nil))
(insn 52 51 53 8 (set (reg:SI 137)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 138)
            (reg:SI 137))) t3.c:237 953 {*movsicc_noc}
     (nil))
(insn 53 52 54 8 (parallel [
            (set (reg:SI 139)
                (ashiftrt:SI (reg:SI 137)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:237 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 136)
            (const_int 8 [0x8]))
        (nil)))
(insn 54 53 55 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])
        (reg:SI 139)) t3.c:237 90 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:SI 141)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])) t3.c:238 90 {*movsi_internal}
     (nil))
(insn 56 55 57 8 (parallel [
            (set (reg:SI 142)
                (ashiftrt:SI (reg:SI 141)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 538 {ashrsi3_cvt}
     (nil))
(insn 57 56 58 8 (parallel [
            (set (reg:SI 143)
                (lshiftrt:SI (reg:SI 142)
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 544 {*lshrsi3_1}
     (nil))
(insn 58 57 59 8 (parallel [
            (set (reg:SI 144)
                (plus:SI (reg:SI 141)
                    (reg:SI 143)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 217 {*addsi_1}
     (nil))
(insn 59 58 60 8 (parallel [
            (set (reg:SI 145)
                (and:SI (reg:SI 144)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 381 {*andsi_1}
     (nil))
(insn 60 59 61 8 (parallel [
            (set (reg:SI 146)
                (minus:SI (reg:SI 145)
                    (reg:SI 143)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 260 {*subsi_1}
     (nil))
(insn 61 60 62 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_offset+0 S4 A32])
        (reg:SI 146)) t3.c:238 90 {*movsi_internal}
     (nil))
(insn 62 61 63 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 mask+0 S4 A32])
        (const_int 128 [0x80])) t3.c:241 90 {*movsi_internal}
     (nil))
(insn 63 62 247 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:243 90 {*movsi_internal}
     (nil))
(jump_insn 247 63 248 8 (set (pc)
        (label_ref 73)) t3.c:243 -1
     (nil)
 -> 73)
;;  succ:       10 [100.0%] 

(barrier 248 247 75)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 75 248 66 9 58 "" [1 uses])
(note 66 75 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 9 (set (reg:SI 148)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 mask+0 S4 A32])) t3.c:244 90 {*movsi_internal}
     (nil))
(insn 68 67 69 9 (parallel [
            (set (reg:SI 149)
                (lshiftrt:SI (reg:SI 148)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:244 544 {*lshrsi3_1}
     (nil))
(insn 69 68 70 9 (parallel [
            (set (reg:SI 150)
                (plus:SI (reg:SI 149)
                    (reg:SI 148)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:244 217 {*addsi_1}
     (nil))
(insn 70 69 71 9 (parallel [
            (set (reg:SI 151)
                (ashiftrt:SI (reg:SI 150)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:244 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 148)
            (const_int 2 [0x2]))
        (nil)))
(insn 71 70 72 9 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 mask+0 S4 A32])
        (reg:SI 151)) t3.c:244 90 {*movsi_internal}
     (nil))
(insn 72 71 73 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:243 217 {*addsi_1}
     (nil))
;;  succ:       10 (FALLTHRU,DFS_BACK)

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 73 72 74 10 57 "" [1 uses])
(note 74 73 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 74 77 10 (set (reg:SI 152)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])) t3.c:243 90 {*movsi_internal}
     (nil))
(insn 77 76 78 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 152)
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 bitvector_offset+0 S4 A32]))) t3.c:243 7 {*cmpsi_1}
     (nil))
(jump_insn 78 77 79 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) t3.c:243 612 {*jcc_1}
     (nil)
 -> 75)
;;  succ:       9
;;              11 (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 11 (set (reg:SI 153)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 81 80 82 11 (set (reg:DI 94 [ D.5010 ])
        (sign_extend:DI (reg:SI 153))) t3.c:246 142 {*extendsidi2_rex64}
     (nil))
(insn 82 81 83 11 (set (reg/f:DI 154)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])) t3.c:246 89 {*movdi_internal}
     (nil))
(insn 83 82 84 11 (parallel [
            (set (reg/f:DI 95 [ D.5011 ])
                (plus:DI (reg:DI 94 [ D.5010 ])
                    (reg/f:DI 154)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:246 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 94 [ D.5010 ]))
        (nil)))
(insn 84 83 85 11 (set (reg:QI 96 [ D.5012 ])
        (mem:QI (reg/f:DI 95 [ D.5011 ]) [0 *_31+0 S1 A8])) t3.c:246 93 {*movqi_internal}
     (nil))
(insn 85 84 86 11 (set (reg:SI 97 [ D.5005 ])
        (zero_extend:SI (reg:QI 96 [ D.5012 ]))) t3.c:246 138 {*zero_extendqisi2}
     (nil))
(insn 86 85 87 11 (set (reg:SI 155)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 mask+0 S4 A32])) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 87 86 88 11 (set (reg:SI 4 si)
        (reg:SI 155)) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 88 87 89 11 (set (reg:SI 5 di)
        (reg:SI 97 [ D.5005 ])) t3.c:246 90 {*movsi_internal}
     (nil))
(call_insn 89 88 90 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:246 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 90 89 91 11 (set (reg:SI 98 [ D.5005 ])
        (reg:SI 0 ax)) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 91 90 92 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 98 [ D.5005 ])
            (const_int 0 [0]))) t3.c:246 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 92 91 93 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 121)
            (pc))) t3.c:246 612 {*jcc_1}
     (nil)
 -> 121)
;;  succ:       12 (FALLTHRU)
;;              14

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 93 92 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 12 (set (reg:SI 156)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 95 94 96 12 (set (reg:DI 99 [ D.5010 ])
        (sign_extend:DI (reg:SI 156))) t3.c:247 142 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 12 (set (reg/f:DI 157)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])) t3.c:247 89 {*movdi_internal}
     (nil))
(insn 97 96 98 12 (parallel [
            (set (reg/f:DI 100 [ D.5011 ])
                (plus:DI (reg:DI 99 [ D.5010 ])
                    (reg/f:DI 157)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:247 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 99 [ D.5010 ]))
        (nil)))
(insn 98 97 99 12 (set (reg:SI 158)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 99 98 100 12 (set (reg:DI 101 [ D.5010 ])
        (sign_extend:DI (reg:SI 158))) t3.c:247 142 {*extendsidi2_rex64}
     (nil))
(insn 100 99 101 12 (set (reg/f:DI 159)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])) t3.c:247 89 {*movdi_internal}
     (nil))
(insn 101 100 102 12 (parallel [
            (set (reg/f:DI 102 [ D.5011 ])
                (plus:DI (reg:DI 101 [ D.5010 ])
                    (reg/f:DI 159)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:247 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 101 [ D.5010 ]))
        (nil)))
(insn 102 101 103 12 (set (reg:QI 103 [ D.5012 ])
        (mem:QI (reg/f:DI 102 [ D.5011 ]) [0 *_39+0 S1 A8])) t3.c:247 93 {*movqi_internal}
     (nil))
(insn 103 102 104 12 (set (reg:SI 104 [ D.5005 ])
        (zero_extend:SI (reg:QI 103 [ D.5012 ]))) t3.c:247 138 {*zero_extendqisi2}
     (nil))
(insn 104 103 105 12 (set (reg:SI 160)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 mask+0 S4 A32])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 105 104 106 12 (set (reg:SI 4 si)
        (reg:SI 160)) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 106 105 107 12 (set (reg:SI 5 di)
        (reg:SI 104 [ D.5005 ])) t3.c:247 90 {*movsi_internal}
     (nil))
(call_insn 107 106 108 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:247 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 108 107 109 12 (set (reg:SI 105 [ D.5005 ])
        (reg:SI 0 ax)) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 109 108 110 12 (set (reg:QI 106 [ D.5012 ])
        (subreg:QI (reg:SI 105 [ D.5005 ]) 0)) t3.c:247 93 {*movqi_internal}
     (nil))
(insn 110 109 249 12 (set (mem:QI (reg/f:DI 100 [ D.5011 ]) [0 *_37+0 S1 A8])
        (reg:QI 106 [ D.5012 ])) t3.c:247 93 {*movqi_internal}
     (nil))
(jump_insn 249 110 250 12 (set (pc)
        (label_ref 121)) -1
     (nil)
 -> 121)
;;  succ:       14 [100.0%] 

(barrier 250 249 115)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 115 250 116 13 56 "" [1 uses])
(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fd504ffde10 *.LC10>)) t3.c:253 89 {*movdi_internal}
     (nil))
(call_insn 118 117 119 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:253 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 119 118 120 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])
        (const_int 0 [0])) t3.c:254 90 {*movsi_internal}
     (nil))
(insn 120 119 121 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_offset+0 S4 A32])
        (const_int 0 [0])) t3.c:255 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              13 (FALLTHRU)
;;              12 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 121 120 122 14 60 "" [2 uses])
(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 251 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:260 90 {*movsi_internal}
     (nil))
(jump_insn 251 123 252 14 (set (pc)
        (label_ref 197)) t3.c:260 -1
     (nil)
 -> 197)
;;  succ:       21 [100.0%] 

(barrier 252 251 199)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 199 252 126 15 64 "" [1 uses])
(note 126 199 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 15 (set (reg:SI 161)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])) t3.c:261 90 {*movsi_internal}
     (nil))
(insn 128 127 129 15 (set (reg:DI 107 [ D.5007 ])
        (sign_extend:DI (reg:SI 161))) t3.c:261 142 {*extendsidi2_rex64}
     (nil))
(insn 129 128 130 15 (set (reg:DI 162)
        (reg:DI 107 [ D.5007 ])) t3.c:261 89 {*movdi_internal}
     (nil))
(insn 130 129 131 15 (parallel [
            (set (reg:DI 163)
                (ashift:DI (reg:DI 162)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 512 {*ashldi3_1}
     (nil))
(insn 131 130 132 15 (set (reg:DI 162)
        (reg:DI 163)) t3.c:261 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 107 [ D.5007 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 132 131 133 15 (parallel [
            (set (reg:DI 164)
                (ashift:DI (reg:DI 162)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 512 {*ashldi3_1}
     (nil))
(insn 133 132 134 15 (parallel [
            (set (reg:DI 108 [ D.5007 ])
                (plus:DI (reg:DI 162)
                    (reg:DI 164)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 107 [ D.5007 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 134 133 135 15 (set (reg/f:DI 165)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:261 89 {*movdi_internal}
     (nil))
(insn 135 134 136 15 (parallel [
            (set (reg/f:DI 109 [ D.5008 ])
                (plus:DI (reg:DI 108 [ D.5007 ])
                    (reg/f:DI 165)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 108 [ D.5007 ]))
        (nil)))
(insn 136 135 137 15 (set (reg:SI 167)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) t3.c:261 90 {*movsi_internal}
     (nil))
(insn 137 136 138 15 (set (reg:DI 166)
        (sign_extend:DI (reg:SI 167))) t3.c:261 142 {*extendsidi2_rex64}
     (nil))
(insn 138 137 139 15 (set (reg:HI 110 [ D.5013 ])
        (mem/j:HI (plus:DI (plus:DI (mult:DI (reg:DI 166)
                        (const_int 2 [0x2]))
                    (reg/f:DI 109 [ D.5008 ]))
                (const_int 8 [0x8])) [0 _52->content.index S2 A16])) t3.c:261 92 {*movhi_internal}
     (nil))
(insn 139 138 140 15 (set (reg:SI 168)
        (zero_extend:SI (reg:HI 110 [ D.5013 ]))) t3.c:261 139 {*zero_extendhisi2}
     (nil))
(insn 140 139 141 15 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 index+0 S4 A32])
        (reg:SI 168)) t3.c:261 90 {*movsi_internal}
     (nil))
(insn 141 140 142 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 index+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:261 7 {*cmpsi_1}
     (nil))
(jump_insn 142 141 143 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) t3.c:261 612 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       16 (FALLTHRU)
;;              20

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 143 142 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 16 (set (reg:SI 169)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 index+0 S4 A32])) t3.c:262 90 {*movsi_internal}
     (nil))
(insn 145 144 146 16 (set (reg:DI 111 [ D.5007 ])
        (sign_extend:DI (reg:SI 169))) t3.c:262 142 {*extendsidi2_rex64}
     (nil))
(insn 146 145 147 16 (set (reg:DI 170)
        (reg:DI 111 [ D.5007 ])) t3.c:262 89 {*movdi_internal}
     (nil))
(insn 147 146 148 16 (parallel [
            (set (reg:DI 171)
                (ashift:DI (reg:DI 170)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 512 {*ashldi3_1}
     (nil))
(insn 148 147 149 16 (set (reg:DI 170)
        (reg:DI 171)) t3.c:262 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 111 [ D.5007 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 149 148 150 16 (parallel [
            (set (reg:DI 172)
                (ashift:DI (reg:DI 170)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 512 {*ashldi3_1}
     (nil))
(insn 150 149 151 16 (parallel [
            (set (reg:DI 112 [ D.5007 ])
                (plus:DI (reg:DI 170)
                    (reg:DI 172)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 111 [ D.5007 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 151 150 152 16 (set (reg/f:DI 173)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:262 89 {*movdi_internal}
     (nil))
(insn 152 151 153 16 (parallel [
            (set (reg/f:DI 113 [ D.5008 ])
                (plus:DI (reg:DI 112 [ D.5007 ])
                    (reg/f:DI 173)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 112 [ D.5007 ]))
        (nil)))
(insn 153 152 154 16 (set (reg:SI 114 [ D.5009 ])
        (mem/j:SI (reg/f:DI 113 [ D.5008 ]) [0 _57->type+0 S4 A64])) t3.c:262 90 {*movsi_internal}
     (nil))
(insn 154 153 155 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 114 [ D.5009 ])
            (const_int 1 [0x1]))) t3.c:262 7 {*cmpsi_1}
     (nil))
(jump_insn 155 154 156 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) t3.c:262 612 {*jcc_1}
     (nil)
 -> 169)
;;  succ:       17 (FALLTHRU)
;;              18

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 156 155 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 17 (set (reg:SI 174)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 index+0 S4 A32])) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 158 157 159 17 (set (reg:SI 175)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_len+0 S4 A32])) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 159 158 160 17 (set (reg:DI 176)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 160 159 161 17 (set (reg:DI 177)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 161 160 162 17 (set (reg:SI 37 r8)
        (reg:SI 174)) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 162 161 163 17 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 163 162 164 17 (set (reg:SI 1 dx)
        (reg:SI 175)) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 164 163 165 17 (set (reg:DI 4 si)
        (reg:DI 176)) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 165 164 166 17 (set (reg:DI 5 di)
        (reg:DI 177)) t3.c:263 89 {*movdi_internal}
     (nil))
(call_insn 166 165 253 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("delete_file") [flags 0x3]  <function_decl 0x7fd504f2d870 delete_file>) [0 delete_file S1 A8])
            (const_int 0 [0]))) t3.c:263 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(jump_insn 253 166 254 17 (set (pc)
        (label_ref 194)) -1
     (nil)
 -> 194)
;;  succ:       20 [100.0%] 

(barrier 254 253 169)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 169 254 170 18 63 "" [1 uses])
(note 170 169 171 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 18 (set (reg:SI 178)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 index+0 S4 A32])) t3.c:264 90 {*movsi_internal}
     (nil))
(insn 172 171 173 18 (set (reg:DI 115 [ D.5007 ])
        (sign_extend:DI (reg:SI 178))) t3.c:264 142 {*extendsidi2_rex64}
     (nil))
(insn 173 172 174 18 (set (reg:DI 179)
        (reg:DI 115 [ D.5007 ])) t3.c:264 89 {*movdi_internal}
     (nil))
(insn 174 173 175 18 (parallel [
            (set (reg:DI 180)
                (ashift:DI (reg:DI 179)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 512 {*ashldi3_1}
     (nil))
(insn 175 174 176 18 (set (reg:DI 179)
        (reg:DI 180)) t3.c:264 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 115 [ D.5007 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 176 175 177 18 (parallel [
            (set (reg:DI 181)
                (ashift:DI (reg:DI 179)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 512 {*ashldi3_1}
     (nil))
(insn 177 176 178 18 (parallel [
            (set (reg:DI 116 [ D.5007 ])
                (plus:DI (reg:DI 179)
                    (reg:DI 181)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 115 [ D.5007 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 178 177 179 18 (set (reg/f:DI 182)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:264 89 {*movdi_internal}
     (nil))
(insn 179 178 180 18 (parallel [
            (set (reg/f:DI 117 [ D.5008 ])
                (plus:DI (reg:DI 116 [ D.5007 ])
                    (reg/f:DI 182)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 116 [ D.5007 ]))
        (nil)))
(insn 180 179 181 18 (set (reg:SI 118 [ D.5009 ])
        (mem/j:SI (reg/f:DI 117 [ D.5008 ]) [0 _62->type+0 S4 A64])) t3.c:264 90 {*movsi_internal}
     (nil))
(insn 181 180 182 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 118 [ D.5009 ])
            (const_int 0 [0]))) t3.c:264 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 182 181 183 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) t3.c:264 612 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       19 (FALLTHRU)
;;              20

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 185 19 (set (reg:SI 183)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 index+0 S4 A32])) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 185 184 186 19 (set (reg:SI 184)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_len+0 S4 A32])) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 186 185 187 19 (set (reg:DI 185)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 187 186 188 19 (set (reg:DI 186)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 188 187 189 19 (set (reg:SI 37 r8)
        (reg:SI 183)) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 189 188 190 19 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 190 189 191 19 (set (reg:SI 1 dx)
        (reg:SI 184)) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 191 190 192 19 (set (reg:DI 4 si)
        (reg:DI 185)) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 192 191 193 19 (set (reg:DI 5 di)
        (reg:DI 186)) t3.c:265 89 {*movdi_internal}
     (nil))
(call_insn 193 192 194 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("delete_dir") [flags 0x3]  <function_decl 0x7fd504f2d948 delete_dir>) [0 delete_dir S1 A8])
            (const_int 0 [0]))) t3.c:265 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
;;  succ:       20 (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15
;;              19 (FALLTHRU)
;;              18
;;              17 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 194 193 195 20 62 "" [3 uses])
(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 20 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:260 217 {*addsi_1}
     (nil))
;;  succ:       21 (FALLTHRU,DFS_BACK)

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU,DFS_BACK)
;;              14 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 197 196 198 21 61 "" [1 uses])
(note 198 197 200 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 201 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
            (const_int 126 [0x7e]))) t3.c:260 7 {*cmpsi_1}
     (nil))
(jump_insn 201 200 202 21 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) t3.c:260 612 {*jcc_1}
     (nil)
 -> 199)
;;  succ:       15
;;              22 (FALLTHRU)

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 202 201 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 203 202 204 22 (set (reg:SI 187)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])) t3.c:270 90 {*movsi_internal}
     (nil))
(insn 204 203 205 22 (set (reg:DI 119 [ D.5007 ])
        (sign_extend:DI (reg:SI 187))) t3.c:270 142 {*extendsidi2_rex64}
     (nil))
(insn 205 204 206 22 (set (reg:DI 188)
        (reg:DI 119 [ D.5007 ])) t3.c:270 89 {*movdi_internal}
     (nil))
(insn 206 205 207 22 (parallel [
            (set (reg:DI 189)
                (ashift:DI (reg:DI 188)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 512 {*ashldi3_1}
     (nil))
(insn 207 206 208 22 (set (reg:DI 188)
        (reg:DI 189)) t3.c:270 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 119 [ D.5007 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 208 207 209 22 (parallel [
            (set (reg:DI 190)
                (ashift:DI (reg:DI 188)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 512 {*ashldi3_1}
     (nil))
(insn 209 208 210 22 (parallel [
            (set (reg:DI 120 [ D.5007 ])
                (plus:DI (reg:DI 188)
                    (reg:DI 190)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 119 [ D.5007 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 210 209 211 22 (set (reg/f:DI 191)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])) t3.c:270 89 {*movdi_internal}
     (nil))
(insn 211 210 212 22 (parallel [
            (set (reg/f:DI 121 [ D.5008 ])
                (plus:DI (reg:DI 120 [ D.5007 ])
                    (reg/f:DI 191)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 120 [ D.5007 ]))
        (nil)))
(insn 212 211 213 22 (parallel [
            (set (reg/f:DI 122 [ D.5014 ])
                (plus:DI (reg/f:DI 121 [ D.5008 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 218 {*adddi_1}
     (nil))
(insn 213 212 214 22 (set (reg:SI 192)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_offset+0 S4 A32])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 214 213 215 22 (set (reg:SI 193)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 215 214 216 22 (set (reg:SI 194)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 blockNumber+0 S4 A32])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 216 215 217 22 (set (reg:SI 37 r8)
        (reg:SI 192)) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 217 216 218 22 (set (reg:SI 2 cx)
        (reg:SI 193)) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 218 217 219 22 (set (reg:SI 1 dx)
        (reg:SI 194)) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 219 218 220 22 (set (reg:DI 4 si)
        (reg/f:DI 122 [ D.5014 ])) t3.c:269 89 {*movdi_internal}
     (nil))
(insn 220 219 221 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fd504ffdf30 *.LC12>)) t3.c:269 89 {*movdi_internal}
     (nil))
(insn 221 220 222 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:269 93 {*movqi_internal}
     (nil))
(call_insn 222 221 223 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:269 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 223 222 224 22 (set (reg:SI 195)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 224 223 225 22 (set (reg:DI 123 [ D.5010 ])
        (sign_extend:DI (reg:SI 195))) t3.c:271 142 {*extendsidi2_rex64}
     (nil))
(insn 225 224 226 22 (set (reg/f:DI 196)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])) t3.c:271 89 {*movdi_internal}
     (nil))
(insn 226 225 227 22 (parallel [
            (set (reg/f:DI 124 [ D.5011 ])
                (plus:DI (reg:DI 123 [ D.5010 ])
                    (reg/f:DI 196)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:271 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 123 [ D.5010 ]))
        (nil)))
(insn 227 226 228 22 (set (reg:QI 125 [ D.5012 ])
        (mem:QI (reg/f:DI 124 [ D.5011 ]) [0 *_72+0 S1 A8])) t3.c:271 93 {*movqi_internal}
     (nil))
(insn 228 227 229 22 (set (reg:SI 126 [ D.5005 ])
        (zero_extend:SI (reg:QI 125 [ D.5012 ]))) t3.c:271 138 {*zero_extendqisi2}
     (nil))
(insn 229 228 230 22 (set (reg:SI 197)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 230 229 231 22 (set (reg:SI 1 dx)
        (reg:SI 126 [ D.5005 ])) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 231 230 232 22 (set (reg:SI 4 si)
        (reg:SI 197)) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 232 231 233 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fd50500a000 *.LC13>)) t3.c:271 89 {*movdi_internal}
     (nil))
(insn 233 232 234 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:271 93 {*movqi_internal}
     (nil))
(call_insn 234 233 235 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:271 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 235 234 236 22 (set (reg:SI 87 [ D.5005 ])
        (const_int 0 [0])) t3.c:272 90 {*movsi_internal}
     (nil))
;;  succ:       23 (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;;              6 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 236 235 237 23 55 "" [1 uses])
(note 237 236 238 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 238 237 242 23 (set (reg:SI 127 [ <retval> ])
        (reg:SI 87 [ D.5005 ])) 90 {*movsi_internal}
     (nil))
(insn 242 238 243 23 (set (reg/i:SI 0 ax)
        (reg:SI 127 [ <retval> ])) t3.c:273 90 {*movsi_internal}
     (nil))
(insn 243 242 0 23 (use (reg/i:SI 0 ax)) t3.c:273 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function obtain_file_information (obtain_file_information, funcdef_no=11, decl_uid=4533, cgraph_uid=11, symbol_order=11)

verify found no changes in insn with uid = 53.
verify found no changes in insn with uid = 66.
verify found no changes in insn with uid = 77.
verify found no changes in insn with uid = 89.
verify found no changes in insn with uid = 106.
verify found no changes in insn with uid = 113.
verify found no changes in insn with uid = 118.
verify found no changes in insn with uid = 133.
verify found no changes in insn with uid = 139.
verify found no changes in insn with uid = 157.
verify found no changes in insn with uid = 169.
verify found no changes in insn with uid = 178.
verify found no changes in insn with uid = 185.
verify found no changes in insn with uid = 197.
verify found no changes in insn with uid = 206.
verify found no changes in insn with uid = 213.
verify found no changes in insn with uid = 225.
verify found no changes in insn with uid = 234.
verify found no changes in insn with uid = 241.
verify found no changes in insn with uid = 257.
verify found no changes in insn with uid = 274.
verify found no changes in insn with uid = 287.


obtain_file_information

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={34d,16u} r1={36d,14u} r2={33d,11u} r4={37d,15u} r5={44d,22u} r6={1d,16u} r7={1d,38u} r8={22d} r9={22d} r10={22d} r11={22d} r12={22d} r13={22d} r14={22d} r15={22d} r16={1d,15u} r17={82d,8u} r18={22d} r19={22d} r20={1d,73u,12e} r21={23d} r22={23d} r23={23d} r24={23d} r25={23d} r26={23d} r27={23d} r28={23d} r29={22d} r30={22d} r31={22d} r32={22d} r33={22d} r34={22d} r35={22d} r36={22d} r37={23d,1u} r38={23d} r39={22d} r40={22d} r45={22d} r46={22d} r47={22d} r48={22d} r49={22d} r50={22d} r51={22d} r52={22d} r53={22d} r54={22d} r55={22d} r56={22d} r57={22d} r58={22d} r59={22d} r60={22d} r61={22d} r62={22d} r63={22d} r64={22d} r65={22d} r66={22d} r67={22d} r68={22d} r69={22d} r70={22d} r71={22d} r72={22d} r73={22d} r74={22d} r75={22d} r76={22d} r77={22d} r78={22d} r79={22d} r80={22d} r87={3d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,2e} r91={1d,1u,1e} r92={1d,1u} r93={1d,1u} r94={1d,1u,2e} r95={1d,1u,1e} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u,1e} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u,1e} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u,2e} r111={1d,1u,1e} r112={1d,1u} r113={1d,1u} r114={1d,1u,2e} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u,2e} r119={1d,1u,1e} r120={1d,1u} r121={1d,1u} r122={1d,1u,2e} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u,2e} r127={1d,1u,1e} r128={1d,1u} r129={1d,1u} r130={1d,1u,2e} r131={1d,1u,1e} r132={1d,1u} r133={1d,1u} r134={1d,1u,2e} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={2d,3u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={2d,3u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={2d,3u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={2d,3u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={2d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={2d,3u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={2d,3u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={2d,3u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={2d,3u} r208={1d,1u} r209={1d,1u} r210={1d,1u} 
;;    total ref usage 2279{1867d,371u,41e} in 257{235 regular + 22 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:275 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:275 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:275 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:275 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])
        (reg:SI 37 r8 [ blockNumber ])) t3.c:275 90 {*movsi_internal}
     (nil))
(note 7 6 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.5032+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:275 986 {stack_tls_protect_set_di}
     (nil))
(insn 11 8 12 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:276 7 {*cmpsi_1}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) t3.c:276 612 {*jcc_1}
     (nil)
 -> 18)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:DI 140)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [0 name+0 S8 A64])) t3.c:276 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:QI 88 [ D.5021 ])
        (mem:QI (reg/f:DI 140) [0 MEM[(const char *)name_6(D)]+0 S1 A8])) t3.c:276 93 {*movqi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 88 [ D.5021 ])
            (const_int 0 [0]))) t3.c:276 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) t3.c:276 612 {*jcc_1}
     (nil)
 -> 50)
;;  succ:       7
;;              4 (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 18 17 19 4 66 "" [1 uses])
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:SI 141)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])) t3.c:277 90 {*movsi_internal}
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg:SI 89 [ D.5020 ])
                (ashift:SI (reg:SI 141)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:277 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 22 21 23 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 89 [ D.5020 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32]))) t3.c:277 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) t3.c:277 612 {*jcc_1}
     (nil)
 -> 50)
;;  succ:       7
;;              5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg:SI 142)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 26 25 27 5 (set (reg:DI 90 [ D.5022 ])
        (sign_extend:DI (reg:SI 142))) t3.c:278 142 {*extendsidi2_rex64}
     (nil))
(insn 27 26 28 5 (set (reg:DI 143)
        (reg:DI 90 [ D.5022 ])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 28 27 29 5 (parallel [
            (set (reg:DI 144)
                (ashift:DI (reg:DI 143)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 29 28 30 5 (set (reg:DI 143)
        (reg:DI 144)) t3.c:278 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 30 29 31 5 (parallel [
            (set (reg:DI 145)
                (ashift:DI (reg:DI 143)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 31 30 32 5 (parallel [
            (set (reg:DI 91 [ D.5022 ])
                (plus:DI (reg:DI 143)
                    (reg:DI 145)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 90 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 32 31 33 5 (set (reg/f:DI 146)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 33 32 34 5 (parallel [
            (set (reg/f:DI 92 [ D.5023 ])
                (plus:DI (reg:DI 91 [ D.5022 ])
                    (reg/f:DI 146)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 91 [ D.5022 ]))
        (nil)))
(insn 34 33 35 5 (set (reg:SI 93 [ D.5024 ])
        (mem/j:SI (reg/f:DI 92 [ D.5023 ]) [0 _13->type+0 S4 A64])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 35 34 36 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.5024 ])
            (const_int 0 [0]))) t3.c:278 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) t3.c:278 612 {*jcc_1}
     (nil)
 -> 57)
;;  succ:       6 (FALLTHRU)
;;              8

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:SI 147)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 39 38 40 6 (set (reg:DI 94 [ D.5022 ])
        (sign_extend:DI (reg:SI 147))) t3.c:278 142 {*extendsidi2_rex64}
     (nil))
(insn 40 39 41 6 (set (reg:DI 148)
        (reg:DI 94 [ D.5022 ])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 41 40 42 6 (parallel [
            (set (reg:DI 149)
                (ashift:DI (reg:DI 148)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 42 41 43 6 (set (reg:DI 148)
        (reg:DI 149)) t3.c:278 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 94 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 43 42 44 6 (parallel [
            (set (reg:DI 150)
                (ashift:DI (reg:DI 148)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 44 43 45 6 (parallel [
            (set (reg:DI 95 [ D.5022 ])
                (plus:DI (reg:DI 148)
                    (reg:DI 150)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 94 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 45 44 46 6 (set (reg/f:DI 151)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 46 45 47 6 (parallel [
            (set (reg/f:DI 96 [ D.5023 ])
                (plus:DI (reg:DI 95 [ D.5022 ])
                    (reg/f:DI 151)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 95 [ D.5022 ]))
        (nil)))
(insn 47 46 48 6 (set (reg:SI 97 [ D.5024 ])
        (mem/j:SI (reg/f:DI 96 [ D.5023 ]) [0 _17->type+0 S4 A64])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 48 47 49 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 97 [ D.5024 ])
            (const_int 1 [0x1]))) t3.c:278 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) t3.c:278 612 {*jcc_1}
     (nil)
 -> 57)
;;  succ:       7 (FALLTHRU)
;;              8

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 50 49 51 7 67 "" [2 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7fd505010900 *.LC14>)) t3.c:280 89 {*movdi_internal}
     (nil))
(call_insn 53 52 54 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:280 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 54 53 294 7 (set (reg:SI 87 [ D.5020 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:281 90 {*movsi_internal}
     (nil))
(jump_insn 294 54 295 7 (set (pc)
        (label_ref 278)) t3.c:281 -1
     (nil)
 -> 278)
;;  succ:       14 [100.0%] 

(barrier 295 294 57)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 57 295 58 8 68 "" [2 uses])
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])
        (const_int 0 [0])) t3.c:284 90 {*movsi_internal}
     (nil))
(insn 60 59 61 8 (parallel [
            (set (reg:DI 152)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -112 [0xffffffffffffff90])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:285 218 {*adddi_1}
     (nil))
(insn 61 60 62 8 (set (reg:SI 153)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 62 61 63 8 (set (reg:SI 154)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 63 62 64 8 (set (reg:DI 1 dx)
        (reg:DI 152)) t3.c:285 89 {*movdi_internal}
     (nil))
(insn 64 63 65 8 (set (reg:SI 4 si)
        (reg:SI 153)) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 65 64 66 8 (set (reg:SI 5 di)
        (reg:SI 154)) t3.c:285 90 {*movsi_internal}
     (nil))
(call_insn 66 65 67 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_block_number_to_index") [flags 0x3]  <function_decl 0x7fd504f2d510 convert_block_number_to_index>) [0 convert_block_number_to_index S1 A8])
            (const_int 0 [0]))) t3.c:285 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 67 66 68 8 (set (reg:SI 155)
        (reg:SI 0 ax)) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 68 67 69 8 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])
        (reg:SI 155)) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 69 68 70 8 (set (reg:SI 98 [ D.5020 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 70 69 71 8 (set (reg:SI 156)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 71 70 72 8 (set (reg:SI 157)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 72 71 73 8 (set (reg:SI 2 cx)
        (reg:SI 98 [ D.5020 ])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 73 72 74 8 (set (reg:SI 1 dx)
        (reg:SI 156)) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 74 73 75 8 (set (reg:SI 4 si)
        (reg:SI 157)) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 75 74 76 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7fd505010990 *.LC15>)) t3.c:286 89 {*movdi_internal}
     (nil))
(insn 76 75 77 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:286 93 {*movqi_internal}
     (nil))
(call_insn 77 76 78 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:286 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (nil)))))))
(insn 78 77 79 8 (set (reg:SI 158)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 79 78 80 8 (set (reg:DI 99 [ D.5025 ])
        (sign_extend:DI (reg:SI 158))) t3.c:287 142 {*extendsidi2_rex64}
     (nil))
(insn 80 79 81 8 (set (reg/f:DI 159)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])) t3.c:287 89 {*movdi_internal}
     (nil))
(insn 81 80 82 8 (parallel [
            (set (reg/f:DI 100 [ D.5026 ])
                (plus:DI (reg:DI 99 [ D.5025 ])
                    (reg/f:DI 159)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:287 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])
            (reg:DI 99 [ D.5025 ]))
        (nil)))
(insn 82 81 83 8 (set (reg:QI 101 [ D.5027 ])
        (mem:QI (reg/f:DI 100 [ D.5026 ]) [0 *_26+0 S1 A8])) t3.c:287 93 {*movqi_internal}
     (nil))
(insn 83 82 84 8 (set (reg:SI 102 [ D.5020 ])
        (zero_extend:SI (reg:QI 101 [ D.5027 ]))) t3.c:287 138 {*zero_extendqisi2}
     (nil))
(insn 84 83 85 8 (set (reg:SI 160)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 85 84 86 8 (set (reg:SI 1 dx)
        (reg:SI 102 [ D.5020 ])) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 86 85 87 8 (set (reg:SI 4 si)
        (reg:SI 160)) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 87 86 88 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7fd505010a20 *.LC16>)) t3.c:287 89 {*movdi_internal}
     (nil))
(insn 88 87 89 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:287 93 {*movqi_internal}
     (nil))
(call_insn 89 88 90 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:287 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 90 89 91 8 (set (reg:SI 161)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:288 90 {*movsi_internal}
     (nil))
(insn 91 90 92 8 (set (reg:DI 103 [ D.5025 ])
        (sign_extend:DI (reg:SI 161))) t3.c:288 142 {*extendsidi2_rex64}
     (nil))
(insn 92 91 93 8 (set (reg/f:DI 162)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])) t3.c:288 89 {*movdi_internal}
     (nil))
(insn 93 92 94 8 (parallel [
            (set (reg/f:DI 104 [ D.5026 ])
                (plus:DI (reg:DI 103 [ D.5025 ])
                    (reg/f:DI 162)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:288 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])
            (reg:DI 103 [ D.5025 ]))
        (nil)))
(insn 94 93 95 8 (set (reg:QI 105 [ D.5027 ])
        (mem:QI (reg/f:DI 104 [ D.5026 ]) [0 *_31+0 S1 A8])) t3.c:288 93 {*movqi_internal}
     (nil))
(insn 95 94 96 8 (set (reg:SI 106 [ D.5020 ])
        (zero_extend:SI (reg:QI 105 [ D.5027 ]))) t3.c:288 138 {*zero_extendqisi2}
     (nil))
(insn 96 95 97 8 (set (reg:SI 107 [ D.5020 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])) t3.c:288 90 {*movsi_internal}
     (nil))
(insn 97 96 98 8 (parallel [
            (set (reg:SI 108 [ D.5020 ])
                (and:SI (reg:SI 106 [ D.5020 ])
                    (reg:SI 107 [ D.5020 ])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:288 381 {*andsi_1}
     (nil))
(insn 98 97 99 8 (set (reg:SI 109 [ D.5020 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])) t3.c:288 90 {*movsi_internal}
     (nil))
(insn 99 98 100 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 108 [ D.5020 ])
            (reg:SI 109 [ D.5020 ]))) t3.c:288 7 {*cmpsi_1}
     (nil))
(jump_insn 100 99 101 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) t3.c:288 612 {*jcc_1}
     (nil)
 -> 110)
;;  succ:       9 (FALLTHRU)
;;              10

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 101 100 102 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 102 101 103 9 (set (reg:SI 163)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:289 90 {*movsi_internal}
     (nil))
(insn 103 102 104 9 (set (reg:SI 4 si)
        (reg:SI 163)) t3.c:289 90 {*movsi_internal}
     (nil))
(insn 104 103 105 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7fd505010ab0 *.LC17>)) t3.c:289 89 {*movdi_internal}
     (nil))
(insn 105 104 106 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:289 93 {*movqi_internal}
     (nil))
(call_insn 106 105 107 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:289 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 107 106 296 9 (set (reg:SI 87 [ D.5020 ])
        (const_int -1 [0xffffffffffffffff])) t3.c:290 90 {*movsi_internal}
     (nil))
(jump_insn 296 107 297 9 (set (pc)
        (label_ref 278)) t3.c:290 -1
     (nil)
 -> 278)
;;  succ:       14 [100.0%] 

(barrier 297 296 110)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 110 297 111 10 70 "" [1 uses])
(note 111 110 112 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7fd505010b40 *.LC18>)) t3.c:293 89 {*movdi_internal}
     (nil))
(call_insn 113 112 114 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:293 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 114 113 115 10 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7fd505010bd0 *.LC19>)) t3.c:294 89 {*movdi_internal}
     (nil))
(insn 115 114 116 10 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:294 89 {*movdi_internal}
     (nil))
(insn 116 115 117 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7fd505010c60 *.LC20>)) t3.c:294 89 {*movdi_internal}
     (nil))
(insn 117 116 118 10 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:294 93 {*movqi_internal}
     (nil))
(call_insn 118 117 119 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:294 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 119 118 120 10 (set (reg:SI 164)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:295 90 {*movsi_internal}
     (nil))
(insn 120 119 121 10 (set (reg:DI 110 [ D.5022 ])
        (sign_extend:DI (reg:SI 164))) t3.c:295 142 {*extendsidi2_rex64}
     (nil))
(insn 121 120 122 10 (set (reg:DI 165)
        (reg:DI 110 [ D.5022 ])) t3.c:295 89 {*movdi_internal}
     (nil))
(insn 122 121 123 10 (parallel [
            (set (reg:DI 166)
                (ashift:DI (reg:DI 165)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 512 {*ashldi3_1}
     (nil))
(insn 123 122 124 10 (set (reg:DI 165)
        (reg:DI 166)) t3.c:295 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 110 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 124 123 125 10 (parallel [
            (set (reg:DI 167)
                (ashift:DI (reg:DI 165)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 512 {*ashldi3_1}
     (nil))
(insn 125 124 126 10 (parallel [
            (set (reg:DI 111 [ D.5022 ])
                (plus:DI (reg:DI 165)
                    (reg:DI 167)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 110 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 126 125 127 10 (set (reg/f:DI 168)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:295 89 {*movdi_internal}
     (nil))
(insn 127 126 128 10 (parallel [
            (set (reg/f:DI 112 [ D.5023 ])
                (plus:DI (reg:DI 111 [ D.5022 ])
                    (reg/f:DI 168)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 111 [ D.5022 ]))
        (nil)))
(insn 128 127 129 10 (set (reg:SI 113 [ D.5024 ])
        (mem/j:SI (reg/f:DI 112 [ D.5023 ]) [0 _43->type+0 S4 A64])) t3.c:295 90 {*movsi_internal}
     (nil))
(insn 129 128 130 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 113 [ D.5024 ])
            (const_int 0 [0]))) t3.c:295 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 130 129 131 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) t3.c:295 612 {*jcc_1}
     (nil)
 -> 136)
;;  succ:       11 (FALLTHRU)
;;              12

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 131 130 132 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 133 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7fd505010cf0 *.LC21>)) t3.c:296 89 {*movdi_internal}
     (nil))
(call_insn 133 132 298 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:296 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 298 133 299 11 (set (pc)
        (label_ref 140)) -1
     (nil)
 -> 140)
;;  succ:       13 [100.0%] 

(barrier 299 298 136)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 136 299 137 12 71 "" [1 uses])
(note 137 136 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 12 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7fd505010d80 *.LC22>)) t3.c:298 89 {*movdi_internal}
     (nil))
(call_insn 139 138 140 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:298 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       13 (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;;              11 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 140 139 141 13 72 "" [1 uses])
(note 141 140 142 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 13 (set (reg:SI 169)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:299 90 {*movsi_internal}
     (nil))
(insn 143 142 144 13 (set (reg:DI 114 [ D.5022 ])
        (sign_extend:DI (reg:SI 169))) t3.c:299 142 {*extendsidi2_rex64}
     (nil))
(insn 144 143 145 13 (set (reg:DI 170)
        (reg:DI 114 [ D.5022 ])) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 145 144 146 13 (parallel [
            (set (reg:DI 171)
                (ashift:DI (reg:DI 170)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 512 {*ashldi3_1}
     (nil))
(insn 146 145 147 13 (set (reg:DI 170)
        (reg:DI 171)) t3.c:299 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 114 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 147 146 148 13 (parallel [
            (set (reg:DI 172)
                (ashift:DI (reg:DI 170)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 512 {*ashldi3_1}
     (nil))
(insn 148 147 149 13 (parallel [
            (set (reg:DI 115 [ D.5022 ])
                (plus:DI (reg:DI 170)
                    (reg:DI 172)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 114 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 149 148 150 13 (set (reg/f:DI 173)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 150 149 151 13 (parallel [
            (set (reg/f:DI 116 [ D.5023 ])
                (plus:DI (reg:DI 115 [ D.5022 ])
                    (reg/f:DI 173)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 115 [ D.5022 ]))
        (nil)))
(insn 151 150 152 13 (parallel [
            (set (reg/f:DI 117 [ D.5028 ])
                (plus:DI (reg/f:DI 116 [ D.5023 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 218 {*adddi_1}
     (nil))
(insn 152 151 153 13 (set (reg:DI 2 cx)
        (reg/f:DI 117 [ D.5028 ])) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 153 152 154 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7fd505010e10 *.LC23>)) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 154 153 155 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 155 154 156 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7fd505010ea0 *.LC24>)) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 156 155 157 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:299 93 {*movqi_internal}
     (nil))
(call_insn 157 156 158 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:299 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 158 157 159 13 (set (reg:SI 174)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:300 90 {*movsi_internal}
     (nil))
(insn 159 158 160 13 (set (reg:DI 118 [ D.5022 ])
        (sign_extend:DI (reg:SI 174))) t3.c:300 142 {*extendsidi2_rex64}
     (nil))
(insn 160 159 161 13 (set (reg:DI 175)
        (reg:DI 118 [ D.5022 ])) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 161 160 162 13 (parallel [
            (set (reg:DI 176)
                (ashift:DI (reg:DI 175)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 512 {*ashldi3_1}
     (nil))
(insn 162 161 163 13 (set (reg:DI 175)
        (reg:DI 176)) t3.c:300 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 118 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 163 162 164 13 (parallel [
            (set (reg:DI 177)
                (ashift:DI (reg:DI 175)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 512 {*ashldi3_1}
     (nil))
(insn 164 163 165 13 (parallel [
            (set (reg:DI 119 [ D.5022 ])
                (plus:DI (reg:DI 175)
                    (reg:DI 177)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 118 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 165 164 166 13 (set (reg/f:DI 178)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 166 165 167 13 (parallel [
            (set (reg/f:DI 120 [ D.5023 ])
                (plus:DI (reg:DI 119 [ D.5022 ])
                    (reg/f:DI 178)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 119 [ D.5022 ]))
        (nil)))
(insn 167 166 168 13 (parallel [
            (set (reg/f:DI 121 [ D.5029 ])
                (plus:DI (reg/f:DI 120 [ D.5023 ])
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 218 {*adddi_1}
     (nil))
(insn 168 167 169 13 (set (reg:DI 5 di)
        (reg/f:DI 121 [ D.5029 ])) t3.c:300 89 {*movdi_internal}
     (nil))
(call_insn 169 168 170 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("localtime") [flags 0x41]  <function_decl 0x7fd50523c510 localtime>) [0 localtime S1 A8])
            (const_int 0 [0]))) t3.c:300 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 170 169 171 13 (set (reg:DI 179)
        (reg:DI 0 ax)) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 171 170 172 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 create+0 S8 A64])
        (reg:DI 179)) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 172 171 173 13 (set (reg:DI 180)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 create+0 S8 A64])) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 173 172 174 13 (parallel [
            (set (reg:DI 181)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:302 218 {*adddi_1}
     (nil))
(insn 174 173 175 13 (set (reg:DI 2 cx)
        (reg:DI 180)) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 175 174 176 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd505010f30 *.LC25>)) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 176 175 177 13 (set (reg:DI 4 si)
        (const_int 64 [0x40])) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 177 176 178 13 (set (reg:DI 5 di)
        (reg:DI 181)) t3.c:302 89 {*movdi_internal}
     (nil))
(call_insn 178 177 179 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strftime") [flags 0x41]  <function_decl 0x7fd5051576c0 strftime>) [0 __builtin_strftime S1 A8])
            (const_int 0 [0]))) t3.c:302 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 179 178 180 13 (parallel [
            (set (reg:DI 182)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:303 218 {*adddi_1}
     (nil))
(insn 180 179 181 13 (set (reg:DI 2 cx)
        (reg:DI 182)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 181 180 182 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7fd505019000 *.LC26>)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 182 181 183 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 183 182 184 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd505019090 *.LC27>)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 184 183 185 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:303 93 {*movqi_internal}
     (nil))
(call_insn 185 184 186 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:303 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 186 185 187 13 (set (reg:SI 183)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:304 90 {*movsi_internal}
     (nil))
(insn 187 186 188 13 (set (reg:DI 122 [ D.5022 ])
        (sign_extend:DI (reg:SI 183))) t3.c:304 142 {*extendsidi2_rex64}
     (nil))
(insn 188 187 189 13 (set (reg:DI 184)
        (reg:DI 122 [ D.5022 ])) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 189 188 190 13 (parallel [
            (set (reg:DI 185)
                (ashift:DI (reg:DI 184)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 512 {*ashldi3_1}
     (nil))
(insn 190 189 191 13 (set (reg:DI 184)
        (reg:DI 185)) t3.c:304 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 122 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 191 190 192 13 (parallel [
            (set (reg:DI 186)
                (ashift:DI (reg:DI 184)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 512 {*ashldi3_1}
     (nil))
(insn 192 191 193 13 (parallel [
            (set (reg:DI 123 [ D.5022 ])
                (plus:DI (reg:DI 184)
                    (reg:DI 186)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 122 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 193 192 194 13 (set (reg/f:DI 187)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 194 193 195 13 (parallel [
            (set (reg/f:DI 124 [ D.5023 ])
                (plus:DI (reg:DI 123 [ D.5022 ])
                    (reg/f:DI 187)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 123 [ D.5022 ]))
        (nil)))
(insn 195 194 196 13 (parallel [
            (set (reg/f:DI 125 [ D.5029 ])
                (plus:DI (reg/f:DI 124 [ D.5023 ])
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 218 {*adddi_1}
     (nil))
(insn 196 195 197 13 (set (reg:DI 5 di)
        (reg/f:DI 125 [ D.5029 ])) t3.c:304 89 {*movdi_internal}
     (nil))
(call_insn 197 196 198 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("localtime") [flags 0x41]  <function_decl 0x7fd50523c510 localtime>) [0 localtime S1 A8])
            (const_int 0 [0]))) t3.c:304 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 198 197 199 13 (set (reg:DI 188)
        (reg:DI 0 ax)) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 199 198 200 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 access+0 S8 A64])
        (reg:DI 188)) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 200 199 201 13 (set (reg:DI 189)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 access+0 S8 A64])) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 201 200 202 13 (parallel [
            (set (reg:DI 190)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:305 218 {*adddi_1}
     (nil))
(insn 202 201 203 13 (set (reg:DI 2 cx)
        (reg:DI 189)) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 203 202 204 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd505010f30 *.LC25>)) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 204 203 205 13 (set (reg:DI 4 si)
        (const_int 64 [0x40])) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 205 204 206 13 (set (reg:DI 5 di)
        (reg:DI 190)) t3.c:305 89 {*movdi_internal}
     (nil))
(call_insn 206 205 207 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strftime") [flags 0x41]  <function_decl 0x7fd5051576c0 strftime>) [0 __builtin_strftime S1 A8])
            (const_int 0 [0]))) t3.c:305 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 207 206 208 13 (parallel [
            (set (reg:DI 191)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:306 218 {*adddi_1}
     (nil))
(insn 208 207 209 13 (set (reg:DI 2 cx)
        (reg:DI 191)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 209 208 210 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC28") [flags 0x2]  <var_decl 0x7fd505019120 *.LC28>)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 210 209 211 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 211 210 212 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd505019090 *.LC27>)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 212 211 213 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:306 93 {*movqi_internal}
     (nil))
(call_insn 213 212 214 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:306 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 214 213 215 13 (set (reg:SI 192)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:307 90 {*movsi_internal}
     (nil))
(insn 215 214 216 13 (set (reg:DI 126 [ D.5022 ])
        (sign_extend:DI (reg:SI 192))) t3.c:307 142 {*extendsidi2_rex64}
     (nil))
(insn 216 215 217 13 (set (reg:DI 193)
        (reg:DI 126 [ D.5022 ])) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 217 216 218 13 (parallel [
            (set (reg:DI 194)
                (ashift:DI (reg:DI 193)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 512 {*ashldi3_1}
     (nil))
(insn 218 217 219 13 (set (reg:DI 193)
        (reg:DI 194)) t3.c:307 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 126 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 219 218 220 13 (parallel [
            (set (reg:DI 195)
                (ashift:DI (reg:DI 193)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 512 {*ashldi3_1}
     (nil))
(insn 220 219 221 13 (parallel [
            (set (reg:DI 127 [ D.5022 ])
                (plus:DI (reg:DI 193)
                    (reg:DI 195)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 126 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 221 220 222 13 (set (reg/f:DI 196)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 222 221 223 13 (parallel [
            (set (reg/f:DI 128 [ D.5023 ])
                (plus:DI (reg:DI 127 [ D.5022 ])
                    (reg/f:DI 196)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 127 [ D.5022 ]))
        (nil)))
(insn 223 222 224 13 (parallel [
            (set (reg/f:DI 129 [ D.5029 ])
                (plus:DI (reg/f:DI 128 [ D.5023 ])
                    (const_int 152 [0x98])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 218 {*adddi_1}
     (nil))
(insn 224 223 225 13 (set (reg:DI 5 di)
        (reg/f:DI 129 [ D.5029 ])) t3.c:307 89 {*movdi_internal}
     (nil))
(call_insn 225 224 226 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("localtime") [flags 0x41]  <function_decl 0x7fd50523c510 localtime>) [0 localtime S1 A8])
            (const_int 0 [0]))) t3.c:307 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 226 225 227 13 (set (reg:DI 197)
        (reg:DI 0 ax)) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 227 226 228 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 mod+0 S8 A64])
        (reg:DI 197)) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 228 227 229 13 (set (reg:DI 198)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 mod+0 S8 A64])) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 229 228 230 13 (parallel [
            (set (reg:DI 199)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:308 218 {*adddi_1}
     (nil))
(insn 230 229 231 13 (set (reg:DI 2 cx)
        (reg:DI 198)) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 231 230 232 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd505010f30 *.LC25>)) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 232 231 233 13 (set (reg:DI 4 si)
        (const_int 64 [0x40])) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 233 232 234 13 (set (reg:DI 5 di)
        (reg:DI 199)) t3.c:308 89 {*movdi_internal}
     (nil))
(call_insn 234 233 235 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strftime") [flags 0x41]  <function_decl 0x7fd5051576c0 strftime>) [0 __builtin_strftime S1 A8])
            (const_int 0 [0]))) t3.c:308 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 235 234 236 13 (parallel [
            (set (reg:DI 200)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:309 218 {*adddi_1}
     (nil))
(insn 236 235 237 13 (set (reg:DI 2 cx)
        (reg:DI 200)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 237 236 238 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7fd5050191b0 *.LC29>)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 238 237 239 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 239 238 240 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd505019090 *.LC27>)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 240 239 241 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:309 93 {*movqi_internal}
     (nil))
(call_insn 241 240 242 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:309 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 242 241 243 13 (set (reg:SI 201)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:310 90 {*movsi_internal}
     (nil))
(insn 243 242 244 13 (set (reg:DI 130 [ D.5022 ])
        (sign_extend:DI (reg:SI 201))) t3.c:310 142 {*extendsidi2_rex64}
     (nil))
(insn 244 243 245 13 (set (reg:DI 202)
        (reg:DI 130 [ D.5022 ])) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 245 244 246 13 (parallel [
            (set (reg:DI 203)
                (ashift:DI (reg:DI 202)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 512 {*ashldi3_1}
     (nil))
(insn 246 245 247 13 (set (reg:DI 202)
        (reg:DI 203)) t3.c:310 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 247 246 248 13 (parallel [
            (set (reg:DI 204)
                (ashift:DI (reg:DI 202)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 512 {*ashldi3_1}
     (nil))
(insn 248 247 249 13 (parallel [
            (set (reg:DI 131 [ D.5022 ])
                (plus:DI (reg:DI 202)
                    (reg:DI 204)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 249 248 250 13 (set (reg/f:DI 205)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 250 249 251 13 (parallel [
            (set (reg/f:DI 132 [ D.5023 ])
                (plus:DI (reg:DI 131 [ D.5022 ])
                    (reg/f:DI 205)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 131 [ D.5022 ]))
        (nil)))
(insn 251 250 252 13 (set (reg:SI 133 [ D.5030 ])
        (mem/j:SI (plus:DI (reg/f:DI 132 [ D.5023 ])
                (const_int 160 [0xa0])) [0 _78->content.fd.access+0 S4 A64])) t3.c:310 90 {*movsi_internal}
     (nil))
(insn 252 251 253 13 (set (reg:SI 2 cx)
        (reg:SI 133 [ D.5030 ])) t3.c:310 90 {*movsi_internal}
     (nil))
(insn 253 252 254 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7fd505019240 *.LC30>)) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 254 253 255 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 255 254 256 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7fd5050192d0 *.LC31>)) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 256 255 257 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:310 93 {*movqi_internal}
     (nil))
(call_insn 257 256 258 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:310 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (nil)))))))
(insn 258 257 259 13 (set (reg:SI 206)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:311 90 {*movsi_internal}
     (nil))
(insn 259 258 260 13 (set (reg:DI 134 [ D.5022 ])
        (sign_extend:DI (reg:SI 206))) t3.c:311 142 {*extendsidi2_rex64}
     (nil))
(insn 260 259 261 13 (set (reg:DI 207)
        (reg:DI 134 [ D.5022 ])) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 261 260 262 13 (parallel [
            (set (reg:DI 208)
                (ashift:DI (reg:DI 207)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 512 {*ashldi3_1}
     (nil))
(insn 262 261 263 13 (set (reg:DI 207)
        (reg:DI 208)) t3.c:311 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 134 [ D.5022 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 263 262 264 13 (parallel [
            (set (reg:DI 209)
                (ashift:DI (reg:DI 207)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 512 {*ashldi3_1}
     (nil))
(insn 264 263 265 13 (parallel [
            (set (reg:DI 135 [ D.5022 ])
                (plus:DI (reg:DI 207)
                    (reg:DI 209)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 134 [ D.5022 ])
            (const_int 264 [0x108]))
        (nil)))
(insn 265 264 266 13 (set (reg/f:DI 210)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 266 265 267 13 (parallel [
            (set (reg/f:DI 136 [ D.5023 ])
                (plus:DI (reg:DI 135 [ D.5022 ])
                    (reg/f:DI 210)))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 135 [ D.5022 ]))
        (nil)))
(insn 267 266 268 13 (set (reg:HI 137 [ D.5031 ])
        (mem/j:HI (plus:DI (reg/f:DI 136 [ D.5023 ])
                (const_int 164 [0xa4])) [0 _83->content.fd.owner+0 S2 A32])) t3.c:311 92 {*movhi_internal}
     (nil))
(insn 268 267 269 13 (set (reg:SI 138 [ D.5020 ])
        (zero_extend:SI (reg:HI 137 [ D.5031 ]))) t3.c:311 139 {*zero_extendhisi2}
     (nil))
(insn 269 268 270 13 (set (reg:SI 2 cx)
        (reg:SI 138 [ D.5020 ])) t3.c:311 90 {*movsi_internal}
     (nil))
(insn 270 269 271 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC32") [flags 0x2]  <var_decl 0x7fd505019360 *.LC32>)) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 271 270 272 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 272 271 273 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7fd5050192d0 *.LC31>)) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 273 272 274 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:311 93 {*movqi_internal}
     (nil))
(call_insn 274 273 275 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:311 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (nil)))))))
(insn 275 274 278 13 (set (reg:SI 87 [ D.5020 ])
        (const_int 0 [0])) t3.c:313 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              7 [100.0%] 
;;              9 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 278 275 279 14 73 "" [2 uses])
(note 279 278 280 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 284 14 (set (reg:SI 139 [ <retval> ])
        (reg:SI 87 [ D.5020 ])) 90 {*movsi_internal}
     (nil))
(insn 284 280 285 14 (set (reg/i:SI 0 ax)
        (reg:SI 139 [ <retval> ])) t3.c:314 90 {*movsi_internal}
     (nil))
(insn 285 284 286 14 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.5032+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) t3.c:314 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 286 285 292 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 289)
            (pc))) t3.c:314 612 {*jcc_1}
     (nil)
 -> 289)
;;  succ:       16
;;              15 (FALLTHRU)

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 292 286 287 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 287 292 288 15 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:314 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      

(barrier 288 287 289)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 289 288 293 16 74 "" [1 uses])
(note 293 289 290 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 290 293 0 16 (use (reg/i:SI 0 ax)) t3.c:314 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function main (main, funcdef_no=12, decl_uid=4543, cgraph_uid=12, symbol_order=12)

verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 31.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 53.
verify found no changes in insn with uid = 64.
verify found no changes in insn with uid = 75.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 97.
verify found no changes in insn with uid = 108.
verify found no changes in insn with uid = 119.
verify found no changes in insn with uid = 131.
verify found no changes in insn with uid = 141.
verify found no changes in insn with uid = 151.
verify found no changes in insn with uid = 154.
verify found no changes in insn with uid = 165.


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={17d,11u} r1={29d,13u} r2={28d,12u} r4={29d,14u} r5={30d,15u} r6={1d,4u} r7={1d,19u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r16={1d,3u} r17={22d,2u} r18={15d} r19={15d} r20={1d,63u} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={28d,12u} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r115={1d,1u,1e} r116={2d,4u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 1460{1230d,229u,1e} in 157{142 regular + 15 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) t3.c:316 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) t3.c:316 89 {*movdi_internal}
     (nil))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.5055+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:316 986 {stack_tls_protect_set_di}
     (nil))
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 num_of_blocks+0 S4 A32])
        (const_int 256 [0x100])) t3.c:317 90 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 115)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 num_of_blocks+0 S4 A32])) t3.c:319 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SI 116)
        (reg:SI 115)) t3.c:319 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (parallel [
            (set (reg:SI 117)
                (plus:SI (reg:SI 116)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:319 217 {*addsi_1}
     (nil))
(insn 12 11 13 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 116)
            (const_int 0 [0]))) t3.c:319 3 {*cmpsi_ccno_1}
     (nil))
(insn 13 12 14 2 (set (reg:SI 116)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 117)
            (reg:SI 116))) t3.c:319 953 {*movsicc_noc}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 118)
                (ashiftrt:SI (reg:SI 116)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:319 545 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 115)
            (const_int 8 [0x8]))
        (nil)))
(insn 15 14 16 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])
        (reg:SI 118)) t3.c:319 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 119)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 num_of_blocks+0 S4 A32])) t3.c:322 90 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:DI 120)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:322 218 {*adddi_1}
     (nil))
(insn 18 17 19 2 (parallel [
            (set (reg:DI 121)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:322 218 {*adddi_1}
     (nil))
(insn 19 18 20 2 (set (reg:SI 1 dx)
        (reg:SI 119)) t3.c:322 90 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 4 si)
        (reg:DI 120)) t3.c:322 89 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 5 di)
        (reg:DI 121)) t3.c:322 89 {*movdi_internal}
     (nil))
(call_insn 22 21 23 2 (call (mem:QI (symbol_ref:DI ("init") [flags 0x3]  <function_decl 0x7fd504f2d288 init>) [0 init S1 A8])
        (const_int 0 [0])) t3.c:322 660 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 23 22 24 2 (set (reg/f:DI 87 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (set (reg/f:DI 88 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 122)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC33") [flags 0x2]  <var_decl 0x7fd505025240 *.LC33>)) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:SI 1 dx)
        (reg:SI 122)) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (reg:DI 4 si)
        (reg/f:DI 87 [ D.5052 ])) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.5053 ])) t3.c:324 89 {*movdi_internal}
     (nil))
(call_insn 31 30 32 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_file") [flags 0x3]  <function_decl 0x7fd504f2d6c0 create_file>) [0 create_file S1 A8])
            (const_int 0 [0]))) t3.c:324 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 32 31 33 2 (set (reg:SI 123)
        (reg:SI 0 ax)) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -60 [0xffffffffffffffc4])) [0 file1+0 S4 A32])
        (reg:SI 123)) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 34 33 35 2 (set (reg/f:DI 89 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 35 34 36 2 (set (reg/f:DI 90 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 36 35 37 2 (set (reg:SI 124)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 38 37 39 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC34") [flags 0x2]  <var_decl 0x7fd5050252d0 *.LC34>)) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 39 38 40 2 (set (reg:SI 1 dx)
        (reg:SI 124)) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 40 39 41 2 (set (reg:DI 4 si)
        (reg/f:DI 89 [ D.5052 ])) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 41 40 42 2 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.5053 ])) t3.c:325 89 {*movdi_internal}
     (nil))
(call_insn 42 41 43 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_file") [flags 0x3]  <function_decl 0x7fd504f2d6c0 create_file>) [0 create_file S1 A8])
            (const_int 0 [0]))) t3.c:325 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 2 (set (reg:SI 125)
        (reg:SI 0 ax)) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 44 43 45 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 file2+0 S4 A32])
        (reg:SI 125)) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 45 44 46 2 (set (reg/f:DI 91 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 46 45 47 2 (set (reg/f:DI 92 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 47 46 48 2 (set (reg:SI 126)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 48 47 49 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 49 48 50 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC35") [flags 0x2]  <var_decl 0x7fd505025360 *.LC35>)) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 50 49 51 2 (set (reg:SI 1 dx)
        (reg:SI 126)) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 51 50 52 2 (set (reg:DI 4 si)
        (reg/f:DI 91 [ D.5052 ])) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 52 51 53 2 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.5053 ])) t3.c:327 89 {*movdi_internal}
     (nil))
(call_insn 53 52 54 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_file") [flags 0x3]  <function_decl 0x7fd504f2d6c0 create_file>) [0 create_file S1 A8])
            (const_int 0 [0]))) t3.c:327 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 54 53 55 2 (set (reg:SI 127)
        (reg:SI 0 ax)) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 55 54 56 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 file3+0 S4 A32])
        (reg:SI 127)) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 56 55 57 2 (set (reg/f:DI 93 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 57 56 58 2 (set (reg/f:DI 94 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 58 57 59 2 (set (reg:SI 128)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 59 58 60 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 60 59 61 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC36") [flags 0x2]  <var_decl 0x7fd5050253f0 *.LC36>)) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 61 60 62 2 (set (reg:SI 1 dx)
        (reg:SI 128)) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 62 61 63 2 (set (reg:DI 4 si)
        (reg/f:DI 93 [ D.5052 ])) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 63 62 64 2 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.5053 ])) t3.c:329 89 {*movdi_internal}
     (nil))
(call_insn 64 63 65 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:329 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 65 64 66 2 (set (reg:SI 129)
        (reg:SI 0 ax)) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 66 65 67 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])
        (reg:SI 129)) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 67 66 68 2 (set (reg/f:DI 95 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 68 67 69 2 (set (reg/f:DI 96 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 69 68 70 2 (set (reg:SI 130)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 70 69 71 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 71 70 72 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC37") [flags 0x2]  <var_decl 0x7fd505025480 *.LC37>)) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 72 71 73 2 (set (reg:SI 1 dx)
        (reg:SI 130)) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 73 72 74 2 (set (reg:DI 4 si)
        (reg/f:DI 95 [ D.5052 ])) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 74 73 75 2 (set (reg:DI 5 di)
        (reg/f:DI 96 [ D.5053 ])) t3.c:330 89 {*movdi_internal}
     (nil))
(call_insn 75 74 76 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:330 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 76 75 77 2 (set (reg:SI 131)
        (reg:SI 0 ax)) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 77 76 78 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 dir2+0 S4 A32])
        (reg:SI 131)) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 78 77 79 2 (set (reg/f:DI 97 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 79 78 80 2 (set (reg/f:DI 98 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 80 79 81 2 (set (reg:SI 132)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 81 80 82 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 82 81 83 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC38") [flags 0x2]  <var_decl 0x7fd505025510 *.LC38>)) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 83 82 84 2 (set (reg:SI 1 dx)
        (reg:SI 132)) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 84 83 85 2 (set (reg:DI 4 si)
        (reg/f:DI 97 [ D.5052 ])) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 85 84 86 2 (set (reg:DI 5 di)
        (reg/f:DI 98 [ D.5053 ])) t3.c:331 89 {*movdi_internal}
     (nil))
(call_insn 86 85 87 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:331 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 87 86 88 2 (set (reg:SI 133)
        (reg:SI 0 ax)) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 88 87 89 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 dir3+0 S4 A32])
        (reg:SI 133)) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 89 88 90 2 (set (reg/f:DI 99 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 90 89 91 2 (set (reg/f:DI 100 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 91 90 92 2 (set (reg:SI 134)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 92 91 93 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 93 92 94 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC39") [flags 0x2]  <var_decl 0x7fd5050255a0 *.LC39>)) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 94 93 95 2 (set (reg:SI 1 dx)
        (reg:SI 134)) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 95 94 96 2 (set (reg:DI 4 si)
        (reg/f:DI 99 [ D.5052 ])) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 96 95 97 2 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.5053 ])) t3.c:332 89 {*movdi_internal}
     (nil))
(call_insn 97 96 98 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:332 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 98 97 99 2 (set (reg:SI 135)
        (reg:SI 0 ax)) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 99 98 100 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 dir4+0 S4 A32])
        (reg:SI 135)) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 100 99 101 2 (set (reg/f:DI 101 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 101 100 102 2 (set (reg/f:DI 102 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 102 101 103 2 (set (reg:SI 136)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 103 102 104 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 104 103 105 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC40") [flags 0x2]  <var_decl 0x7fd505025630 *.LC40>)) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 105 104 106 2 (set (reg:SI 1 dx)
        (reg:SI 136)) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 106 105 107 2 (set (reg:DI 4 si)
        (reg/f:DI 101 [ D.5052 ])) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 107 106 108 2 (set (reg:DI 5 di)
        (reg/f:DI 102 [ D.5053 ])) t3.c:333 89 {*movdi_internal}
     (nil))
(call_insn 108 107 109 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:333 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 109 108 110 2 (set (reg:SI 137)
        (reg:SI 0 ax)) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 110 109 111 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 dir5+0 S4 A32])
        (reg:SI 137)) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 111 110 112 2 (set (reg/f:DI 103 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 112 111 113 2 (set (reg/f:DI 104 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 113 112 114 2 (set (reg:SI 138)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 114 113 115 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 115 114 116 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC41") [flags 0x2]  <var_decl 0x7fd5050256c0 *.LC41>)) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 116 115 117 2 (set (reg:SI 1 dx)
        (reg:SI 138)) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 117 116 118 2 (set (reg:DI 4 si)
        (reg/f:DI 103 [ D.5052 ])) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 118 117 119 2 (set (reg:DI 5 di)
        (reg/f:DI 104 [ D.5053 ])) t3.c:334 89 {*movdi_internal}
     (nil))
(call_insn 119 118 120 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:334 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 120 119 121 2 (set (reg:SI 139)
        (reg:SI 0 ax)) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 121 120 122 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 dir6+0 S4 A32])
        (reg:SI 139)) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 122 121 123 2 (set (reg/f:DI 105 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 123 122 124 2 (set (reg/f:DI 106 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 124 123 125 2 (set (reg:SI 140)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 125 124 126 2 (set (reg:SI 141)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 126 125 127 2 (set (reg:SI 37 r8)
        (reg:SI 140)) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 127 126 128 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 128 127 129 2 (set (reg:SI 1 dx)
        (reg:SI 141)) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 129 128 130 2 (set (reg:DI 4 si)
        (reg/f:DI 105 [ D.5052 ])) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 130 129 131 2 (set (reg:DI 5 di)
        (reg/f:DI 106 [ D.5053 ])) t3.c:336 89 {*movdi_internal}
     (nil))
(call_insn 131 130 132 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("obtain_file_information") [flags 0x3]  <function_decl 0x7fd504f2da20 obtain_file_information>) [0 obtain_file_information S1 A8])
            (const_int 0 [0]))) t3.c:336 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 132 131 133 2 (set (reg/f:DI 107 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 133 132 134 2 (set (reg/f:DI 108 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 134 133 135 2 (set (reg:SI 142)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 135 134 136 2 (set (reg:SI 143)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 136 135 137 2 (set (reg:SI 37 r8)
        (reg:SI 142)) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 137 136 138 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 138 137 139 2 (set (reg:SI 1 dx)
        (reg:SI 143)) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 139 138 140 2 (set (reg:DI 4 si)
        (reg/f:DI 107 [ D.5052 ])) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 140 139 141 2 (set (reg:DI 5 di)
        (reg/f:DI 108 [ D.5053 ])) t3.c:337 89 {*movdi_internal}
     (nil))
(call_insn 141 140 142 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("delete_dir") [flags 0x3]  <function_decl 0x7fd504f2d948 delete_dir>) [0 delete_dir S1 A8])
            (const_int 0 [0]))) t3.c:337 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 142 141 143 2 (set (reg/f:DI 109 [ D.5052 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 143 142 144 2 (set (reg/f:DI 110 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 144 143 145 2 (set (reg:SI 144)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 145 144 146 2 (set (reg:SI 145)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 146 145 147 2 (set (reg:SI 37 r8)
        (reg:SI 144)) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 147 146 148 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 148 147 149 2 (set (reg:SI 1 dx)
        (reg:SI 145)) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 149 148 150 2 (set (reg:DI 4 si)
        (reg/f:DI 109 [ D.5052 ])) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 150 149 151 2 (set (reg:DI 5 di)
        (reg/f:DI 110 [ D.5053 ])) t3.c:338 89 {*movdi_internal}
     (nil))
(call_insn 151 150 152 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("obtain_file_information") [flags 0x3]  <function_decl 0x7fd504f2da20 obtain_file_information>) [0 obtain_file_information S1 A8])
            (const_int 0 [0]))) t3.c:338 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 152 151 153 2 (set (reg/f:DI 111 [ D.5053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:341 89 {*movdi_internal}
     (nil))
(insn 153 152 154 2 (set (reg:DI 5 di)
        (reg/f:DI 111 [ D.5053 ])) t3.c:341 89 {*movdi_internal}
     (nil))
(call_insn 154 153 155 2 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fd505149e58 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) t3.c:341 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 155 154 158 2 (set (reg:SI 112 [ D.5054 ])
        (const_int 0 [0])) t3.c:342 90 {*movsi_internal}
     (nil))
(insn 158 155 162 2 (set (reg:SI 113 [ <retval> ])
        (reg:SI 112 [ D.5054 ])) 90 {*movsi_internal}
     (nil))
(insn 162 158 163 2 (set (reg/i:SI 0 ax)
        (reg:SI 113 [ <retval> ])) t3.c:343 90 {*movsi_internal}
     (nil))
(insn 163 162 164 2 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.5055+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) t3.c:343 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 164 163 170 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 167)
            (pc))) t3.c:343 612 {*jcc_1}
     (nil)
 -> 167)
;;  succ:       4
;;              3 (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 170 164 165 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 165 170 166 3 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:343 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      

(barrier 166 165 167)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 167 166 171 4 77 "" [1 uses])
(note 171 167 168 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 168 171 0 4 (use (reg/i:SI 0 ax)) t3.c:343 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)

