Synthesis report for project DEMO
Date : Feb 5 2020  15:51:59
Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : top
### ### File List (begin) ### ### ###
F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/top.v (verilog_2k)
F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/spi_slave.v (verilog_2k)
### ### File List (end) ### ### ###

### ### Pre-optimizations and mapping (begin) ### ### ###

Mapping success.
### ### Mapping (end) ### ### ###

### ### Post-optimizations and re-synthesis (begin) ### ### ###

Post-optimizations and re-synthesis success.
### ### Post-optimizations and re-synthesis (end) ### ### ###

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 6
Enable signal <n49>, number of controlling flip flops: 2
Enable signal <vcc>, number of controlling flip flops: 6
Enable signal <n56>, number of controlling flip flops: 4
Enable signal <n58>, number of controlling flip flops: 8
Enable signal <n59>, number of controlling flip flops: 8
Enable signal <n61>, number of controlling flip flops: 1
### ### EFX FF CE enables (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                        FFs        ADDs        LUTs      RAMs     MULTs
---------------------         ---        ----        ----      ----     -----
top:top                     29(3)        4(0)       26(3)      0(0)      0(0)
+spi_slave:spi_slave       26(26)        4(4)      23(23)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk             29              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T20F256
project : DEMO
root : top
I : F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3
output-dir : F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/outflow
work-dir : F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/work_syn
write-efx-verilog : F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/outflow/DEMO.map.v
binary-db : F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/DEMO.vdb
insert-ios : 0
num_mult18 : -1
num_ram_5k : -1
syn_options : mode=speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	5

EFX_ADD         : 	4
EFX_LUT4        : 	26
   1-2  Inputs  : 	17
   3    Inputs  : 	7
   4    Inputs  : 	2
EFX_FF          : 	29
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 0s
Elapsed synthesis time : 0s
