[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of M93C56-WMN6tP production of ST MICROELECTRONICS from the text:This is information on a product in full production. December 2015 DocID4997 Rev 17 1/35M93C86-x M93C76-x M93C66-x \nM93C56-x M93C46-x\n16-Kbit, 8-Kbit, 4-Kbit, 2-Kbit and 1-Kbit  \n(8-bit or 16-bit wide) MI CROWIRE™ serial access EEPROM\nDatasheet - production data\n          PDIP8 (BN)\nSO8 (MN)\nTSSOP8 (DW)\n169 mil width\nUFDFPN8 (MC)\n2 x 3 mm\x18\n\x11Features\n•Industry standard MICROWIRE™ bus\n•Single supply voltage:\n–2 . 5  V to 5.5 V for M93Cx6-W\n–1 . 8  V to 5.5 V for M93Cx6-R\n•Dual organization: by word (x16) or byte (x8)\n•Programming instructions that work on: byte, \nwor\nd or entire memory\n•Self-timed programming cycle with auto-erase: 5 ms\n•READY/\nBUSY  signal during programming\n•2 MHz clock rate\n•Sequential read operation\n•Enhanced ESD/latch-up behavior\n•More than 4 million write cycles\n•More than 200-year data retention\n•Packages\n– SO8, TSSOP8, UFDFPN8 packages: \nEC\nOPACK2®)\n– PDIP8 package:  \nECOPACK1®\n          Table 1. Device summary\nReferencePart \nnu\nmberMemory \nsizeSupply \nvo\nltage\nM93C46-xM93C46-W\n1 Kbit2.5 V to 5.5 V\nM93C46-R 1.8 V to 5.5 V\nM93C56-xM93C56-W\n2 Kbit2.5 V to 5.5 V\nM93C56-R 1.8 V to 5.5 V\nM93C66-xM93C66-W\n4 Kbit2.5 V to 5.5 V\nM93C66-R 1.8 V to 5.5 V\nM93C76-xM93C76-W\n8 Kbit2.5 V to 5.5 V\nM93C76-R 1.8 V to 5.5  V\nM93C86-xM93C86-W\n16 Kbit2.5 V to 5.5 V\nM93C86-R 1.8 V to 5.5 V\nwww.st.com\nContents M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n2/35 DocID4997 Rev 17Contents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n2 Connecting to the serial bus  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n3 Operating features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1 Supply voltage (VCC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1.1 Operating supply voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1.2 Power-up conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1.3 Power-up and device reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1.4 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n4 Memory organization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n5 Instructions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n5.1 Read Data from Memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.2 Erase and Write data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.2.1 Write Enable and Write Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.2.2 Write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.2.3 Write All . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n5.2.4 Erase Byte or Word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n5.2.5 Erase All  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n6 READY/ BUSY  status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n7 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n8 Clock pulse counter  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n9 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n10 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n11 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n11.1 PDIP8 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n11.2 SO8N package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nDocID4997 Rev 17 3/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Contents\n311.3 UFDFN8 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n11.4 TSSOP8 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n12 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n13 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nList of tables M93C86-x M93C76-x  M93C66-x M93C56-x M93C46-x\n4/35 DocID4997 Rev 17List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Memory size versus organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\nTable 3. Signal names  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\nTable 4. Instruction set for the M93C46 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\nTable 5. Instruction set for the M93C56 and M93C66  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nTable 6. Instruction set for the M93C76 and M93C86  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nTable 7. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 19\nTable 8. Operating conditions (M93Cx6-W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nTable 9. Operating conditions (M93Cx6-R)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 0\nTable 10. Cycling performance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 20\nTable 11. Memory cell data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nTable 12. AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 20\nTable 13. Input and output capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 21\nTable 14. DC characteristics (M93Cx6-W, device grade 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nTable 16. AC characteristics (M93Cx6-W, M93Cx6-R, device grade 6). . . . . . . . . . . . . . . . . . . . . . . 22\nTable 15. DC characteristics (M93Cx6-R)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nTable 17. AC characteristics (M93Cx6-R)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nTable 18. PDIP8 – 8 lead plastic dual  in-line package, 300 mils body width,  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 19. SO8N – 8-lead plastic small outline, 150  mils body width,  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 20. UFDFN8 - 8-lead, 2 × 3  mm, 0.5  mm pitch ultra thin profile fine pitch dual flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 21. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4  mm, 0.5  mm pitch,  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 22. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 31\nTable 23. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nDocID4997 Rev 17 5/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x List of figures\n5List of figures\nFigure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 6\nFigure 2. 8-pin package connections (top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7\nFigure 3. Bus master and memory devices on the serial bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nFigure 4. M93Cx6 ORG input connection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\nFigure 5. READ, WRITE, WEN, WD S sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nFigure 6. WRAL sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 15\nFigure 7. ERASE, ERAL sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 8. Write sequence with one clock g litch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18\nFigure 9. AC testing input output waveforms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\nFigure 10. Synchronous timing (Start and op-code input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nFigure 11. Synchronous timing (Read)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 24\nFigure 12. Synchronous timing (Write)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nFigure 13. PDIP8 – 8 lead plastic dual  in-line package, 300 mils body width,  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nFigure 14. SO8N – 8-lead plastic small outline, 150  mils body width, package outline . . . . . . . . . . . . 26\nFigure 15. SO8N – 8-lead plastic small outline, 150  mils body width,  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 16. UFDFN8 - 8-lead, 2 × 3  mm, 0.5  mm pitch ultra thin profile fine pitch  \n dual flat package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nFigure 17. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4  mm, 0.5  mm pitch,  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nDescription M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n6/35 DocID4997 Rev 171 Description\nThe M93C46 (1 Kbit), M93C56 (2 Kbit), M93C66 (4  Kbit), M93C76 (8  Kbit) and M93C86 \n(1\n6 Kbit) are Electrica lly Erasable P ROgrammable Memo ry (EEPROM) de vices accessed \nthrough the MICROWIRE™ bus protocol. The memory array can be configured either in \nbytes (x8b) or in words (x16b).\nThe M93Cx6-W devices operate within a voltage  supply range from 2.5 V to 5.5 V and the \nM93Cx6-R devices operate within a voltage supply range from 1.8 V to 5.5 V. All these devices operate with a clock frequency of 2  MHz (or less), over an ambient temperature \nr \nange of -  40 °C / +  85 °C.\n           Table 2. Memory size versus organization\nDevice Number of bits Number of 8-bit bytes Number of 16-bit words\nM93C86 16384 2048 1024\nM93C76 8192 1024 512\nM93C66 4096 512 256\nM93C56 2048 256 128\nM93C46 1024 128 64\nFigure 1. Logic diagram\n!)\x10\x11\x19\x12\x18$6##\n-\x19\x13#X\x16\n633#1\n3\n/2\'\n          Table 3. Signal names  \nSignal name Function Direction\nS Chip Select Input\nD Serial Data input Input\nQ Serial Data output Output\nC Serial Clock Input\nORG Organization Select Input\nVCC Supply voltage -\nVSS Ground -\nDocID4997 Rev 17 7/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Description\n34Figure 2. 8-pin package connections (top view)\n633 1/2\'$5 #36 ##\n$\n!)\x10\x11\x19\x12\x19"-\x19\x13#X\x16\n\x11\n\x12\x13\x14\x18\x17\x16\x15\n1. See Section  11: Package information  for package dimensions, and ho w to identify pin-1.\n2. DU = Don\'t Use. The DU (do not use) pin does not con tribute to the normal operation of the device. It is \nreserved for use by STMicroelectronics during test sequences. The pin may be left unconnected or may be \nconnected to VCC or VSS.\nConnecting to the serial bus M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n8/35 DocID4997 Rev 172 Connecting to the serial bus\nFigure  3 shows an example of three memory devices connected to an MCU, on a serial bus. \nOnly one device is selected at  a time, so only on e device drives the Serial Data output (Q) \nline at a time, the other devices are high impedance.\nThe pull-down resistor R (represented in Figure  3) ensures that no device  is s elected if the \nbus master leaves the S line in the high impedance state.\nIn applications where the bus master may be in a state where all inputs/outputs are high \nimp\nedance at the same time (for example, if the bus master is reset during the transmission \nof an instruction), the clock line (C) must be connected to an external pull-down resistor so \nthat, if all inputs/outputs become high impedanc e, the C line is pulled low (while the S line is \npulled low): this ensures that C does not become high at the same time as S goes low, and so, that the t\nSLCH  requirement is met. The typical value of R is 100 k Ω.\nFigure 3. Bus master and memory devices on the serial  bus \n!)\x11\x14\x13\x17\x17B"US\x00MASTER\n-\x19\x13XXX\nMEMORY\x00DEVICE3$/\n3$)\n3#+\n#1$\n3-\x19\x13XXX\nMEMORY\x00DEVICE#1$\n3-\x19\x13XXX\nMEMORY\x00DEVICE#1$\n3#3\x13 #3\x12 #3\x11\n/2\' /2\' /2\'22 26##\n6##6##6##633\n633633633\x00\n2\nDocID4997 Rev 17 9/35M93C86-x M93C76-x M93C66-x M93C 56-x M93C46-x Operating features\n343 Operating features\n3.1 Supply voltage (VCC)\n3.1.1 Operating supply voltage (VCC)\nPrior to selecting the memory  and issuing instructions to  it, a valid and stable VCC voltage \nwithin the specified [VCC(min), VCC(max)] range must be applied. In order to secure a stable \nDC supply voltage, it is recommended to decouple the VCC line with a suitable capacitor \n(usually of the order of 10 nF to 100 nF) close to the VCC/VSS package pins.\nThis voltage must remain stable and valid unt il the end of the transmission of the instruction \nand, for a Write instructio n, until the completion of the internal write cycle (tW).\n3.1.2 Power-up conditions\nWhen the power supply is turned on, VCC rises from VSS to VCC. During this time, the Chip \nSelect (S) line is not allowed to float and should be driven to VSS, it is therefore \nrecommended to connect the S line to VSS via a suitable pull-down resistor.\n3.1.3 Power-up and device reset\nIn order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of V\nCC), the device does not respond to any \ninstruction until VCC has reached the power on reset threshold voltage (this threshold is \nlower than the minimum VCC operating voltage defined in Operating conditions, in \nSection  10: DC and AC parameters ).\nWhen VCC passes the POR threshold, the device is reset and is in the following state:\n• Standby Power mode\n• deselected (assuming that there is a pull-down resistor on the S line)\n3.1.4 Power-down\nAt power-down (continuous decrease in VCC), as soon as VCC drops from the normal \noperating voltage to below the power on reset threshold voltage, the device stops responding to any inst ruction sent to it.\nDuring power-down, the device must be deselected and in the Standby Power mode (that is, \nthere should be no internal Write cycle in progress).\nMemory organization M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n10/35 DocID4997 Rev 174 Memory organization\nThe M93Cx6 memory is organized either as bytes (x8) or as words (x16). If Organization \nSelect (ORG) is le ft unconnected (or connected to VCC) the x16 organization is selected; \nwhen Organization Select (ORG) is connected to Ground (VSS) the x8 organization is \nselected. When the M93Cx6 is in Standby mode, Organization Select (ORG) should be set \neither to VSS or VCC to reach the device minimum power consumption (as any voltage \nbetween VSS and VCC applied to ORG input may increase the device Standby current).\nFigure 4. M93Cx6 ORG input connection\n06Y\x16\x14\x19\x1c\x139\x149FF\n25*\n9VV9FF\n25*\n9VV9FF\n25*\n9VV1RW\x03\nFRQQHFWHG\n[\x14\x19\x03RUJDQL]DWLRQ [\x14\x19\x03RUJDQL]DWLRQ [\x1b\x03RUJDQL]DWLRQ\nDocID4997 Rev 17 11/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Instructions\n345 Instructions\nThe instruction set of the M93Cx6 devices cont ains seven instructions , as summarized in \nTable  4 to Table  6. Each instructio n  consists of the following parts, as shown in Figure  5: \nREAD, WRITE, WEN,  WDS sequences :\n• Each instruction is preceded by a rising edge on Chip Select Input (S) with Serial Clock \n(C) being held low.\n• A start bit, which is the first ‘1’ read on Se ria l Data Input (D) during the rising edge of \nSerial Clock (C).\n• Two op-code bits, read on Serial Data Input (D) du ring the rising edge of Serial Clock \n(C). (Some instructions also use the first two bits of the address to define the op-code).\n• The address bits of the byte or word th at is to be accessed. For the M93C46, the \naddress is made up of 6 bits for the x16 org anization or 7 bits for the x8 organization \n(see Table  4). For the M93C56 and M93C66, the address is made up of 8 bits for the \nx16 organization or 9 bits for the x8 organization (see Table  5). For the M93C76 and \nM93C86, the address is made up of 10 bits for the x16 organization or 11 bits for the x8 \nor\nganization (see Table  6).\nThe M93Cx6 devices are fabricated in CMOS te chnology and are therefore able to run as \nslow as 0  Hz (static input signals) or as fast as  the maximum ratings specified in “AC \ncharacteristics” tables, in Section  10: DC and AC parameters .\n          Table 4. Instruction set for the M93C46\nInstruction DescriptionStart \nbi\ntOp-\nco\ndex8 origination (ORG = 0) x16 origination (ORG = 1)\nAddress\n(1) DataRequired \nclock\n \ncyclesAddress\n(1) DataRequired \nclock\n \ncycles\nREADRead Data from \nMemory1 10 A6-A0 Q7-Q0 - A5-A0 Q15-Q0 -\nWRITEWrite Data to Memory1 01 A6-A0 D7-D0 18 A5-A0 D15-D0 25\nWEN Write Enable 1 00 11X XXXX - 10 11 XXXX - 9\nWDS Write Disable 1 0000X \nX\nXXX- 10 00 XXXX - 9\nERASEErase Byte or \nWo\nrd1 11 A6-A0 - 10 A5-A0 - 9\nERAL Erase All Memory 1 0010X \nX\nXXX- 10 10 XXXX - 9\nWRALWrite All Memory  \nwith same Data1 0001X \nX\nXXXD7-D0 18 01 XXXX D15-D0 25\n1. X = Don\'t Care bit.\nInstructions M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n12/35 DocID4997 Rev 17          \n          Table 5. Instruction set for the M93C56 and M93C66\nInstruction DescriptionStart \nbi\ntOp-\nc\nodex8 origination (ORG = 0) x16 origination (ORG = 1)\nAddress\n(1) (2) DataRequired \ncloc\nk \ncyclesAddress\n(1) (3) DataRequired \nc\nlock \ncycles\nREAD Read Data from Memory 1 10 A8-A0Q7-\nQ0- A7-A0Q15-\nQ0-\nWRITE Write Data to Memory 1 01 A8-A0D7-\nD020 A7-A0 D15-D0 27\nWEN Write Enable 1 001 1XXX \nXXXX- 1211XX \nXXXX- 11\nWDS Write Disable 1 000 0XXX \nXXXX- 1200XX \nXXXX- 11\nERASE Erase Byte or Word 1 11 A8-A0 - 12 A7-A0 - 11\nERAL Erase All Memory 1 001 0XXX \nXXXX- 1210XX \nXXXX- 11\nWRALWrite All Memory with \nsam\ne Data1 000 1XXX \nXXXXD7-\nD02001XX \nXXXXD15-D0 27\n1. X = Don\'t Care bit.\n2. Address bit A8 is not decoded by the M93C56.\n3. Address bit A7 is not decoded by the M93C56.\nTable 6. Instruction set for the M93C76 and M93C86\nInstruction DescriptionStart \nbi\ntOp-\nco\ndex8 Origination (ORG = 0) x16 Origination (ORG = 1)\nAddress\n(1)(2) DataRequired \nclock\n \ncyclesAddress\n(1) (3) DataRequired \ncloc\nk \ncycles\nREADRead Data from \nMemory1 10 A10-A0 Q7-Q0 - A9-A0 Q15-Q0 -\nWRITEWrite Data to Memory1 01 A10-A0 D7-D0 22 A9-A0 D15-D0 29\nWEN Write Enable 1 0011X XXXX \nXXXX- 1411 XXXX \nXXXX- 13\nWDS Write Disable 1 0000X XXXX \nXXXX- 1400 XXXX \nXXXX- 13\nERASE Erase Byte or Word 1 11 A10-A0 - 14 A9-A0 - 13\nERAL Erase All Memory 1 0010X XXXX \nXXXX- 1410 XXXX \nXXXX- 13\nWRALWrite All Memory  \nwith same Data1 0001X XXXX \nXXXXD7-D0 2201 XXXX \nXXXXD15-D0 29\n1. X = Don\'t Care bit.\n2. Address bit A10 is not decoded by the M93C76.\n3. Address bit A9 is not decoded by the M93C76.\nDocID4997 Rev 17 13/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Instructions\n345.1 Read Data from Memory\nThe Read Data from Memory (READ) instruction outputs data on Serial Data Output (Q). \nWhen the instruction is receiv ed, the op-code and address are decoded, and the data from \nthe memory is transferre d to an output shift register. A du mmy 0 bit is output first, followed \nby the 8-bit byte or 16-bit wo rd, with the most significant bit first. Output data changes are \ntriggered by the rising edge of Serial Clock (C). The M93Cx6 automatically increments the \ninternal address register and clocks out the next  byte (or word) as long  as the Chip Select \nInput (S) is held High. In th is case, the dummy 0 bit is not output between bytes (or words) \nand a continuous stream of data can be read (the address counter automatically rolls over to \n00h when the highest address is reached).\n5.2 Erase and Write data\n5.2.1 Write Enable and Write Disable\nThe Write Enable (WEN) instruction enables the future execution of erase or write instructions, and the Write Disable (WDS) inst ruction disables it. When power is first \napplied, the M93Cx6 initializes it self so that erase and write instructions are disabled. After a \nWrite Enable (WEN) instruction has been exec uted, erasing and writing remains enabled \nuntil a Write Disable (WDS) instruction is executed, or until V\nCC falls below the power-on \nreset threshold voltage. To protect the memory  contents from accidental corruption, it is \nadvisable to issue the Write Disable (WDS) in struction after every write cycle. The Read \nData from Memory (READ) instruction is not af fected by the Write Enable (WEN) or Write \nDisable (WDS) instructions.\n5.2.2 Write\nFor the Write Data to Memory (WRITE) instructio n, 8 or 16 data bits follow the op-code and \naddress bits. These form the byte or word that is to be written. As with the other bits, Serial \nData Input (D) is sampled on the rising edge of Serial Clock (C).\nAfter the last data bit has been sampled, the Chip Select Input (S) must be taken low before the next rising edge of Serial Clock (C).  If Chip Select Input (S) is brought low before or after \nthis specific time frame, the self-timed programming cycle will not be started,  and the \naddressed location will not be programmed. The completion of  the cycle can be  detected by \nmonitoring the READY/\nBUSY  line, as described la ter in this document.\nOnce the Write cycle has been started, it is inte rnally self-timed (the ex ternal clock signal on \nSerial Clock (C) may be stopped or left running  after the start of a Write cycle). The Write \ncycle is automatically preceded by an Erase cycle, so it is unnecessary to execute an explicit erase instruction before a Writ e Data to Memory (WRITE) instruction.\nInstructions M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n14/35 DocID4997 Rev 17Figure 5. READ, WRITE, WEN, WDS sequences\n1. For the meanings of An, Xn, Qn and Dn, see Table 4, Table  5 and Table  6.!)\x10\x10\x18\x17\x18D\x11\x11 \x10 !N !\x10\n1N 1\x10\n$!4!\x00/54$3\n12EAD\n3 7RITE!$$2\n/0\n#/$%\n\x11\x10! N ! \x10\n$!4!\x00).$\n1\n/0\n#/$%$N $\x10 \x11\n"539 2%!$9\n3 7RITE\n%NABLE\n\x11\x108 N 8 \x10 $\n/0\n#/$%\x11\x10\x113 7RITE\x00$ISABLE\n\x11\x108 N 8 \x10 $\n/0\n#/$%\x10\x10 \x10#(%#+\n34!453\n!$$2\nDocID4997 Rev 17 15/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Instructions\n345.2.3 Write All\nAs with the Erase All Memory (ERAL) instruct ion, the format of the Write All Memory with \nsame Data (WRAL) instruction requires that a dummy address be provided. As with the \nWrite Data to Memory (WRITE) instruction, th e format of the Write All Memory with same \nData (WRAL) instruction requires that an 8-bit data byte, or 16-bit data word, be provided. This value is written to all the addresses of the memory device. The co mpletion of the cycle \ncan be detected by monitoring the READY/\nBUSY  line, as described next.\nFigure 6. WRAL sequence\n1. For the meanings of Xn and Dn, please see Table  4, Table  5 and Table  6.!)\x10\x10\x18\x18\x10#3 72)4%\n!,,\n$!4!\x00).$\n1\n!$$2\n/0\n#/$%$N $\x10\n"539 2%!$9#(%#+\n34!453\n\x11\x10\x10 \x10\x118N 8\x10\nInstructions M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n16/35 DocID4997 Rev 175.2.4 Erase Byte or Word\nThe Erase Byte or Word (ERASE) instruction sets the bits  of the addressed memory byte (or \nword) to 1. Once the address has been correctly decoded, the falling edge of the Chip \nSelect Input (S) starts the self-timed Eras e cycle. The completion of the cycle can be \ndetected by monitoring the READY/ BUSY  line, as described in Section  6: READY/BUSY \nstatus .\nFigure 7. ERASE, ERAL sequences\n1. For the meanings of An and Xn, please see Table  4, Table 5  and Table  6.\n5.2.5 Erase All\nThe Erase All Memory (ERAL) instruction erases the whole memory (all memory bits are set \nto 1). The format of the instruction requires  that a dummy address be provided. The Erase \ncycle is conducted in the same  way as the Erase instruction (ERASE). The completion of \nthe cycle can be detected by monitoring the READY/ BUSY  line, as described in Section  6: \nREADY/BUSY status.!)\x10\x10\x18\x17\x19"3 %2!3%\n\x11\x11 $\n1\n!$$2\n/0\n#/$%\x11\n"539 2%!$9#(%#+\n34!453\n3 %2!3%\n!,,\n\x11\x10 $\n1\n/0\n#/$%\x11\n"539 2%!$9#(%#+\n34!453\n\x10\x10!N !\x10\n8N 8\x10\n!$$2\nDocID4997 Rev 17 17/35M93C86-x M93C76-x M93C66-x M 93C56-x M93C46-x READY/BUSY status\n346 READY/ BUSY  status\nWhile the Write or Erase cycle is underw ay, for a WRITE, ERAS E, WRAL or ERAL \ninstruction, the Busy signal (Q=0) is returned whenever Chip Select inpu t (S) is driven high. \n(Please note, though, that there is an initial delay, of tSLSH , before this status information \nbecomes available). In this state, the M93Cx6 ignores any data on the bus. When the Write cycle is completed, and Chip  Select Input (S) is driven high, the Ready signal (Q=1) \nindicates that the M93Cx6 is re ady to receive the next instruction. Serial Data Output (Q) \nremains set to 1 until the Chip Select Input (S) is brought low or until a new start bit is decoded.\n7 Initial delivery state\nThe device is delivered with all bits in the me mory array set to 1 (each byte contains FFh).\nClock pulse counter M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n18/35 DocID4997 Rev 178 Clock pulse counter\nIn a noisy environment, the number of pulses received on Serial Clock (C) may be greater \nthan the number delivered by the master (the microcontroller). This can lead to a \nmisalignment of the instruction of one or more bits (as shown in Figure  8) and may lead to \nthe writing of erroneous data at an erroneous address.\nTo avoid this problem, the M93Cx6 has an on-chip counter that counts the clock pulses from \nthe st\nart bit until the falling edge of the Chip Se lect Input (S). If the number of clock pulses \nreceived is not the number expected, the WRITE, ERASE, ER AL or WRAL instruction is \naborted, and the contents of the memory are not modified.\nThe number of clock cycles expected for ea ch  instruction, and for each member of the \nM93Cx6 family, are summarized in Table  4: Instruction set for the M93C46  to Table  6: \nInstruction set for the M93C76 and M93C86 . For example, a Write Data to Memory (WRITE) \ninstruction on the M93C56 (or M93C66) expects 2 0 clock cycles (for the x8 organization) \nfrom the start bit to the falling edge of Chip Select Input (S). That is:\n1 Start bit\n+ 2 Op-code bits+ 9 Address bits+ 8 Data bits\nFigure 8. Write sequence with one clock glitch\n!)\x10\x11\x13\x19\x153\n!N\r\x11#\n$\n72)4%34!24 $\x10 \x02\x11\x02 \x02\x10\x02!N\n\'LITCH!N\r\x12\n!$$2%33\x00!.$\x00$!4!\n!2%\x003()&4%$\x00"9\x00/.%\x00")4\nDocID4997 Rev 17 19/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Maximum ratings\n349 Maximum ratings\nStressing the device outside the ratings liste d in the Absolute maximum ratings table may \ncause permanent damage to the device. These are stress ratings only, and operation of the \ndevice at these, or any other conditions outside those indicat ed in the operating sections of \nthis specification, is not im plied. Exposure to absolute maximum rating conditions for \nextended periods may af fect device reliability.\n          Table 7. Absolute maximum ratings\nSymbol Parameter Min. Max. Unit\nAmbient operating temperature –40 130 °C\nTSTG Storage temperature –65 150 °C\nTLEAD Lead temperature during solderingPDIP - 260(1)\n1. T LEAD max must not be applied for more than 10 s. °C\nother packages See note (2)\n2. Compliant with JEDEC standard J-STD-020D (for small-body, Sn-Pb or Pb free assembly), the ST \nECOPACK® 7191395 specification, and the European direct ive on Restrictions on Hazardous Substances \n(RoHS directive 2011/65/EU of July 2011).VOUT Output range (Q = VOH or Hi-Z) –0.50 VCC+0.5 V\nVIN Input range –0.50 VCC+1 V\nVCC Supply voltage –0.50 6.5 V\nVESD Electrostatic discharge voltage (human body model)(3)\n3. Positive and negative pulses applied on pin pairs, according to the AEC-Q100-002 (compliant with \nANSI/ESDA/JEDEC JS-001-2012), C1 = 100  pF, R1 = 1500  Ω, R2 = 500  Ω).- 4000 V\nDC and AC parameters M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n20/35 DocID4997 Rev 1710 DC and AC parameters\nThis section summarizes the operating and measurement conditions, and the DC and AC \ncharacteristics of the device. \n          \n          \n          Table 8. Operating conditions (M93Cx6-W)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 2.5 5.5 V\nTA Ambient operating temperature –40 85 °C\nTable 9. Operating conditions (M93Cx6-R)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 1.8 5.5 V\nTA Ambient operating temperature –40 85 °C\nTable 10. Cycling performance(1) \n1. Cycling performance for products identified by process letter K. Symbol Parameter Test conditions Min. Max. Unit\nNcycle Write cycle enduranceTA ≤  25 °C, \nVCC(min) < VCC < VCC(max)-4,000,000\nWrite cycle\nTA = 85 °C, \nVCC(min) < VCC < VCC(max)-1,200,000\nTable 11. Memory cell data retention(1)\nParameter Test conditions Min. Unit\nData retention TA = 55  °C 200 Year\n1. For products identified by process letter K. The data retention behavior is checked in production, while the \n200-year limit is defined from char acterization and qualification results.\nTable 12. AC measurement conditions  \nSymbol Parameter Min. Max. Unit\nCL Load capacitance 100 pF\n- Input rise and fall times - 50 ns\n- Input voltage levels 0.2 VCC to 0.8  VCC V\n- Input timing reference voltages 0.3 VCC to 0.7  VCC V\n- Output timing reference voltages 0.3 VCC to 0.7  VCC V\nDocID4997 Rev 17 21/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x DC and AC parameters\n34Figure 9. AC testing input output waveforms  \n          \n          Table 13. Input and output capacitance\nSymbol Parameter Test condition(1)\n1. Sampled only, not 100% tested, at TA = 25 °C and a frequency of 1  MHz.Min Max Unit\nCOUT Output capacitance VOUT = 0V - 8 pF\nCIN Input capacitance VIN = 0V - 6 pF\nTable 14. DC characteristics (M93Cx6-W, device grade 6)  \nSymbol ParameterTest condition (in addition to \nth\ne conditions defined in \nTable  8 and Table  12)Min. Max. Unit\nILI Input leakage current  0V ≤  VIN ≤  VCC - ±2.5  µA\nILO Output leakage current  0V ≤  VOUT ≤  VCC, Q in Hi-Z - ±2.5  µA\nICC Operating supply current  VCC = 5 V, S = VIH, f = 2 MHz,\nQ = open- 2  mA\n VCC = 2.5 V, S = VIH, f = 2 MHz, \nQ = open- 1  mA\nICC1 Standby supply currentVCC = 2.5 V, S = VSS, C = VSS, \nORG = VSS or VCC, \npin7 = VCC, VSS or Hi-Z- 2(1)\n1.  5 µA for previous devices identified with the pr ocess letter G.µA\nVCC = 5.5 V, S = VSS, C = VSS, \nORG = VSS or VCC, \npin7 = VCC, VSS or Hi-Z - 3(2)\n2. Tested only for current devices id entified with the process letter K.µA\nVIL Input low voltage (D, C, S)    - –0.45 0.2 VCC  V\nVIH Input high voltage (D, C, S)    - 0.7 VCC VCC + 1  V\nVOL Output low voltage (Q) VCC = 5 V, IOL = 2.1 mA - 0.4  V\n VCC = 2.5 V, IOL = 100 µA - 0.2  V\nVOH Output high voltage (Q) VCC = 5 V, IOH = – 400 µA 0.8 VCC -  V\n VCC = 2.5 V, IOH = – 100 µA VCC–0.2 -  V-3\x11\x19\x17\x18\x186\x13\x13\x11\x1b9&&\n\x13\x11\x159&&\x13\x11\x1a9&&\n\x13\x11\x169&&)NPUT\x00AND\x00OUTPUT\nTIMING\x00REFERENCE\x00LEVELS)NPUT\x00VOLTAGE\x00LEVELS-\x19\x13#88\nDC and AC parameters M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n22/35 DocID4997 Rev 17          Table 15. DC characteristics (M93Cx6-R)  \nSymbol Parameter Test condition Min. Max. Unit\nILI Input leakage current  0V ≤  VIN ≤  VCC - ±2.5  µA\nILO Output leakage current  0V ≤  VOUT ≤  VCC, Q in Hi-Z - ±2.5  µA\nICC Operating supply current  VCC = 5 V, S = VIH, f = 2 MHz,\nQ = open- 2  mA\n VCC = 1.8 V, S = VIH, f = 1 MHz,\nQ = open- 1  mA\nICC1 Standby supply current VCC = 1.8 V, S = VSS, C = VSS, \nORG = VSS or VCC,\npin7 = VCC, VSS or Hi-Z- 1(1) µA\nVIL Input low voltage (D, C, S) - –0.45 0.2 VCC  V\nVIH Input high voltage (D, C, S) - 0.8 VCC VCC + 1  V\nVOL Output low voltage (Q)  VCC = 1.8 V, IOL = 100 µA - 0.2  V\nVOH Output high voltage (Q)  VCC = 1.8 V, IOH = –100 µA VCC–0.2 -  V\n1. 2 µA for previous devices identified with process letter G.\nTable 16. AC characteristics (M93Cx6-W, M93Cx6-R(1), device grade 6)  \n1. All M93Cx6-R devices operate with a clock frequency of 1MHz, as defined in Table  17. Only the new \nM93Cx6-R devices (identified with the process letter K) can operate with the 2  MHz timing values defined \nin this t\nable. Test conditions specified in Table  8 and Table  12\nSymbol Alt. Parameter Min. Max. Unit\nfC fSK Clock frequency D.C. 2 MHz\ntSLCH  Chip Select low to Clock high 50 - ns\ntSHCH tCSS Chip Select setup time 50 - ns\ntSLSH(2)\n2. Chip Select Input (S) must be brought low for a minimum of tSLSH  between consecutive instruction cycles.tCS Chip Select low to Chip Select high 200 - ns\ntCHCL(3)\n3. tCHCL  + tCLCH  ≥ 1 / fC.tSKH Clock high time 200 - ns\ntCLCH(3)tSKL Clock low time 200 - ns\ntDVCH tDIS Data in setup time 50 - ns\ntCHDX tDIH Data in hold time 50 - ns\ntCLSH tSKS Clock setup time (relative to S) 50 - ns\ntCLSL tCSH Chip Select hold time 0 - ns\ntSHQV tSV Chip Select to READY/ BUSY  status - 200 ns\ntSLQZ tDF Chip Select low to output Hi-Z - 100 ns\ntCHQL tPD0 Delay to output low - 200 ns\ntCHQV tPD1 Delay to output valid - 200 ns\ntW tWP Erase or Write cycle time - 5 ms\nDocID4997 Rev 17 23/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x DC and AC parameters\n34          Table 17. AC characteristics (M93Cx6-R)(1) \n1. The new M93Cx6-R devices identified with the pr ocess letter K can operate with a clock frequency of \n2 MHz and an Erase (or Write) cycle of 5  ms, as shown in Table  16.Test conditions specified in Table  9 and Table  12\nSymbol Alt. Parameter Min. Max. Unit\nfC fSK Clock frequency D.C. 1 MHz\ntSLCH  Chip Select low to Clock high 250 - ns\ntSHCH tCSS Chip Select setup time 50 - ns\ntSLSH(2)\n2. Chip Select Input (S) must be brought low for a minimum of tSLSH  between consecutive instruction cycles.tCS Chip Select low to Chip Select high 250 - ns\ntCHCL(3)\n3. tCHCL  + tCLCH  ≥ 1 / fC.tSKH Clock high time 250 - ns\ntCLCH(3)tSKL Clock low time 250 - ns\ntDVCH tDIS Data in setup time 100 - ns\ntCHDX tDIH Data in hold time 100 - ns\ntCLSH tSKS Clock setup time (relative to S) 100 - ns\ntCLSL tCSH Chip Select hold time 0 - ns\ntSHQV tSV Chip Select to READY/ BUSY  status - 400 ns\ntSLQZ tDF Chip Select low to output Hi-Z - 200 ns\ntCHQL tPD0 Delay to output low - 400 ns\ntCHQV tPD1 Delay to output valid - 400 ns\ntW tWP Erase or Write cycle time - 10 ms\nDC and AC parameters M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n24/35 DocID4997 Rev 17Figure 10. Synchronous timing (Start and op-code input)\nFigure 11. Synchronous timing (Read)\nFigure 12. Synchronous timing (Write)AI\x10\x11\x14\x12\x18#\n23\x03&2\'( 23\x03&2\'( 67$573\n$\n23\x03&2\'(\x03,1387 67$57W\'9&+W6+&+W&/6+ W&+&/\nW&/&+\nW&+\';\n$,\x13\x13\x1b\x15\x13&&\n\'\n4\n$\'\'5(66\x03,1387+L\x10=W\'9&+W&/6/\n$\x136\n\'$7$\x03287387W&+49 W&+\';\nW&+4/$QW6/6+\nW6/4=\n4\x14\x18\x124\x1a 4\x13\nAI\x10\x11\x14\x12\x19#\n$\n1\n$\'\'5(66\x12\'$7$\x03,1387+L\x10=W\'9&+W6/&+\n$\x13\x12\'\x133\n:5,7(\x03&<&/(W6/6+ W&+\';\n$QW&/6/\nW6/4=\n%86<W6+49\nW:5($\'<\nDocID4997 Rev 17 25/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Package information\n3411 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com.  \nECOPACK® is an ST trademark.\n11.1 PDIP8 package information\nFigure 13. PDIP8 – 8 lead plastic dual in -line package, 300 mils body width, \npackage outline\n1. Drawing is not to scale.\n          Table 18. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, \npackage mechanical data  \nSymbolmillimeters inches(1)\nTyp. Min. Max. Typ. Min. Max.\nA - - 5.33 - - 0.2098\nA1 - 0.38 - - 0.015 -\nA2 3.3 2.92 4.95 0.1299 0.115 0.1949\nb 0.46 0.36 0.56 0.0181 0.0142 0.022\nb2 1.52 1.14 1.78 0.0598 0.0449 0.0701\nc 0.25 0.2 0.36 0.0098 0.0079 0.0142\nD 9.27 9.02 10.16 0.365 0.3551 0.4\nE 7.87 7.62 8.26 0.3098 0.3 0.3252\nE1 6.35 6.1 7.11 0.25 0.2402 0.27990$)0\r"!\x12\n!\x11!\n,\nBE\n$\n%\x11\x18\n\x11C\nE!B\x12\nE"%\nPackage information M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n26/35 DocID4997 Rev 1711.2 SO8N package information\nFigure 14. SO8N – 8-lead plastic small outline, 150  mils body width, package outline\n1. Drawing is not to scale.\n          e 2.54 - - 0.1 - -\neA 7.62 - - 0.3 - -\neB - - 10.92 - - 0.4299\nL 3.3 2.92 3.81 0.1299 0.115 0.15\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 18. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nTyp. Min. Max. Typ. Min. Max.\nTable 19. SO8N – 8-lead plastic small outline, 150  mils body width, \np\nackage mechanical data  \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.750 - - 0.0689\nA1 0.100 - 0.250 0.0039 - 0.0098\nA2 1.250 - - 0.0492 - -\nb 0.280 - 0.480 0.0110 - 0.0189\nc 0.170 - 0.230 0.0067 - 0.0091\nD 4.800 4.900 5.000 0.1890 0.1929 0.1969\nE 5.800 6.000 6.200 0.2283 0.2362 0.2441\nE1 3.800 3.900 4.000 0.1496 0.1535 0.1575\ne - 1.270 - - 0.0500 -\nh 0.250 - 0.500 0.0098 - 0.019762\x10$B9\x15(\x14\x1bFFF\nE\n\'F\n\x14(K\x03[\x03\x17\x18Û\n$\x15\nN\x13\x11\x15\x18\x03PP\n/$\x14*$8*(\x033/$1(H$\n/\x14\nDocID4997 Rev 17 27/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Package information\n34Figure 15. SO8N – 8-lead plastic small outline, 150  mils body width, \np\nackage recommended footprint\n1. Dimensions are expr essed in millimeters.k 0° - 8° 0° - 8°\nL 0.400 - 1.270 0.0157 - 0.0500\nL1 - 1.040 - - 0.0409 -\nccc - - 0.100 - - 0.0039\n1. Values in inches are converted from mm and rounded to four decimal digits.Table 19. SO8N – 8-lead plastic small outline, 150 mils body width, \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\n2\x1aB62\x1b1B)3B9\x14\n\x14\x11\x15\x1a\x13\x11\x19\x03\x0b[\x1b\x0c\n\x16\x11\x1c\n\x19\x11\x1a\nPackage information M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n28/35 DocID4997 Rev 1711.3 UFDFN8 package information\nFigure 16. UFDFN8 - 8-lead, 2 × 3  mm, 0.5  mm pitch ultra thin profile fine pitch\n d\nual flat package outline\n1. Max. package warpage is 0.05  mm.\n2. Exposed copper is not systematic and can appear parti ally or  totally according to the cross section.\n3. Drawing is not to scale.\n4. The central pad (the area E2 by D2 in the above illustration) must be either connected to Vss or left floating \n(not connected) in the end application.=:EB0(B9\x147RS\x03YLHZ3LQ\x03\x06\x14\x03\n,\'\x03PDUNLQJ\n6LGH\x03YLHZ6HDWLQJ\x03SODQHHHHFFF\n&&\n&\x12\n&%$\n\x14\x151\'\n(\nDDD\nDDD$\n$\x14\n$\x16\n\x15[\x15[\n\'DWXP\x03$\n7HUPLQDO\x03WLS\n\'HWDLO\x03³$´\n(YHQ\x03WHUPLQDO/\x14/\x16 /\nHH\x12\x153LQ\x03\x06\x14\x03,\'\x03PDUNLQJ\n%RWWRP\x03YLHZ6HH\x03\'HWDLO\x03³$´H\nH\x14\x15\n1\'\x10\x14\x03[\'\x15\n/\x14/\x16\n(\x15\n.\n/E\nDocID4997 Rev 17 29/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Package information\n34          Table 20. UFDFN8 - 8-lead, 2 × 3  mm, 0.5  mm pitch ultra thin profile fine pitch dual flat \np\nackage mechanical data  \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.450 0.550 0.600 0.0177 0.0217 0.0236\nA1 0.000 0.020 0.050 0.0000 0.0008 0.0020\nb(2)\n2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30  mm from the terminal tip.0.200 0.250 0.300 0.0079 0.0098 0.0118\nD 1.900 2.000 2.100 0.0748 0.0787 0.0827\nD2 1.200 - 1.600 0.0472 - 0.0630\nE 2.900 3.000 3.100 0.1142 0.1181 0.1220\nE2 1.200 - 1.600 0.0472 - 0.0630\ne - 0.500 - 0.0197\nK 0.300 - - 0.0118 - -\nL 0.300 - 0.500 0.0118 - 0.0197\nL1 - - 0.150 - - 0.0059\nL3 0.300 - - 0.0118 - -\naaa - - 0.150 - - 0.0059\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee(3)\n3. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from \nmeasuring.- - 0.080 - - 0.0031\nPackage information M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n30/35 DocID4997 Rev 1711.4 TSSOP8 package information\nFigure 17.TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4  mm, 0.5  mm pitch, \np\nackage outline\n1. Drawing is not to scale.\n          Table 21. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4  mm, 0.5  mm pitch, \np\nackage mechanical data  \nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Min. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nCP - - 0.100 - - 0.0039\nD 2.900 3.000 3.100 0.1142 0.1181 0.1220\ne - 0.650 - - 0.0256 -\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1 4.300 4.400 4.500 0.1693 0.1732 0.1772\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nα 0° - 8° 0° - 8°76623\x1b$0B9\x15ϭ\n\x12WĐ\n>\x1c\x18\nɲ\nĞϰ\n>ϭ\x1cϭ\n\x04Ϯ \x04\nďϴϱ\n\x04ϭ\nDocID4997 Rev 17 31/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x Part numbering\n3412 Part numbering\n          Table 22. Ordering information scheme  \nExample: M93C86 – W MN 6 T P\nDevice type\nM93 = MICROWIRE™ serial EEPROM\nDevice function\n86 = 16 Kbit (2048 x 8)76 = 8 Kbit (1024 x 8)\n66 = 4 Kbit (512 x 8)\n56 = 2 Kbit (256 x 8)\n46 = 1 Kbit (128 x 8)\nOperating voltage\nW = V\nCC = 2.5 to 5.5 V\nR = VCC = 1.8 to 5.5 V\nPackage\nBN = PDIP8(1)\n1. ECOPACK1®: RoHS-compliant.MN = SO8 (150 mils width)(2)\n2. ECOPACK2®: RoHS compliant and free of brominat ed, chlorinated and antimony-oxide flame \nretardants.MC = UFDFPN8 2  x 3 mm (MLP8)(2)\nDW = TSSOP8 (169 mils width )(2)\nDevice grade\n6 = Industrial temperature range, –40 to 85 °C.  \nDevice tested with standard test flow\nPacking\nblank = tube packing\nT = tape and reel packing\nPlating technology\nP or G = ECOPACK2®\nPart numbering M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n32/35 DocID4997 Rev 17Engineering samples\nParts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are \nnot yet qualified and therefore not yet ready to be used in production and any consequences \nderiving from such usage will not be at ST char ge. In no event, ST wi ll be liable for any \ncustomer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.\nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.\nDocID4997 Rev 17 33/35M93C86-x M93C76-x M93C66-x M 93C56-x M93C46-x Revision history\n3413 Revision history\n          Table 23. Document revision history  \nDate Revision Changes\n01-Apr-2010 9Modified footnote in Table  14 and Table  15 on page  23\nUpdated Figure  14: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual \nflat package no lead 2 x 3 mm, outline  and Table  22: UFDFPN8 \n(MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, \ndata\n29-Apr-2010 10Updated Figure  31: Available M93C66-x products (package, voltage \nrange, temperature grade)  UFDFPN option.\n12-Apr-2011 11Updated Table  7: Absolute maximum ratings , MLP8 package data in \nSection  12: Package mechanical data  and process data in Section  9: \nClock pulse counter .\nDeleted Table  29: Available M93C46-x products (package, voltage \nrange, temperature grade) , Table  30: Available M93C56-x products \n(package, voltage range, temperature grade) , Table  31: Available \nM93C66-x products (package, vo ltage range, temperature grade) , \nTable  32: Available M93C76-x products (package, voltage range, \ntemperature grade)  and Table  33: Available M93C86-x products \n(package, voltage range, temperature grade) .\n05-Oct-2011 12Updated Table  1: Device summary  and Table  8: Operating conditions \n(M93Cx6) .\nModified footnote 2 in Table  7.\n23-Apr-2013 13Document re formatted.\nUpdated: \n– Part number names\n–Table  1: Device summary  and package figure on cover page\n–Section  1: Description\n– Introductory paragraph in Section  9: Maximum ratings\n– Note (2) under Table  7: Absolute maximum ratings\n–Table  8: Operating conditions (M93Cx6)  and Table  8: Operating \nconditions (M93Cx6-W)\n– Introductory paragraph in Section  11: Package information\n–Figure  15: UFDFPN8 8-lead Ultra thin Fine pitch Dual Flat \nPackage No lead 2 x 3 mm, outline  and Table  20: UFDFPN8 8-lead \nUltra thin Fine pitch Dual Flat Package No lead    x 3 mm, data\n–Table  22: Ordering information scheme\nRenamed:\n–Figure  2: 8-pin package connections (top view)\n–T a b l e  16: AC characteristics (M93Cx6, device grade 6)\nDeleted:\n– Section: Common I/O operation\n– Table: DC characteristics (M93Cx6, device grade 3), Table: DC \ncharacteristics (M93Cx6-W, device grade 3), and Table: AC \ncharacteristics (M93Cx6-W, device grade 3)\nRevision history M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n34/35 DocID4997 Rev 1726-Oct-2013 14Updated:\n–Table  1: Device summary : added “M93C46-R” and “M93C86-R”, \ndeleted M93Cxx part numbers.\n–Features : Single supply vo ltage, write cycles and data retention\n–Section  1: Description\n– Note (2) under Table  7: Absolute maximum ratings .\n–Section  10: DC and AC parameters : updated the introduction and \ndeleted tables related to M93Cxx part numbers. \n–Figure  9: AC testing input output waveforms\n–Table  14: DC characteristics (M93Cx6-W, device grade 6) , \nTable  15: DC characteristics (M93Cx6-R) , Table  16: AC \ncharacteristics (M93Cx6-W, M93Cx6-R, device grade 6)  and \nTable  17: AC characteristics (M93Cx6-R) .\n–Table  22: Ordering information scheme .\nAdded:\n–Figure  4: M93Cx6 ORG input connection\n–Table  10: Cycling performance  and Table  11: Memory cell data \nretention .\n15-Nov-2013 15 Removed Table 14 Cycling performance by byte\n06-Nov-2015 16Updated:\n–Features\n–Table  1: Device summary ;\n– Notes of Table  7: Absolute ma ximum ratings ;\n–Table  22: Ordering information scheme\n–Table  11: Package information\n21-Dec-2015 17Updated:\n–Figure  16: UFDFN8 - 8-lead, 2 × 3  mm, 0.5  mm pitch ultra thin \nprofile fine pitch dual flat package outline\n–Table  20: UFDFN8 - 8-lead, 2 × 3  mm, 0.5  mm pitch ultra thin \nprofile fine pitch dual flat package mechanical dataTable 23. Document revision history  (continued)\nDate Revision Changes\nDocID4997 Rev 17 35/35M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\n35          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2015 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### Component Summary: M93C56-WMN6TP

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (M93C56-W): 2.5 V to 5.5 V
  - Operating Voltage (M93C56-R): 1.8 V to 5.5 V
- **Current Ratings**:
  - Operating Supply Current (VCC = 5 V): 2 mA
  - Standby Supply Current (VCC = 2.5 V): 5 µA
- **Power Consumption**: 
  - Active: 2 mA (at 5 V, 2 MHz)
  - Standby: 5 µA (at 2.5 V)
- **Operating Temperature Range**: -40 °C to +85 °C
- **Package Type**: 
  - Available in PDIP8, SO8, TSSOP8, and UFDFPN8 packages.
- **Special Features**:
  - Industry standard MICROWIRE™ bus interface.
  - Dual organization: byte (x8) or word (x16).
  - Self-timed programming cycle with auto-erase: 5 ms.
  - More than 4 million write cycles.
  - More than 200-year data retention.
- **Moisture Sensitive Level**: 
  - Compliant with JEDEC J-STD-020E.

#### Description:
The **M93C56** is a 2-Kbit Electrically Erasable Programmable Read-Only Memory (EEPROM) device that utilizes the MICROWIRE™ serial interface for communication. It can be configured to operate in either byte (8-bit) or word (16-bit) modes, allowing for flexible data handling. The device features a self-timed programming cycle, which simplifies the write process by automatically managing the erase and write operations.

#### Typical Applications:
The M93C56 EEPROM is commonly used in applications requiring non-volatile memory storage, such as:
- **Data Storage**: Storing configuration settings, calibration data, or user preferences in consumer electronics.
- **Microcontroller Interfaces**: Used in embedded systems for storing firmware or application data that must persist through power cycles.
- **Industrial Applications**: Ideal for applications in harsh environments due to its wide operating temperature range and robust data retention capabilities.
- **Consumer Electronics**: Found in devices like remote controls, smart appliances, and other gadgets that require reliable data storage without battery backup.

This summary provides a comprehensive overview of the M93C56-WMN6TP component, highlighting its key specifications, functionality, and typical use cases.