// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/02/2024 11:39:06"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CONTROL_UNIT (
	write_enab,
	CLOCK,
	MIR,
	MPC,
	N,
	Z,
	MBR_IN);
output 	write_enab;
input 	CLOCK;
output 	[35:0] MIR;
output 	[8:0] MPC;
input 	N;
input 	Z;
input 	[7:0] MBR_IN;

// Design Ports Information
// write_enab	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[34]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[33]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[32]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[31]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[30]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[29]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[28]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[27]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[26]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[25]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[24]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[23]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[22]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[21]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[20]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[19]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[18]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[17]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[16]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[15]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[14]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[13]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[12]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[11]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[10]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[9]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[8]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[7]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[6]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[5]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[4]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[3]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[2]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[1]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[0]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[8]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[7]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[6]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[5]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[4]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[3]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[2]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[1]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[0]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_IN[7]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[6]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[5]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[4]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[3]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[2]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[1]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[0]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Z	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mic1_v.sdo");
// synopsys translate_on

wire \inst|inst4~regout ;
wire \Z~combout ;
wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \N~combout ;
wire \inst|inst5~regout ;
wire \inst|inst~0_combout ;
wire \inst|inst~combout ;
wire \inst3~regout ;
wire [7:0] \inst|inst3 ;
wire [7:0] \MBR_IN~combout ;
wire [35:0] \inst1|altsyncram_component|auto_generated|q_a ;

wire [8:0] \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [8:0] \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|altsyncram_component|auto_generated|q_a [27] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [28] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [29] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [30] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [31] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [32] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [33] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [34] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [35] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8];

assign \inst1|altsyncram_component|auto_generated|q_a [18] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [19] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [20] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [21] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [22] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [23] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [24] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [25] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [26] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [16] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [17] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

// Location: LCFF_X10_Y5_N29
cycloneii_lcell_ff \inst|inst4 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Z~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4~regout ));

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[6]));
// synopsys translate_off
defparam \MBR_IN[6]~I .input_async_reset = "none";
defparam \MBR_IN[6]~I .input_power_up = "low";
defparam \MBR_IN[6]~I .input_register_mode = "none";
defparam \MBR_IN[6]~I .input_sync_reset = "none";
defparam \MBR_IN[6]~I .oe_async_reset = "none";
defparam \MBR_IN[6]~I .oe_power_up = "low";
defparam \MBR_IN[6]~I .oe_register_mode = "none";
defparam \MBR_IN[6]~I .oe_sync_reset = "none";
defparam \MBR_IN[6]~I .operation_mode = "input";
defparam \MBR_IN[6]~I .output_async_reset = "none";
defparam \MBR_IN[6]~I .output_power_up = "low";
defparam \MBR_IN[6]~I .output_register_mode = "none";
defparam \MBR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Z~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Z~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "input";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[0]));
// synopsys translate_off
defparam \MBR_IN[0]~I .input_async_reset = "none";
defparam \MBR_IN[0]~I .input_power_up = "low";
defparam \MBR_IN[0]~I .input_register_mode = "none";
defparam \MBR_IN[0]~I .input_sync_reset = "none";
defparam \MBR_IN[0]~I .oe_async_reset = "none";
defparam \MBR_IN[0]~I .oe_power_up = "low";
defparam \MBR_IN[0]~I .oe_register_mode = "none";
defparam \MBR_IN[0]~I .oe_sync_reset = "none";
defparam \MBR_IN[0]~I .operation_mode = "input";
defparam \MBR_IN[0]~I .output_async_reset = "none";
defparam \MBR_IN[0]~I .output_power_up = "low";
defparam \MBR_IN[0]~I .output_register_mode = "none";
defparam \MBR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[1]));
// synopsys translate_off
defparam \MBR_IN[1]~I .input_async_reset = "none";
defparam \MBR_IN[1]~I .input_power_up = "low";
defparam \MBR_IN[1]~I .input_register_mode = "none";
defparam \MBR_IN[1]~I .input_sync_reset = "none";
defparam \MBR_IN[1]~I .oe_async_reset = "none";
defparam \MBR_IN[1]~I .oe_power_up = "low";
defparam \MBR_IN[1]~I .oe_register_mode = "none";
defparam \MBR_IN[1]~I .oe_sync_reset = "none";
defparam \MBR_IN[1]~I .operation_mode = "input";
defparam \MBR_IN[1]~I .output_async_reset = "none";
defparam \MBR_IN[1]~I .output_power_up = "low";
defparam \MBR_IN[1]~I .output_register_mode = "none";
defparam \MBR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[2]));
// synopsys translate_off
defparam \MBR_IN[2]~I .input_async_reset = "none";
defparam \MBR_IN[2]~I .input_power_up = "low";
defparam \MBR_IN[2]~I .input_register_mode = "none";
defparam \MBR_IN[2]~I .input_sync_reset = "none";
defparam \MBR_IN[2]~I .oe_async_reset = "none";
defparam \MBR_IN[2]~I .oe_power_up = "low";
defparam \MBR_IN[2]~I .oe_register_mode = "none";
defparam \MBR_IN[2]~I .oe_sync_reset = "none";
defparam \MBR_IN[2]~I .operation_mode = "input";
defparam \MBR_IN[2]~I .output_async_reset = "none";
defparam \MBR_IN[2]~I .output_power_up = "low";
defparam \MBR_IN[2]~I .output_register_mode = "none";
defparam \MBR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[3]));
// synopsys translate_off
defparam \MBR_IN[3]~I .input_async_reset = "none";
defparam \MBR_IN[3]~I .input_power_up = "low";
defparam \MBR_IN[3]~I .input_register_mode = "none";
defparam \MBR_IN[3]~I .input_sync_reset = "none";
defparam \MBR_IN[3]~I .oe_async_reset = "none";
defparam \MBR_IN[3]~I .oe_power_up = "low";
defparam \MBR_IN[3]~I .oe_register_mode = "none";
defparam \MBR_IN[3]~I .oe_sync_reset = "none";
defparam \MBR_IN[3]~I .operation_mode = "input";
defparam \MBR_IN[3]~I .output_async_reset = "none";
defparam \MBR_IN[3]~I .output_power_up = "low";
defparam \MBR_IN[3]~I .output_register_mode = "none";
defparam \MBR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[4]));
// synopsys translate_off
defparam \MBR_IN[4]~I .input_async_reset = "none";
defparam \MBR_IN[4]~I .input_power_up = "low";
defparam \MBR_IN[4]~I .input_register_mode = "none";
defparam \MBR_IN[4]~I .input_sync_reset = "none";
defparam \MBR_IN[4]~I .oe_async_reset = "none";
defparam \MBR_IN[4]~I .oe_power_up = "low";
defparam \MBR_IN[4]~I .oe_register_mode = "none";
defparam \MBR_IN[4]~I .oe_sync_reset = "none";
defparam \MBR_IN[4]~I .operation_mode = "input";
defparam \MBR_IN[4]~I .output_async_reset = "none";
defparam \MBR_IN[4]~I .output_power_up = "low";
defparam \MBR_IN[4]~I .output_register_mode = "none";
defparam \MBR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[5]));
// synopsys translate_off
defparam \MBR_IN[5]~I .input_async_reset = "none";
defparam \MBR_IN[5]~I .input_power_up = "low";
defparam \MBR_IN[5]~I .input_register_mode = "none";
defparam \MBR_IN[5]~I .input_sync_reset = "none";
defparam \MBR_IN[5]~I .oe_async_reset = "none";
defparam \MBR_IN[5]~I .oe_power_up = "low";
defparam \MBR_IN[5]~I .oe_register_mode = "none";
defparam \MBR_IN[5]~I .oe_sync_reset = "none";
defparam \MBR_IN[5]~I .operation_mode = "input";
defparam \MBR_IN[5]~I .output_async_reset = "none";
defparam \MBR_IN[5]~I .output_power_up = "low";
defparam \MBR_IN[5]~I .output_register_mode = "none";
defparam \MBR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[7]));
// synopsys translate_off
defparam \MBR_IN[7]~I .input_async_reset = "none";
defparam \MBR_IN[7]~I .input_power_up = "low";
defparam \MBR_IN[7]~I .input_register_mode = "none";
defparam \MBR_IN[7]~I .input_sync_reset = "none";
defparam \MBR_IN[7]~I .oe_async_reset = "none";
defparam \MBR_IN[7]~I .oe_power_up = "low";
defparam \MBR_IN[7]~I .oe_register_mode = "none";
defparam \MBR_IN[7]~I .oe_sync_reset = "none";
defparam \MBR_IN[7]~I .operation_mode = "input";
defparam \MBR_IN[7]~I .output_async_reset = "none";
defparam \MBR_IN[7]~I .output_power_up = "low";
defparam \MBR_IN[7]~I .output_register_mode = "none";
defparam \MBR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst|inst~combout ,\inst|inst3 [7],\inst|inst3 [6],\inst|inst3 [5],\inst|inst3 [4],\inst|inst3 [3],\inst|inst3 [2],\inst|inst3 [1],\inst|inst3 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "micro_code.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "controlStore:inst1|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0A0D0003C0A0D000000000000000000000000000000000000000000000000000000000000000000000000000000000028341A05078140000000000000000000000000000000000000000000000000000000000000000A0D0683C0A00000141A0D000000000000000000000000000004340000;
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "input";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y5_N27
cycloneii_lcell_ff \inst|inst5 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\N~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5~regout ));

// Location: LCCOMB_X10_Y5_N24
cycloneii_lcell_comb \inst|inst~0 (
// Equation(s):
// \inst|inst~0_combout  = (\inst|inst4~regout  & ((\inst1|altsyncram_component|auto_generated|q_a [24]) # ((\inst1|altsyncram_component|auto_generated|q_a [25] & \inst|inst5~regout )))) # (!\inst|inst4~regout  & 
// (((\inst1|altsyncram_component|auto_generated|q_a [25] & \inst|inst5~regout ))))

	.dataa(\inst|inst4~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\inst|inst5~regout ),
	.cin(gnd),
	.combout(\inst|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~0 .lut_mask = 16'hF888;
defparam \inst|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst|inst~combout ,\inst|inst3 [7],\inst|inst3 [6],\inst|inst3 [5],\inst|inst3 [4],\inst|inst3 [3],\inst|inst3 [2],\inst|inst3 [1],\inst|inst3 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "micro_code.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "controlStore:inst1|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 511;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 512;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008CC6500008C461000000000000000000000000000000000000000000000000000000000000000000000000000000000010EC74391C0DC00000000000000000000000000000000000000000000000000000000000000004190C05C2C00000082411000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneii_lcell_comb \inst|inst (
// Equation(s):
// \inst|inst~combout  = (\inst|inst~0_combout ) # (\inst1|altsyncram_component|auto_generated|q_a [35])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.combout(\inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst .lut_mask = 16'hFFF0;
defparam \inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneii_lcell_comb \inst|inst3[7] (
// Equation(s):
// \inst|inst3 [7] = (\inst1|altsyncram_component|auto_generated|q_a [34]) # ((\MBR_IN~combout [7] & \inst1|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [7]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [34]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst|inst3 [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[7] .lut_mask = 16'hFCF0;
defparam \inst|inst3[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneii_lcell_comb \inst|inst3[6] (
// Equation(s):
// \inst|inst3 [6] = (\inst1|altsyncram_component|auto_generated|q_a [33]) # ((\MBR_IN~combout [6] & \inst1|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\MBR_IN~combout [6]),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [33]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst|inst3 [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[6] .lut_mask = 16'hFAF0;
defparam \inst|inst3[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneii_lcell_comb \inst|inst3[5] (
// Equation(s):
// \inst|inst3 [5] = (\inst1|altsyncram_component|auto_generated|q_a [32]) # ((\inst1|altsyncram_component|auto_generated|q_a [26] & \MBR_IN~combout [5]))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.datab(vcc),
	.datac(\MBR_IN~combout [5]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\inst|inst3 [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[5] .lut_mask = 16'hFFA0;
defparam \inst|inst3[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneii_lcell_comb \inst|inst3[4] (
// Equation(s):
// \inst|inst3 [4] = (\inst1|altsyncram_component|auto_generated|q_a [31]) # ((\MBR_IN~combout [4] & \inst1|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [4]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst|inst3 [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[4] .lut_mask = 16'hFCF0;
defparam \inst|inst3[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneii_lcell_comb \inst|inst3[3] (
// Equation(s):
// \inst|inst3 [3] = (\inst1|altsyncram_component|auto_generated|q_a [30]) # ((\MBR_IN~combout [3] & \inst1|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [3]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst|inst3 [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[3] .lut_mask = 16'hFCF0;
defparam \inst|inst3[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneii_lcell_comb \inst|inst3[2] (
// Equation(s):
// \inst|inst3 [2] = (\inst1|altsyncram_component|auto_generated|q_a [29]) # ((\MBR_IN~combout [2] & \inst1|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [2]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst|inst3 [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[2] .lut_mask = 16'hFCF0;
defparam \inst|inst3[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneii_lcell_comb \inst|inst3[1] (
// Equation(s):
// \inst|inst3 [1] = (\inst1|altsyncram_component|auto_generated|q_a [28]) # ((\MBR_IN~combout [1] & \inst1|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [1]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst|inst3 [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[1] .lut_mask = 16'hFCF0;
defparam \inst|inst3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneii_lcell_comb \inst|inst3[0] (
// Equation(s):
// \inst|inst3 [0] = (\inst1|altsyncram_component|auto_generated|q_a [27]) # ((\inst1|altsyncram_component|auto_generated|q_a [26] & \MBR_IN~combout [0]))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.datab(vcc),
	.datac(\MBR_IN~combout [0]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst|inst3 [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst3[0] .lut_mask = 16'hFFA0;
defparam \inst|inst3[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst|inst~combout ,\inst|inst3 [7],\inst|inst3 [6],\inst|inst3 [5],\inst|inst3 [4],\inst|inst3 [3],\inst|inst3 [2],\inst|inst3 [1],\inst|inst3 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "micro_code.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "controlStore:inst1|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000EA4005000EA40000000000000000000000000000000000000000000000000000000000000000000000000000000000004549474181400000000000000000000000000000000000000000000000000000000000000000514228C0A00005082284000000000000000000000000000000440000;
// synopsys translate_on

// Location: LCFF_X10_Y4_N21
cycloneii_lcell_ff inst3(
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3~regout ));

// Location: M4K_X11_Y7
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst|inst~combout ,\inst|inst3 [7],\inst|inst3 [6],\inst|inst3 [5],\inst|inst3 [4],\inst|inst3 [3],\inst|inst3 [2],\inst|inst3 [1],\inst|inst3 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "micro_code.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "controlStore:inst1|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006408102000408102000000000000000000000000000000000000000000000000000000000000000000000000000000000082060400001000000000000000000000000000000000000000000000000000000000000000002081410008000000410282000000000000000000000000000002040000;
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \write_enab~I (
	.datain(\inst3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_enab));
// synopsys translate_off
defparam \write_enab~I .input_async_reset = "none";
defparam \write_enab~I .input_power_up = "low";
defparam \write_enab~I .input_register_mode = "none";
defparam \write_enab~I .input_sync_reset = "none";
defparam \write_enab~I .oe_async_reset = "none";
defparam \write_enab~I .oe_power_up = "low";
defparam \write_enab~I .oe_register_mode = "none";
defparam \write_enab~I .oe_sync_reset = "none";
defparam \write_enab~I .operation_mode = "output";
defparam \write_enab~I .output_async_reset = "none";
defparam \write_enab~I .output_power_up = "low";
defparam \write_enab~I .output_register_mode = "none";
defparam \write_enab~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[35]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "output";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[34]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "output";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[33]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "output";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[32]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "output";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[31]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "output";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[30]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "output";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[29]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "output";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[28]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "output";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[27]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "output";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[26]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "output";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[25]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "output";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[24]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "output";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[23]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "output";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[22]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "output";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[21]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "output";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[20]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "output";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[19]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "output";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[18]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "output";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[17]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "output";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[16]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "output";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[15]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "output";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[14]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "output";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[13]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "output";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[12]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "output";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[11]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "output";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[10]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "output";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[9]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "output";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[8]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "output";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[7]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "output";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[6]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "output";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[5]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "output";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[4]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "output";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[3]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "output";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[2]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "output";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[1]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "output";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[0]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "output";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[8]~I (
	.datain(\inst|inst~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[8]));
// synopsys translate_off
defparam \MPC[8]~I .input_async_reset = "none";
defparam \MPC[8]~I .input_power_up = "low";
defparam \MPC[8]~I .input_register_mode = "none";
defparam \MPC[8]~I .input_sync_reset = "none";
defparam \MPC[8]~I .oe_async_reset = "none";
defparam \MPC[8]~I .oe_power_up = "low";
defparam \MPC[8]~I .oe_register_mode = "none";
defparam \MPC[8]~I .oe_sync_reset = "none";
defparam \MPC[8]~I .operation_mode = "output";
defparam \MPC[8]~I .output_async_reset = "none";
defparam \MPC[8]~I .output_power_up = "low";
defparam \MPC[8]~I .output_register_mode = "none";
defparam \MPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[7]~I (
	.datain(\inst|inst3 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[7]));
// synopsys translate_off
defparam \MPC[7]~I .input_async_reset = "none";
defparam \MPC[7]~I .input_power_up = "low";
defparam \MPC[7]~I .input_register_mode = "none";
defparam \MPC[7]~I .input_sync_reset = "none";
defparam \MPC[7]~I .oe_async_reset = "none";
defparam \MPC[7]~I .oe_power_up = "low";
defparam \MPC[7]~I .oe_register_mode = "none";
defparam \MPC[7]~I .oe_sync_reset = "none";
defparam \MPC[7]~I .operation_mode = "output";
defparam \MPC[7]~I .output_async_reset = "none";
defparam \MPC[7]~I .output_power_up = "low";
defparam \MPC[7]~I .output_register_mode = "none";
defparam \MPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[6]~I (
	.datain(\inst|inst3 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[6]));
// synopsys translate_off
defparam \MPC[6]~I .input_async_reset = "none";
defparam \MPC[6]~I .input_power_up = "low";
defparam \MPC[6]~I .input_register_mode = "none";
defparam \MPC[6]~I .input_sync_reset = "none";
defparam \MPC[6]~I .oe_async_reset = "none";
defparam \MPC[6]~I .oe_power_up = "low";
defparam \MPC[6]~I .oe_register_mode = "none";
defparam \MPC[6]~I .oe_sync_reset = "none";
defparam \MPC[6]~I .operation_mode = "output";
defparam \MPC[6]~I .output_async_reset = "none";
defparam \MPC[6]~I .output_power_up = "low";
defparam \MPC[6]~I .output_register_mode = "none";
defparam \MPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[5]~I (
	.datain(\inst|inst3 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[5]));
// synopsys translate_off
defparam \MPC[5]~I .input_async_reset = "none";
defparam \MPC[5]~I .input_power_up = "low";
defparam \MPC[5]~I .input_register_mode = "none";
defparam \MPC[5]~I .input_sync_reset = "none";
defparam \MPC[5]~I .oe_async_reset = "none";
defparam \MPC[5]~I .oe_power_up = "low";
defparam \MPC[5]~I .oe_register_mode = "none";
defparam \MPC[5]~I .oe_sync_reset = "none";
defparam \MPC[5]~I .operation_mode = "output";
defparam \MPC[5]~I .output_async_reset = "none";
defparam \MPC[5]~I .output_power_up = "low";
defparam \MPC[5]~I .output_register_mode = "none";
defparam \MPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[4]~I (
	.datain(\inst|inst3 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[4]));
// synopsys translate_off
defparam \MPC[4]~I .input_async_reset = "none";
defparam \MPC[4]~I .input_power_up = "low";
defparam \MPC[4]~I .input_register_mode = "none";
defparam \MPC[4]~I .input_sync_reset = "none";
defparam \MPC[4]~I .oe_async_reset = "none";
defparam \MPC[4]~I .oe_power_up = "low";
defparam \MPC[4]~I .oe_register_mode = "none";
defparam \MPC[4]~I .oe_sync_reset = "none";
defparam \MPC[4]~I .operation_mode = "output";
defparam \MPC[4]~I .output_async_reset = "none";
defparam \MPC[4]~I .output_power_up = "low";
defparam \MPC[4]~I .output_register_mode = "none";
defparam \MPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[3]~I (
	.datain(\inst|inst3 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[3]));
// synopsys translate_off
defparam \MPC[3]~I .input_async_reset = "none";
defparam \MPC[3]~I .input_power_up = "low";
defparam \MPC[3]~I .input_register_mode = "none";
defparam \MPC[3]~I .input_sync_reset = "none";
defparam \MPC[3]~I .oe_async_reset = "none";
defparam \MPC[3]~I .oe_power_up = "low";
defparam \MPC[3]~I .oe_register_mode = "none";
defparam \MPC[3]~I .oe_sync_reset = "none";
defparam \MPC[3]~I .operation_mode = "output";
defparam \MPC[3]~I .output_async_reset = "none";
defparam \MPC[3]~I .output_power_up = "low";
defparam \MPC[3]~I .output_register_mode = "none";
defparam \MPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[2]~I (
	.datain(\inst|inst3 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[2]));
// synopsys translate_off
defparam \MPC[2]~I .input_async_reset = "none";
defparam \MPC[2]~I .input_power_up = "low";
defparam \MPC[2]~I .input_register_mode = "none";
defparam \MPC[2]~I .input_sync_reset = "none";
defparam \MPC[2]~I .oe_async_reset = "none";
defparam \MPC[2]~I .oe_power_up = "low";
defparam \MPC[2]~I .oe_register_mode = "none";
defparam \MPC[2]~I .oe_sync_reset = "none";
defparam \MPC[2]~I .operation_mode = "output";
defparam \MPC[2]~I .output_async_reset = "none";
defparam \MPC[2]~I .output_power_up = "low";
defparam \MPC[2]~I .output_register_mode = "none";
defparam \MPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[1]~I (
	.datain(\inst|inst3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[1]));
// synopsys translate_off
defparam \MPC[1]~I .input_async_reset = "none";
defparam \MPC[1]~I .input_power_up = "low";
defparam \MPC[1]~I .input_register_mode = "none";
defparam \MPC[1]~I .input_sync_reset = "none";
defparam \MPC[1]~I .oe_async_reset = "none";
defparam \MPC[1]~I .oe_power_up = "low";
defparam \MPC[1]~I .oe_register_mode = "none";
defparam \MPC[1]~I .oe_sync_reset = "none";
defparam \MPC[1]~I .operation_mode = "output";
defparam \MPC[1]~I .output_async_reset = "none";
defparam \MPC[1]~I .output_power_up = "low";
defparam \MPC[1]~I .output_register_mode = "none";
defparam \MPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[0]~I (
	.datain(\inst|inst3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[0]));
// synopsys translate_off
defparam \MPC[0]~I .input_async_reset = "none";
defparam \MPC[0]~I .input_power_up = "low";
defparam \MPC[0]~I .input_register_mode = "none";
defparam \MPC[0]~I .input_sync_reset = "none";
defparam \MPC[0]~I .oe_async_reset = "none";
defparam \MPC[0]~I .oe_power_up = "low";
defparam \MPC[0]~I .oe_register_mode = "none";
defparam \MPC[0]~I .oe_sync_reset = "none";
defparam \MPC[0]~I .operation_mode = "output";
defparam \MPC[0]~I .output_async_reset = "none";
defparam \MPC[0]~I .output_power_up = "low";
defparam \MPC[0]~I .output_register_mode = "none";
defparam \MPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
