

================================================================
== Vitis HLS Report for 'sign_and_quantize_2'
================================================================
* Date:           Sat Dec 13 15:02:33 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    2|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        4|        4|         4|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.76>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read63"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read62"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read61"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_4 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read60"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read59"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read58"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read57"   --->   Operation 13 'read' 'p_read_7' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read56"   --->   Operation 14 'read' 'p_read_8' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read55"   --->   Operation 15 'read' 'p_read_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read54"   --->   Operation 16 'read' 'p_read_10' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read_11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read53"   --->   Operation 17 'read' 'p_read_11' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read_12 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read52"   --->   Operation 18 'read' 'p_read_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read_13 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read51"   --->   Operation 19 'read' 'p_read_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read_14 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read50"   --->   Operation 20 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read_15 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read49"   --->   Operation 21 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_16 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read48"   --->   Operation 22 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_17 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read47"   --->   Operation 23 'read' 'p_read_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_18 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read46"   --->   Operation 24 'read' 'p_read_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read_19 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read45"   --->   Operation 25 'read' 'p_read_19' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_read_20 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read44"   --->   Operation 26 'read' 'p_read_20' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%p_read_21 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read43"   --->   Operation 27 'read' 'p_read_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_22 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read42"   --->   Operation 28 'read' 'p_read_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_23 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read41"   --->   Operation 29 'read' 'p_read_23' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_24 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read40"   --->   Operation 30 'read' 'p_read_24' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_25 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read39"   --->   Operation 31 'read' 'p_read_25' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_26 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read38"   --->   Operation 32 'read' 'p_read_26' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_27 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read37"   --->   Operation 33 'read' 'p_read_27' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_28 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read36"   --->   Operation 34 'read' 'p_read_28' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_29 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read35"   --->   Operation 35 'read' 'p_read_29' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_30 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read34"   --->   Operation 36 'read' 'p_read_30' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read_31 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read33"   --->   Operation 37 'read' 'p_read_31' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%p_read_32 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read32"   --->   Operation 38 'read' 'p_read_32' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%p_read_33 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read31"   --->   Operation 39 'read' 'p_read_33' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%p_read_34 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read30"   --->   Operation 40 'read' 'p_read_34' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%p_read_35 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read29"   --->   Operation 41 'read' 'p_read_35' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_36 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read28"   --->   Operation 42 'read' 'p_read_36' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_37 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read27"   --->   Operation 43 'read' 'p_read_37' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (3.63ns)   --->   "%p_read_38 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read26"   --->   Operation 44 'read' 'p_read_38' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%p_read_39 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read25"   --->   Operation 45 'read' 'p_read_39' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (3.63ns)   --->   "%p_read_40 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read24"   --->   Operation 46 'read' 'p_read_40' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%p_read_41 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read23"   --->   Operation 47 'read' 'p_read_41' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (3.63ns)   --->   "%p_read_42 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read22"   --->   Operation 48 'read' 'p_read_42' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%p_read_43 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read21"   --->   Operation 49 'read' 'p_read_43' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (3.63ns)   --->   "%p_read_44 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read20"   --->   Operation 50 'read' 'p_read_44' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "%p_read_45 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read19"   --->   Operation 51 'read' 'p_read_45' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%p_read_46 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read18"   --->   Operation 52 'read' 'p_read_46' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "%p_read_47 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read17"   --->   Operation 53 'read' 'p_read_47' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (3.63ns)   --->   "%p_read_48 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read16"   --->   Operation 54 'read' 'p_read_48' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%p_read_49 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15"   --->   Operation 55 'read' 'p_read_49' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "%p_read_50 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14"   --->   Operation 56 'read' 'p_read_50' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "%p_read_51 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13"   --->   Operation 57 'read' 'p_read_51' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (3.63ns)   --->   "%p_read_52 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read12"   --->   Operation 58 'read' 'p_read_52' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_53 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read11"   --->   Operation 59 'read' 'p_read_53' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "%p_read_54 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10"   --->   Operation 60 'read' 'p_read_54' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%p_read_55 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9"   --->   Operation 61 'read' 'p_read_55' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%p_read_56 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8"   --->   Operation 62 'read' 'p_read_56' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "%p_read_57 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7"   --->   Operation 63 'read' 'p_read_57' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (3.63ns)   --->   "%p_read_58 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6"   --->   Operation 64 'read' 'p_read_58' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%p_read_59 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5"   --->   Operation 65 'read' 'p_read_59' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%p_read_60 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 66 'read' 'p_read_60' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%p_read_61 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 67 'read' 'p_read_61' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%p_read_62 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2"   --->   Operation 68 'read' 'p_read_62' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%p_read_63 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 69 'read' 'p_read_63' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%p_read64 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 70 'read' 'p_read64' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_1 = alloca i64 1"   --->   Operation 71 'alloca' 'output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output = alloca i64 1"   --->   Operation 72 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln71 = br void %VITIS_LOOP_76_2.split.i_ifconv" [bnn.cpp:71->bnn.cpp:128]   --->   Operation 73 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%w1 = phi i1 0, void %entry, i1 %w, void %arrayidx101.exit.i"   --->   Operation 74 'phi' 'w1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79)   --->   "%select_ln79 = select i1 %w1, i10 %p_read_32, i10 %p_read64" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 75 'select' 'select_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79 = icmp_slt  i10 %select_ln79, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 76 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.69ns)   --->   "%outw = select i1 %icmp_ln79, i32 2147483648, i32 0" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 77 'select' 'outw' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_1)   --->   "%select_ln79_2 = select i1 %w1, i10 %p_read_31, i10 %p_read_63" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 78 'select' 'select_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_1 = icmp_slt  i10 %select_ln79_2, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 79 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%outw_1 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw, i32 30, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 80 'bitset' 'outw_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.69ns)   --->   "%outw_2 = select i1 %icmp_ln79_1, i32 %outw_1, i32 %outw" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 81 'select' 'outw_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_2)   --->   "%select_ln79_3 = select i1 %w1, i10 %p_read_30, i10 %p_read_62" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 82 'select' 'select_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_2 = icmp_slt  i10 %select_ln79_3, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 83 'icmp' 'icmp_ln79_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_3)   --->   "%select_ln79_4 = select i1 %w1, i10 %p_read_29, i10 %p_read_61" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 84 'select' 'select_ln79_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_3 = icmp_slt  i10 %select_ln79_4, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 85 'icmp' 'icmp_ln79_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_4)   --->   "%select_ln79_5 = select i1 %w1, i10 %p_read_28, i10 %p_read_60" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 86 'select' 'select_ln79_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_4 = icmp_slt  i10 %select_ln79_5, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 87 'icmp' 'icmp_ln79_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_5)   --->   "%select_ln79_6 = select i1 %w1, i10 %p_read_27, i10 %p_read_59" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 88 'select' 'select_ln79_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_5 = icmp_slt  i10 %select_ln79_6, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 89 'icmp' 'icmp_ln79_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_6)   --->   "%select_ln79_7 = select i1 %w1, i10 %p_read_26, i10 %p_read_58" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 90 'select' 'select_ln79_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_6 = icmp_slt  i10 %select_ln79_7, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 91 'icmp' 'icmp_ln79_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_7)   --->   "%select_ln79_8 = select i1 %w1, i10 %p_read_25, i10 %p_read_57" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 92 'select' 'select_ln79_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_7 = icmp_slt  i10 %select_ln79_8, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 93 'icmp' 'icmp_ln79_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_8)   --->   "%select_ln79_9 = select i1 %w1, i10 %p_read_24, i10 %p_read_56" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 94 'select' 'select_ln79_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_8 = icmp_slt  i10 %select_ln79_9, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 95 'icmp' 'icmp_ln79_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_9)   --->   "%select_ln79_10 = select i1 %w1, i10 %p_read_23, i10 %p_read_55" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 96 'select' 'select_ln79_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_9 = icmp_slt  i10 %select_ln79_10, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 97 'icmp' 'icmp_ln79_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_10)   --->   "%select_ln79_11 = select i1 %w1, i10 %p_read_22, i10 %p_read_54" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 98 'select' 'select_ln79_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_10 = icmp_slt  i10 %select_ln79_11, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 99 'icmp' 'icmp_ln79_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_11)   --->   "%select_ln79_12 = select i1 %w1, i10 %p_read_21, i10 %p_read_53" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 100 'select' 'select_ln79_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_11 = icmp_slt  i10 %select_ln79_12, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 101 'icmp' 'icmp_ln79_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_12)   --->   "%select_ln79_13 = select i1 %w1, i10 %p_read_20, i10 %p_read_52" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 102 'select' 'select_ln79_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_12 = icmp_slt  i10 %select_ln79_13, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 103 'icmp' 'icmp_ln79_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_13)   --->   "%select_ln79_14 = select i1 %w1, i10 %p_read_19, i10 %p_read_51" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 104 'select' 'select_ln79_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_13 = icmp_slt  i10 %select_ln79_14, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 105 'icmp' 'icmp_ln79_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_14)   --->   "%select_ln79_15 = select i1 %w1, i10 %p_read_18, i10 %p_read_50" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 106 'select' 'select_ln79_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_14 = icmp_slt  i10 %select_ln79_15, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 107 'icmp' 'icmp_ln79_14' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_15)   --->   "%select_ln79_16 = select i1 %w1, i10 %p_read_17, i10 %p_read_49" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 108 'select' 'select_ln79_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_15 = icmp_slt  i10 %select_ln79_16, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 109 'icmp' 'icmp_ln79_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_16)   --->   "%select_ln79_17 = select i1 %w1, i10 %p_read_16, i10 %p_read_48" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 110 'select' 'select_ln79_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_16 = icmp_slt  i10 %select_ln79_17, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 111 'icmp' 'icmp_ln79_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_17)   --->   "%select_ln79_18 = select i1 %w1, i10 %p_read_15, i10 %p_read_47" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 112 'select' 'select_ln79_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_17 = icmp_slt  i10 %select_ln79_18, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 113 'icmp' 'icmp_ln79_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_18)   --->   "%select_ln79_19 = select i1 %w1, i10 %p_read_14, i10 %p_read_46" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 114 'select' 'select_ln79_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_18 = icmp_slt  i10 %select_ln79_19, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 115 'icmp' 'icmp_ln79_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_19)   --->   "%select_ln79_20 = select i1 %w1, i10 %p_read_13, i10 %p_read_45" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 116 'select' 'select_ln79_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_19 = icmp_slt  i10 %select_ln79_20, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 117 'icmp' 'icmp_ln79_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_20)   --->   "%select_ln79_21 = select i1 %w1, i10 %p_read_12, i10 %p_read_44" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 118 'select' 'select_ln79_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_20 = icmp_slt  i10 %select_ln79_21, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 119 'icmp' 'icmp_ln79_20' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_21)   --->   "%select_ln79_22 = select i1 %w1, i10 %p_read_11, i10 %p_read_43" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 120 'select' 'select_ln79_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_21 = icmp_slt  i10 %select_ln79_22, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 121 'icmp' 'icmp_ln79_21' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_22)   --->   "%select_ln79_23 = select i1 %w1, i10 %p_read_10, i10 %p_read_42" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 122 'select' 'select_ln79_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_22 = icmp_slt  i10 %select_ln79_23, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 123 'icmp' 'icmp_ln79_22' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_23)   --->   "%select_ln79_24 = select i1 %w1, i10 %p_read_9, i10 %p_read_41" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 124 'select' 'select_ln79_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_23 = icmp_slt  i10 %select_ln79_24, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 125 'icmp' 'icmp_ln79_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_24)   --->   "%select_ln79_25 = select i1 %w1, i10 %p_read_8, i10 %p_read_40" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 126 'select' 'select_ln79_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_24 = icmp_slt  i10 %select_ln79_25, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 127 'icmp' 'icmp_ln79_24' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_25)   --->   "%select_ln79_26 = select i1 %w1, i10 %p_read_7, i10 %p_read_39" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 128 'select' 'select_ln79_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_25 = icmp_slt  i10 %select_ln79_26, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 129 'icmp' 'icmp_ln79_25' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_26)   --->   "%select_ln79_27 = select i1 %w1, i10 %p_read_6, i10 %p_read_38" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 130 'select' 'select_ln79_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_26 = icmp_slt  i10 %select_ln79_27, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 131 'icmp' 'icmp_ln79_26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_27)   --->   "%select_ln79_28 = select i1 %w1, i10 %p_read_5, i10 %p_read_37" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 132 'select' 'select_ln79_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_27 = icmp_slt  i10 %select_ln79_28, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 133 'icmp' 'icmp_ln79_27' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_28)   --->   "%select_ln79_29 = select i1 %w1, i10 %p_read_4, i10 %p_read_36" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 134 'select' 'select_ln79_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_28 = icmp_slt  i10 %select_ln79_29, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 135 'icmp' 'icmp_ln79_28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_29)   --->   "%select_ln79_30 = select i1 %w1, i10 %p_read_3, i10 %p_read_35" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 136 'select' 'select_ln79_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_29 = icmp_slt  i10 %select_ln79_30, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 137 'icmp' 'icmp_ln79_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_30)   --->   "%select_ln79_31 = select i1 %w1, i10 %p_read_2, i10 %p_read_34" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 138 'select' 'select_ln79_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_30 = icmp_slt  i10 %select_ln79_31, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 139 'icmp' 'icmp_ln79_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_31)   --->   "%select_ln79_32 = select i1 %w1, i10 %p_read_1, i10 %p_read_33" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 140 'select' 'select_ln79_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln79_31 = icmp_slt  i10 %select_ln79_32, i10 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 141 'icmp' 'icmp_ln79_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.97ns)   --->   "%w = xor i1 %w1, i1 1" [bnn.cpp:71->bnn.cpp:128]   --->   Operation 142 'xor' 'w' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %w1, void %arrayidx101.case.0.i, void %arrayidx101.case.1.i" [bnn.cpp:81->bnn.cpp:128]   --->   Operation 143 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %w1, void %VITIS_LOOP_76_2.split.i_ifconv, void %sign_and_quantize.2.exit" [bnn.cpp:71->bnn.cpp:128]   --->   Operation 144 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%outw_3 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_2, i32 29, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 145 'bitset' 'outw_3' <Predicate = (icmp_ln79_2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.69ns)   --->   "%outw_4 = select i1 %icmp_ln79_2, i32 %outw_3, i32 %outw_2" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 146 'select' 'outw_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%outw_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_4, i32 28, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 147 'bitset' 'outw_5' <Predicate = (icmp_ln79_3)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.69ns)   --->   "%outw_6 = select i1 %icmp_ln79_3, i32 %outw_5, i32 %outw_4" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 148 'select' 'outw_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%outw_7 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_6, i32 27, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 149 'bitset' 'outw_7' <Predicate = (icmp_ln79_4)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.69ns)   --->   "%outw_8 = select i1 %icmp_ln79_4, i32 %outw_7, i32 %outw_6" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 150 'select' 'outw_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%outw_9 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_8, i32 26, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 151 'bitset' 'outw_9' <Predicate = (icmp_ln79_5)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.69ns)   --->   "%outw_10 = select i1 %icmp_ln79_5, i32 %outw_9, i32 %outw_8" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 152 'select' 'outw_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%outw_11 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_10, i32 25, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 153 'bitset' 'outw_11' <Predicate = (icmp_ln79_6)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.69ns)   --->   "%outw_12 = select i1 %icmp_ln79_6, i32 %outw_11, i32 %outw_10" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 154 'select' 'outw_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%outw_13 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_12, i32 24, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 155 'bitset' 'outw_13' <Predicate = (icmp_ln79_7)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.69ns)   --->   "%outw_14 = select i1 %icmp_ln79_7, i32 %outw_13, i32 %outw_12" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 156 'select' 'outw_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%outw_15 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_14, i32 23, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 157 'bitset' 'outw_15' <Predicate = (icmp_ln79_8)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.69ns)   --->   "%outw_16 = select i1 %icmp_ln79_8, i32 %outw_15, i32 %outw_14" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 158 'select' 'outw_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%outw_17 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_16, i32 22, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 159 'bitset' 'outw_17' <Predicate = (icmp_ln79_9)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.69ns)   --->   "%outw_18 = select i1 %icmp_ln79_9, i32 %outw_17, i32 %outw_16" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 160 'select' 'outw_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%outw_19 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_18, i32 21, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 161 'bitset' 'outw_19' <Predicate = (icmp_ln79_10)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.69ns)   --->   "%outw_20 = select i1 %icmp_ln79_10, i32 %outw_19, i32 %outw_18" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 162 'select' 'outw_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%outw_21 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_20, i32 20, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 163 'bitset' 'outw_21' <Predicate = (icmp_ln79_11)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.69ns)   --->   "%outw_22 = select i1 %icmp_ln79_11, i32 %outw_21, i32 %outw_20" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 164 'select' 'outw_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.98>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%outw_23 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_22, i32 19, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 165 'bitset' 'outw_23' <Predicate = (icmp_ln79_12)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.69ns)   --->   "%outw_24 = select i1 %icmp_ln79_12, i32 %outw_23, i32 %outw_22" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 166 'select' 'outw_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%outw_25 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_24, i32 18, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 167 'bitset' 'outw_25' <Predicate = (icmp_ln79_13)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.69ns)   --->   "%outw_26 = select i1 %icmp_ln79_13, i32 %outw_25, i32 %outw_24" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 168 'select' 'outw_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%outw_27 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_26, i32 17, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 169 'bitset' 'outw_27' <Predicate = (icmp_ln79_14)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.69ns)   --->   "%outw_28 = select i1 %icmp_ln79_14, i32 %outw_27, i32 %outw_26" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 170 'select' 'outw_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%outw_29 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_28, i32 16, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 171 'bitset' 'outw_29' <Predicate = (icmp_ln79_15)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.69ns)   --->   "%outw_30 = select i1 %icmp_ln79_15, i32 %outw_29, i32 %outw_28" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 172 'select' 'outw_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%outw_31 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_30, i32 15, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 173 'bitset' 'outw_31' <Predicate = (icmp_ln79_16)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.69ns)   --->   "%outw_32 = select i1 %icmp_ln79_16, i32 %outw_31, i32 %outw_30" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 174 'select' 'outw_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%outw_33 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_32, i32 14, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 175 'bitset' 'outw_33' <Predicate = (icmp_ln79_17)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.69ns)   --->   "%outw_34 = select i1 %icmp_ln79_17, i32 %outw_33, i32 %outw_32" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 176 'select' 'outw_34' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%outw_35 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_34, i32 13, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 177 'bitset' 'outw_35' <Predicate = (icmp_ln79_18)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.69ns)   --->   "%outw_36 = select i1 %icmp_ln79_18, i32 %outw_35, i32 %outw_34" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 178 'select' 'outw_36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%outw_37 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_36, i32 12, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 179 'bitset' 'outw_37' <Predicate = (icmp_ln79_19)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.69ns)   --->   "%outw_38 = select i1 %icmp_ln79_19, i32 %outw_37, i32 %outw_36" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 180 'select' 'outw_38' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%outw_39 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_38, i32 11, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 181 'bitset' 'outw_39' <Predicate = (icmp_ln79_20)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.69ns)   --->   "%outw_40 = select i1 %icmp_ln79_20, i32 %outw_39, i32 %outw_38" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 182 'select' 'outw_40' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%outw_41 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_40, i32 10, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 183 'bitset' 'outw_41' <Predicate = (icmp_ln79_21)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.69ns)   --->   "%outw_42 = select i1 %icmp_ln79_21, i32 %outw_41, i32 %outw_40" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 184 'select' 'outw_42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.98>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 185 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [bnn.cpp:72->bnn.cpp:128]   --->   Operation 186 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [bnn.cpp:71->bnn.cpp:128]   --->   Operation 187 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%outw_43 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_42, i32 9, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 188 'bitset' 'outw_43' <Predicate = (icmp_ln79_22)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.69ns)   --->   "%outw_44 = select i1 %icmp_ln79_22, i32 %outw_43, i32 %outw_42" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 189 'select' 'outw_44' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%outw_45 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_44, i32 8, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 190 'bitset' 'outw_45' <Predicate = (icmp_ln79_23)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.69ns)   --->   "%outw_46 = select i1 %icmp_ln79_23, i32 %outw_45, i32 %outw_44" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 191 'select' 'outw_46' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%outw_47 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_46, i32 7, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 192 'bitset' 'outw_47' <Predicate = (icmp_ln79_24)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.69ns)   --->   "%outw_48 = select i1 %icmp_ln79_24, i32 %outw_47, i32 %outw_46" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 193 'select' 'outw_48' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%outw_49 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_48, i32 6, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 194 'bitset' 'outw_49' <Predicate = (icmp_ln79_25)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.69ns)   --->   "%outw_50 = select i1 %icmp_ln79_25, i32 %outw_49, i32 %outw_48" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 195 'select' 'outw_50' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%outw_51 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_50, i32 5, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 196 'bitset' 'outw_51' <Predicate = (icmp_ln79_26)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.69ns)   --->   "%outw_52 = select i1 %icmp_ln79_26, i32 %outw_51, i32 %outw_50" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 197 'select' 'outw_52' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%outw_53 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_52, i32 4, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 198 'bitset' 'outw_53' <Predicate = (icmp_ln79_27)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.69ns)   --->   "%outw_54 = select i1 %icmp_ln79_27, i32 %outw_53, i32 %outw_52" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 199 'select' 'outw_54' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%outw_55 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_54, i32 3, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 200 'bitset' 'outw_55' <Predicate = (icmp_ln79_28)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.69ns)   --->   "%outw_56 = select i1 %icmp_ln79_28, i32 %outw_55, i32 %outw_54" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 201 'select' 'outw_56' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%outw_57 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_56, i32 2, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 202 'bitset' 'outw_57' <Predicate = (icmp_ln79_29)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.69ns)   --->   "%outw_58 = select i1 %icmp_ln79_29, i32 %outw_57, i32 %outw_56" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 203 'select' 'outw_58' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%outw_59 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_58, i32 1, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 204 'bitset' 'outw_59' <Predicate = (icmp_ln79_30)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.69ns)   --->   "%outw_60 = select i1 %icmp_ln79_30, i32 %outw_59, i32 %outw_58" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 205 'select' 'outw_60' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%outw_61 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_60, i32 0, i1 1" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 206 'bitset' 'outw_61' <Predicate = (icmp_ln79_31)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.69ns)   --->   "%outw_62 = select i1 %icmp_ln79_31, i32 %outw_61, i32 %outw_60" [bnn.cpp:79->bnn.cpp:128]   --->   Operation 207 'select' 'outw_62' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %outw_62, i32 %output" [bnn.cpp:81->bnn.cpp:128]   --->   Operation 208 'store' 'store_ln81' <Predicate = (!w1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx101.exit.i" [bnn.cpp:81->bnn.cpp:128]   --->   Operation 209 'br' 'br_ln81' <Predicate = (!w1)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %outw_62, i32 %output_1" [bnn.cpp:81->bnn.cpp:128]   --->   Operation 210 'store' 'store_ln81' <Predicate = (w1)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx101.exit.i" [bnn.cpp:81->bnn.cpp:128]   --->   Operation 211 'br' 'br_ln81' <Predicate = (w1)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%output_1_load = load i32 %output_1" [bnn.cpp:128]   --->   Operation 212 'load' 'output_1_load' <Predicate = (w1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%output_load = load i32 %output" [bnn.cpp:128]   --->   Operation 213 'load' 'output_load' <Predicate = (w1)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node ret_ln128)   --->   "%mrv = insertvalue i64 <undef>, i32 %output_load" [bnn.cpp:128]   --->   Operation 214 'insertvalue' 'mrv' <Predicate = (w1)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node ret_ln128)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %output_1_load" [bnn.cpp:128]   --->   Operation 215 'insertvalue' 'mrv_1' <Predicate = (w1)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln128 = ret i64 %mrv_1" [bnn.cpp:128]   --->   Operation 216 'ret' 'ret_ln128' <Predicate = (w1)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.761ns
The critical path consists of the following:
	wire read operation ('p_read_32') on port 'p_read32' [96]  (3.634 ns)
	'select' operation 10 bit ('select_ln79', bnn.cpp:79->bnn.cpp:128) [137]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', bnn.cpp:79->bnn.cpp:128) [138]  (1.731 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [139]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [143]  (0.698 ns)

 <State 2>: 6.980ns
The critical path consists of the following:
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [147]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [151]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [155]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [159]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [163]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [167]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [171]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [175]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [179]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [183]  (0.698 ns)

 <State 3>: 6.980ns
The critical path consists of the following:
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [187]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [191]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [195]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [199]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [203]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [207]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [211]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [215]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [219]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [223]  (0.698 ns)

 <State 4>: 6.980ns
The critical path consists of the following:
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [227]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [231]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [235]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [239]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [243]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [247]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [251]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [255]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [259]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:128) [263]  (0.698 ns)
	'store' operation 0 bit ('store_ln81', bnn.cpp:81->bnn.cpp:128) of variable 'outw', bnn.cpp:79->bnn.cpp:128 on local variable 'output' [267]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
