Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Tue Apr 14 21:35:21 2015
| Host         : variable running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb
| Design       : System_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.594        0.000                      0                 1900        0.067        0.000                      0                 1900        4.020        0.000                       0                   888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
System_i/clk_wiz_0/U0/clk_in1  {0.000 5.000}      10.000          100.000         
  CLKFBOUT                     {0.000 5.000}      10.000          100.000         
  CLKOUT0                      {0.000 5.000}      10.000          100.000         
clk_fpga_0                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/clk_wiz_0/U0/clk_in1                                                                                                                                                    8.751        0.000                       0                     3  
  CLKFBOUT                                                                                                                                                                       7.845        0.000                       0                     3  
  CLKOUT0                            2.594        0.000                      0                 1655        0.067        0.000                      0                 1655        4.020        0.000                       0                   883  
clk_fpga_0                                                                                                                                                                       7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                  4.588        0.000                      0                  245        0.646        0.000                      0                  245  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/clk_wiz_0/U0/clk_in1
  To Clock:  System_i/clk_wiz_0/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/clk_wiz_0/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y1    System_i/clk_wiz_0/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        2.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0 rise@10.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.498ns (34.208%)  route 4.804ns (65.792%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         1.655     1.658    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/IPCORE_CLK
    SLICE_X45Y97                                                      r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_fdce_C_Q)         0.456     2.114 f  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[6]/Q
                         net (fo=10, routed)          1.171     3.285    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count[6]
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.409 f  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/read_temp[7]_i_6/O
                         net (fo=2, routed)           0.683     4.092    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_read_temp[7]_i_6
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/Delay17_out1_i_10/O
                         net (fo=41, routed)          0.835     5.051    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_Delay17_out1_i_10
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count[0]_i_6/O
                         net (fo=1, routed)           0.296     5.471    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_count[0]_i_6
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.595 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count[0]_i_4/O
                         net (fo=1, routed)           0.263     5.858    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_count[0]_i_4
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count[0]_i_3/O
                         net (fo=3, routed)           0.450     6.432    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_count[0]_i_3
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.556 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count[3]_i_5/O
                         net (fo=1, routed)           0.481     7.037    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_temp[0]
    SLICE_X42Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.587 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_count_reg[3]_i_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.704    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_count_reg[7]_i_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_count_reg[11]_i_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.040 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.625     8.665    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_temp0[12]
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.295     8.960 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.960    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_next[12]
    SLICE_X43Y99         FDCE                                         r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         1.483    11.486    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/IPCORE_CLK
    SLICE_X43Y99                                                      r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[12]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X43Y99         FDCE (Setup_fdce_C_D)        0.029    11.555    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  2.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         0.558     0.560    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y93                                                      r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/Q
                         net (fo=1, routed)           0.056     0.757    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X36Y93         SRLC32E                                      r  System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         0.826     0.828    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y93                                                      r  System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X36Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.690    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    System_i/clk_wiz_0/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020    SLICE_X26Y98     System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020    SLICE_X34Y93     System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        4.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/data_valid_reg_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0 rise@10.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.668ns (14.636%)  route 3.896ns (85.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         1.637     1.640    System_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X50Y86                                                      r  System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.211     3.369    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.150     3.519 f  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/MOSI_reg_i_2/O
                         net (fo=174, routed)         2.685     6.204    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/AR[0]
    SLICE_X48Y91         FDCE                                         f  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         1.479    11.482    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/IPCORE_CLK
    SLICE_X48Y91                                                      r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/data_valid_reg_reg/C
                         clock pessimism              0.014    11.496    
                         clock uncertainty           -0.074    11.421    
    SLICE_X48Y91         FDCE (Recov_fdce_C_CLR)     -0.629    10.792    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  4.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/read_reg_x_gyro_low_reg[7]/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.613%)  route 0.640ns (75.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         0.550     0.552    System_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X50Y86                                                      r  System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.440     1.156    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.201 f  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/Delay17_out1_i_2/O
                         net (fo=19, routed)          0.200     1.401    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/AR[1]
    SLICE_X36Y91         FDCE                                         f  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/read_reg_x_gyro_low_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=882, routed)         0.825     0.827    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y91                                                      r  System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/read_reg_x_gyro_low_reg[7]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.755    System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/read_reg_x_gyro_low_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.646    





