# compile vhdl design source files
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/system_types.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Types_SingleCycleMIPS.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/ALU.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/ALUControl.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Adder.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/AndGate.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Control.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Splitter.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Mux.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/SignExtend.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/vhdl_Register.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/PC.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Incrementer.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/InstructionMemory.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Memory.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/MemMux.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/ImmMux.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/ShmtMux.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/JalMux.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/JalUnit.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Mux0.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Mux1.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Mux2.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/ShiftB.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/shiftJ.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Packer.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/WriteBuffer.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/SingleCycleMIPS.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/src/Export_SingleCycleMIPS.vhdl"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/hdl/SingleCycleMIPS_v1_0_Control.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/hdl/SingleCycleMIPS_v1_0_Instruction.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/hdl/SingleCycleMIPS_v1_0_Memory.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ipshared/168c/hdl/SingleCycleMIPS_v1_0.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_SingleCycleMIPS_axi_v1_0_0_0/sim/design_1_SingleCycleMIPS_axi_v1_0_0_0.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"

# Do not sort compile order
nosort
