// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "11/01/2021 12:01:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_top (
	clk,
	ExternalReset,
	in,
	out);
input 	clk;
input 	ExternalReset;
input 	[7:0] in;
output 	[7:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExternalReset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U2|dp|AL|Mult0~24 ;
wire \U2|dp|AL|Mult0~25 ;
wire \U2|dp|AL|Mult0~26 ;
wire \U2|dp|AL|Mult0~27 ;
wire \U2|dp|AL|Mult0~28 ;
wire \U2|dp|AL|Mult0~29 ;
wire \U2|dp|AL|Mult0~30 ;
wire \U2|dp|AL|Mult0~31 ;
wire \U2|dp|AL|Mult0~32 ;
wire \U2|dp|AL|Mult0~33 ;
wire \U2|dp|AL|Mult0~34 ;
wire \U2|dp|AL|Mult0~35 ;
wire \U2|dp|AL|Mult0~36 ;
wire \U2|dp|AL|Mult0~37 ;
wire \U2|dp|AL|Mult0~38 ;
wire \U2|dp|AL|Mult0~39 ;
wire \U2|dp|AL|Mult0~40 ;
wire \U2|dp|AL|Mult0~41 ;
wire \U2|dp|AL|Mult0~42 ;
wire \U2|dp|AL|Mult0~43 ;
wire \U2|dp|AL|Mult0~44 ;
wire \U2|dp|AL|Mult0~45 ;
wire \U2|dp|AL|Mult0~46 ;
wire \U2|dp|AL|Mult0~47 ;
wire \U2|dp|AL|Mult0~48 ;
wire \U2|dp|AL|Mult0~49 ;
wire \U2|dp|AL|Mult0~50 ;
wire \U2|dp|AL|Mult0~51 ;
wire \U2|dp|AL|Mult0~52 ;
wire \U2|dp|AL|Mult0~53 ;
wire \U2|dp|AL|Mult0~54 ;
wire \U2|dp|AL|Mult0~55 ;
wire \U2|dp|AL|Mult0~56 ;
wire \U2|dp|AL|Mult0~57 ;
wire \U2|dp|AL|Mult0~58 ;
wire \U2|dp|AL|Mult0~59 ;
wire \U2|dp|AL|Mult0~60 ;
wire \U2|dp|AL|Mult0~61 ;
wire \U2|dp|AL|Mult0~62 ;
wire \U2|dp|AL|Mult0~63 ;
wire \U2|dp|AL|Mult0~64 ;
wire \U2|dp|AL|Mult0~65 ;
wire \U2|dp|AL|Mult0~66 ;
wire \U2|dp|AL|Mult0~67 ;
wire \U2|dp|AL|Mult0~68 ;
wire \U2|dp|AL|Mult0~69 ;
wire \U2|dp|AL|Mult0~70 ;
wire \U2|dp|AL|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \ExternalReset~input_o ;
wire \U2|ctrl|Pstate.memread~q ;
wire \U2|ctrl|WriteMem~0_combout ;
wire \U2|ctrl|WriteMem~q ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \U2|ctrl|Decoder2~4_combout ;
wire \U2|ctrl|Nstate.exec1~0_combout ;
wire \U2|ctrl|AmulB~q ;
wire \U2|ctrl|Decoder2~5_combout ;
wire \U2|ctrl|AsubB~q ;
wire \U2|ctrl|Decoder2~7_combout ;
wire \U2|ctrl|AandB~q ;
wire \U2|dp|AL|Equal6~0_combout ;
wire \U2|ctrl|Decoder2~2_combout ;
wire \U2|ctrl|shrB~q ;
wire \U2|ctrl|Decoder2~1_combout ;
wire \U2|ctrl|shlB~q ;
wire \U2|ctrl|Decoder2~0_combout ;
wire \U2|ctrl|notB~q ;
wire \U2|dp|AL|Equal1~2_combout ;
wire \U2|ctrl|Decoder2~8_combout ;
wire \U2|ctrl|AaddB~q ;
wire \U2|ctrl|Decoder2~3_combout ;
wire \U2|ctrl|AorB~q ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \U2|dp|AL|Equal7~0_combout ;
wire \U2|dp|AL|Equal7~1_combout ;
wire \U2|ctrl|WideOr12~0_combout ;
wire \U2|ctrl|RFright_on_OpndBus~q ;
wire \U2|dp|AL|Equal8~0_combout ;
wire \U2|ctrl|sel_aluout_rfin~0_combout ;
wire \U2|ctrl|sel_aluout_rfin~1_combout ;
wire \U2|ctrl|sel_aluout_rfin~q ;
wire \U2|ctrl|Pstate.exec1~q ;
wire \U2|ctrl|RFHwrite~1_combout ;
wire \U2|ctrl|Selector3~0_combout ;
wire \U2|ctrl|Pstate.exec1lda~q ;
wire \U2|ctrl|RFHwrite~2_combout ;
wire \U2|ctrl|Selector17~0_combout ;
wire \U2|ctrl|Selector17~1_combout ;
wire \U2|ctrl|Nstate.exec1inp~1_combout ;
wire \U2|ctrl|RFHwrite~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ;
wire \U2|ctrl|Decoder2~10_combout ;
wire \U2|ctrl|Selector16~3_combout ;
wire \U2|ctrl|Selector16~4_combout ;
wire \U2|ctrl|Nstate.incpc~1_combout ;
wire \U2|ctrl|Pstate.incpc~q ;
wire \U2|ctrl|Nstate.exec1inp~0_combout ;
wire \U2|ctrl|Pstate.exec1inp~q ;
wire \U2|ctrl|Pstate.reset~q ;
wire \U2|ctrl|Selector1~0_combout ;
wire \U2|ctrl|Selector1~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \U2|dp|AL|Equal9~0_combout ;
wire \U2|dp|AL|Equal2~0_combout ;
wire \U2|dp|AL|Selector12~0_combout ;
wire \U2|ctrl|Decoder1~0_combout ;
wire \U2|ctrl|Selector15~0_combout ;
wire \U2|ctrl|RFHwrite~q ;
wire \U2|dp|RF|Mux39~0_combout ;
wire \in[3]~input_o ;
wire \U2|ctrl|Decoder2~11_combout ;
wire \U2|ctrl|ReadIO~0_combout ;
wire \U2|ctrl|ReadIO~q ;
wire \U2|ctrl|RplusI~0_combout ;
wire \U2|dp|RF|Mux71~0_combout ;
wire \U2|ctrl|Selector0~0_combout ;
wire \U2|ctrl|ResetPC~q ;
wire \U2|dp|AU|AL|Selector15~2_combout ;
wire \U2|dp|AU|AL|Add0~14 ;
wire \U2|dp|AU|AL|Add0~18 ;
wire \U2|dp|AU|AL|Add0~21_sumout ;
wire \in[2]~input_o ;
wire \U2|dp|RF|Mux69~0_combout ;
wire \U2|dp|RF|Decoder0~3_combout ;
wire \U2|dp|RF|MemoryFileL[3][2]~q ;
wire \U2|dp|RF|Decoder0~1_combout ;
wire \U2|dp|RF|MemoryFileL[1][2]~q ;
wire \U2|dp|RF|Decoder0~0_combout ;
wire \U2|dp|RF|MemoryFileL[0][2]~q ;
wire \U2|dp|RF|Decoder0~2_combout ;
wire \U2|dp|RF|MemoryFileL[2][2]~q ;
wire \U2|dp|RF|Mux13~0_combout ;
wire \U2|ctrl|Selector19~1_combout ;
wire \U2|ctrl|Rs_on_AddressUnitRSide~q ;
wire \U2|dp|AU|AL|Selector15~0_combout ;
wire \U2|dp|AU|AL|Add1~14 ;
wire \U2|dp|AU|AL|Add1~18 ;
wire \U2|dp|AU|AL|Add1~21_sumout ;
wire \U2|dp|RF|Mux29~0_combout ;
wire \U2|dp|AU|AL|Selector13~0_combout ;
wire \U2|dp|AU|AL|Selector13~1_combout ;
wire \U2|dp|AU|AL|Add0~22 ;
wire \U2|dp|AU|AL|Add0~25_sumout ;
wire \U2|dp|RF|MemoryFileL[0][3]~q ;
wire \U2|dp|RF|MemoryFileL[2][3]~q ;
wire \U2|dp|RF|MemoryFileL[3][3]~q ;
wire \U2|dp|RF|Mux28~0_combout ;
wire \U2|dp|AU|AL|Add1~22 ;
wire \U2|dp|AU|AL|Add1~25_sumout ;
wire \U2|dp|AU|AL|Selector12~0_combout ;
wire \U2|dp|AU|AL|Selector12~1_combout ;
wire \U2|dp|AU|AL|Add1~26 ;
wire \U2|dp|AU|AL|Add1~29_sumout ;
wire \in[4]~input_o ;
wire \U2|ctrl|IRload~0_combout ;
wire \U2|ctrl|IRload~q ;
wire \U2|dp|RF|MemoryFileL[2][4]~q ;
wire \U2|dp|RF|MemoryFileL[0][4]~q ;
wire \U2|dp|RF|MemoryFileL[1][4]~q ;
wire \U2|dp|RF|Mux27~0_combout ;
wire \in[1]~input_o ;
wire \U2|dp|RF|Mux70~0_combout ;
wire \U2|dp|RF|MemoryFileL[0][1]~q ;
wire \U2|dp|RF|MemoryFileL[2][1]~q ;
wire \U2|dp|RF|MemoryFileL[3][1]~q ;
wire \U2|dp|RF|MemoryFileL[1][1]~q ;
wire \U2|dp|RF|Mux30~0_combout ;
wire \U2|dp|RF|MemoryFileL[1][0]~q ;
wire \U2|dp|RF|MemoryFileL[0][0]~q ;
wire \U2|dp|RF|MemoryFileL[3][0]~q ;
wire \U2|dp|RF|Mux31~0_combout ;
wire \U2|ctrl|SRload~0_combout ;
wire \U2|ctrl|SRload~1_combout ;
wire \U2|ctrl|SRload~q ;
wire \U2|dp|AL|Equal9~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \U2|dp|AL|Equal1~1_combout ;
wire \in[6]~input_o ;
wire \U2|dp|RF|MemoryFileL[3][6]~q ;
wire \U2|dp|RF|MemoryFileL[1][6]~q ;
wire \U2|dp|RF|MemoryFileL[2][6]~q ;
wire \U2|dp|RF|Mux9~0_combout ;
wire \U2|dp|RF|Mux65~0_combout ;
wire \U2|dp|RF|MemoryFileL[0][6]~q ;
wire \U2|dp|RF|Mux25~0_combout ;
wire \U2|dp|OpndBus[6]~7_combout ;
wire \in[7]~input_o ;
wire \U2|dp|RF|Mux64~0_combout ;
wire \U2|dp|RF|MemoryFileL[0][7]~q ;
wire \U2|dp|RF|MemoryFileL[2][7]~q ;
wire \U2|dp|RF|MemoryFileL[1][7]~q ;
wire \U2|dp|RF|MemoryFileL[3][7]~q ;
wire \U2|dp|RF|Mux8~0_combout ;
wire \U2|dp|RF|Mux24~0_combout ;
wire \U2|dp|OpndBus[7]~8_combout ;
wire \U2|dp|AL|Selector8~1_combout ;
wire \U2|dp|RF|MemoryFileL[2][5]~q ;
wire \U2|dp|RF|MemoryFileL[1][5]~q ;
wire \U2|dp|RF|MemoryFileL[0][5]~q ;
wire \U2|dp|RF|Mux26~0_combout ;
wire \U2|dp|AL|Add0~38_cout ;
wire \U2|dp|AL|Add0~2 ;
wire \U2|dp|AL|Add0~6 ;
wire \U2|dp|AL|Add0~10 ;
wire \U2|dp|AL|Add0~14 ;
wire \U2|dp|AL|Add0~18 ;
wire \U2|dp|AL|Add0~22 ;
wire \U2|dp|AL|Add0~26 ;
wire \U2|dp|AL|Add0~29_sumout ;
wire \U2|dp|AL|Add2~18 ;
wire \U2|dp|AL|Add2~22 ;
wire \U2|dp|AL|Add2~26 ;
wire \U2|dp|AL|Add2~29_sumout ;
wire \U2|dp|OpndBus[0]~2_combout ;
wire \U2|dp|OpndBus[1]~1_combout ;
wire \U2|dp|OpndBus[2]~3_combout ;
wire \U2|dp|OpndBus[3]~4_combout ;
wire \U2|dp|OpndBus[4]~5_combout ;
wire \U2|dp|OpndBus[5]~6_combout ;
wire \U2|dp|AL|Mult0~15 ;
wire \U2|dp|AL|Equal3~1_combout ;
wire \U2|dp|AL|Equal3~2_combout ;
wire \U2|dp|RF|MemoryFileH[2][0]~q ;
wire \U2|dp|RF|MemoryFileH[1][0]~q ;
wire \U2|dp|RF|MemoryFileH[0][0]~q ;
wire \U2|dp|RF|Mux7~0_combout ;
wire \U2|dp|RF|Mux39~1_combout ;
wire \U2|dp|AL|Selector7~2_combout ;
wire \U2|dp|AL|Mult0~16 ;
wire \U2|dp|RF|MemoryFileH[3][1]~q ;
wire \U2|dp|RF|MemoryFileH[1][1]~q ;
wire \U2|dp|RF|MemoryFileH[2][1]~q ;
wire \U2|dp|RF|Mux6~0_combout ;
wire \U2|dp|RF|Mux38~0_combout ;
wire \U2|dp|AL|Selector6~1_combout ;
wire \U2|dp|AL|Add2~30 ;
wire \U2|dp|AL|Add2~42 ;
wire \U2|dp|AL|Add2~49_sumout ;
wire \U2|dp|AL|Selector6~3_combout ;
wire \U2|dp|AL|Mult0~17 ;
wire \U2|dp|RF|MemoryFileH[1][2]~q ;
wire \U2|dp|RF|MemoryFileH[2][2]~q ;
wire \U2|dp|RF|MemoryFileH[3][2]~q ;
wire \U2|dp|RF|Mux5~0_combout ;
wire \U2|dp|AL|Selector5~1_combout ;
wire \U2|dp|AL|Mult0~18 ;
wire \U2|dp|RF|MemoryFileH[0][3]~q ;
wire \U2|dp|RF|MemoryFileH[3][3]~q ;
wire \U2|dp|RF|MemoryFileH[2][3]~q ;
wire \U2|dp|RF|Mux20~0_combout ;
wire \U2|dp|OpndBus[11]~14_combout ;
wire \U2|dp|AL|Selector15~0_combout ;
wire \U2|dp|AL|Equal5~0_combout ;
wire \U2|dp|AL|Selector5~5_combout ;
wire \U2|dp|AL|Selector5~0_combout ;
wire \U2|dp|AL|Selector5~3_combout ;
wire \U2|dp|AL|Add0~30 ;
wire \U2|dp|AL|Add0~42 ;
wire \U2|dp|AL|Add0~50 ;
wire \U2|dp|AL|Add0~53_sumout ;
wire \U2|dp|AL|Selector5~4_combout ;
wire \U2|dp|RF|Mux37~0_combout ;
wire \U2|dp|RF|Mux37~1_combout ;
wire \U2|dp|RF|MemoryFileH[0][2]~q ;
wire \U2|dp|RF|Mux21~0_combout ;
wire \U2|dp|OpndBus[10]~13_combout ;
wire \U2|dp|AL|Selector6~4_combout ;
wire \U2|dp|AL|Selector6~0_combout ;
wire \U2|dp|RF|Mux38~1_combout ;
wire \U2|dp|RF|MemoryFileH[0][1]~q ;
wire \U2|dp|RF|Mux22~0_combout ;
wire \U2|dp|OpndBus[9]~11_combout ;
wire \U2|dp|AL|Selector7~4_combout ;
wire \U2|dp|AL|Selector7~1_combout ;
wire \U2|dp|AL|Add0~41_sumout ;
wire \U2|dp|AL|Selector7~0_combout ;
wire \U2|dp|RF|Mux39~2_combout ;
wire \U2|dp|RF|MemoryFileH[3][0]~q ;
wire \U2|dp|RF|Mux23~0_combout ;
wire \U2|dp|OpndBus[8]~9_combout ;
wire \U2|dp|AL|Selector8~3_combout ;
wire \U2|dp|AL|Selector8~0_combout ;
wire \U2|dp|AL|Selector8~2_combout ;
wire \U2|dp|AU|AL|Add1~30 ;
wire \U2|dp|AU|AL|Add1~33_sumout ;
wire \U2|dp|AU|AL|Selector10~0_combout ;
wire \U2|dp|AU|AL|Add0~26 ;
wire \U2|dp|AU|AL|Add0~30 ;
wire \U2|dp|AU|AL|Add0~33_sumout ;
wire \U2|dp|AU|AL|Selector10~1_combout ;
wire \U2|dp|AU|AL|Add1~34 ;
wire \U2|dp|AU|AL|Add1~37_sumout ;
wire \U2|dp|AU|AL|Selector9~0_combout ;
wire \U2|dp|AU|AL|Add0~34 ;
wire \U2|dp|AU|AL|Add0~37_sumout ;
wire \U2|dp|AU|AL|Selector9~1_combout ;
wire \U2|dp|AU|AL|Add0~38 ;
wire \U2|dp|AU|AL|Add0~41_sumout ;
wire \U2|dp|AU|AL|Add1~38 ;
wire \U2|dp|AU|AL|Add1~41_sumout ;
wire \U2|dp|AU|AL|Selector8~0_combout ;
wire \U2|dp|AU|AL|Selector8~1_combout ;
wire \U2|dp|AU|AL|Add0~42 ;
wire \U2|dp|AU|AL|Add0~45_sumout ;
wire \U2|dp|AU|AL|Selector7~0_combout ;
wire \U2|dp|AU|AL|Add1~42 ;
wire \U2|dp|AU|AL|Add1~45_sumout ;
wire \U2|dp|AU|AL|Selector7~1_combout ;
wire \U2|dp|AU|AL|Selector3~0_combout ;
wire \U2|dp|AU|AL|Selector7~2_combout ;
wire \U2|dp|AU|AL|Add0~46 ;
wire \U2|dp|AU|AL|Add0~49_sumout ;
wire \U2|dp|AU|AL|Selector6~0_combout ;
wire \U2|dp|AU|AL|Add1~46 ;
wire \U2|dp|AU|AL|Add1~49_sumout ;
wire \U2|dp|AU|AL|Selector6~1_combout ;
wire \U2|dp|AU|AL|Selector6~2_combout ;
wire \U2|dp|AU|AL|Add1~50 ;
wire \U2|dp|AU|AL|Add1~53_sumout ;
wire \U2|dp|AU|AL|Selector5~1_combout ;
wire \U2|dp|AU|AL|Selector5~0_combout ;
wire \U2|dp|AU|AL|Add0~50 ;
wire \U2|dp|AU|AL|Add0~53_sumout ;
wire \U2|dp|AU|AL|Selector5~2_combout ;
wire \U2|dp|AU|AL|Add0~54 ;
wire \U2|dp|AU|AL|Add0~57_sumout ;
wire \U2|dp|AU|AL|Add1~54 ;
wire \U2|dp|AU|AL|Add1~57_sumout ;
wire \U2|dp|AU|AL|Selector4~1_combout ;
wire \U2|dp|AU|AL|Selector4~0_combout ;
wire \U2|dp|AU|AL|Selector4~2_combout ;
wire \U2|dp|RF|MemoryFileH[3][4]~q ;
wire \U2|dp|RF|MemoryFileH[1][4]~q ;
wire \U2|dp|RF|MemoryFileH[2][4]~q ;
wire \U2|dp|RF|Mux3~0_combout ;
wire \U2|dp|AL|Add0~54 ;
wire \U2|dp|AL|Add0~58 ;
wire \U2|dp|AL|Add0~65_sumout ;
wire \U2|dp|AL|Selector3~1_combout ;
wire \U2|dp|OpndBus[12]~15_combout ;
wire \U2|dp|AL|Selector3~3_combout ;
wire \U2|dp|AL|Add2~50 ;
wire \U2|dp|AL|Add2~54 ;
wire \U2|dp|AL|Add2~58 ;
wire \U2|dp|AL|Add2~65_sumout ;
wire \U2|dp|AL|Selector3~0_combout ;
wire \U2|dp|RF|Mux35~0_combout ;
wire \U2|dp|AL|Mult0~20 ;
wire \U2|dp|RF|MemoryFileH[1][5]~q ;
wire \U2|dp|RF|MemoryFileH[0][5]~q ;
wire \U2|dp|RF|MemoryFileH[2][5]~q ;
wire \U2|dp|RF|Mux2~0_combout ;
wire \U2|dp|AL|Add0~66 ;
wire \U2|dp|AL|Add0~61_sumout ;
wire \U2|dp|AL|Selector2~1_combout ;
wire \U2|dp|AL|Add2~66 ;
wire \U2|dp|AL|Add2~61_sumout ;
wire \U2|dp|AL|Selector2~0_combout ;
wire \U2|dp|AL|Selector2~3_combout ;
wire \U2|dp|RF|Mux34~0_combout ;
wire \U2|dp|AL|Mult0~21 ;
wire \U2|dp|RF|MemoryFileH[2][6]~q ;
wire \U2|dp|RF|MemoryFileH[1][6]~q ;
wire \U2|dp|RF|MemoryFileH[0][6]~q ;
wire \U2|dp|RF|Mux1~0_combout ;
wire \U2|dp|AL|Add2~62 ;
wire \U2|dp|AL|Add2~45_sumout ;
wire \U2|dp|AL|Selector1~0_combout ;
wire \U2|dp|RF|Mux33~0_combout ;
wire \U2|dp|AL|Add0~62 ;
wire \U2|dp|AL|Add0~45_sumout ;
wire \U2|dp|AL|Selector1~1_combout ;
wire \U2|dp|AL|Selector1~3_combout ;
wire \U2|dp|AL|Mult0~22 ;
wire \U2|dp|AL|Selector1~5_combout ;
wire \U2|dp|AL|Selector1~2_combout ;
wire \U2|dp|RF|Mux33~1_combout ;
wire \U2|dp|RF|MemoryFileH[3][6]~q ;
wire \U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q ;
wire \U2|dp|RF|Mux17~0_combout ;
wire \U2|dp|OpndBus[14]~10_combout ;
wire \U2|dp|AL|Selector2~5_combout ;
wire \U2|dp|AL|Selector2~2_combout ;
wire \U2|dp|RF|Mux34~1_combout ;
wire \U2|dp|RF|MemoryFileH[3][5]~q ;
wire \U2|dp|RF|Mux18~0_combout ;
wire \U2|dp|OpndBus[13]~12_combout ;
wire \U2|dp|AL|Selector3~5_combout ;
wire \U2|dp|AL|Selector3~2_combout ;
wire \U2|dp|RF|Mux35~1_combout ;
wire \U2|dp|RF|MemoryFileH[0][4]~q ;
wire \U2|dp|RF|Mux19~0_combout ;
wire \U2|dp|AU|AL|Add1~58 ;
wire \U2|dp|AU|AL|Add1~61_sumout ;
wire \U2|dp|AU|AL|Selector3~3_combout ;
wire \U2|dp|AU|AL|Selector3~2_combout ;
wire \U2|dp|AU|AL|Add0~58 ;
wire \U2|dp|AU|AL|Add0~61_sumout ;
wire \U2|dp|AU|AL|Selector3~4_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \U2|dp|RF|MemoryFileH[3][7]~q ;
wire \U2|dp|RF|MemoryFileH[2][7]~q ;
wire \U2|dp|RF|MemoryFileH[1][7]~q ;
wire \U2|dp|RF|Mux16~0_combout ;
wire \U2|dp|OpndBus[15]~0_combout ;
wire \U2|dp|AL|Mult0~23 ;
wire \U2|dp|AL|Selector0~2_combout ;
wire \U2|dp|AL|Selector0~3_combout ;
wire \U2|dp|AL|Add2~46 ;
wire \U2|dp|AL|Add2~33_sumout ;
wire \U2|dp|AL|Selector0~0_combout ;
wire \U2|dp|AL|Selector0~4_combout ;
wire \U2|dp|RF|Mux32~0_combout ;
wire \U2|dp|AL|Add0~46 ;
wire \U2|dp|AL|Add0~33_sumout ;
wire \U2|dp|AL|Selector0~1_combout ;
wire \U2|dp|RF|Mux32~1_combout ;
wire \U2|dp|RF|MemoryFileH[0][7]~q ;
wire \U2|dp|RF|Mux0~0_combout ;
wire \U2|dp|SR|Cout~3_combout ;
wire \U2|dp|AL|Add2~34 ;
wire \U2|dp|AL|Add2~69_sumout ;
wire \U2|ctrl|Cset~0_combout ;
wire \U2|ctrl|Cset~q ;
wire \U2|ctrl|Selector13~2_combout ;
wire \U2|ctrl|Pstate.incpc~_wirecell_combout ;
wire \U2|ctrl|Creset~q ;
wire \U2|dp|SR|Cout~2_combout ;
wire \U2|dp|SR|Cout~4_combout ;
wire \U2|dp|AL|LessThan0~7_combout ;
wire \U2|dp|AL|LessThan0~10_combout ;
wire \U2|dp|AL|LessThan0~9_combout ;
wire \U2|dp|AL|LessThan0~8_combout ;
wire \U2|dp|AL|LessThan0~11_combout ;
wire \U2|dp|AL|LessThan0~12_combout ;
wire \U2|dp|AL|LessThan0~13_combout ;
wire \U2|dp|AL|LessThan0~14_combout ;
wire \U2|dp|AL|LessThan0~15_combout ;
wire \U2|dp|AL|LessThan0~16_combout ;
wire \U2|dp|AL|LessThan0~17_combout ;
wire \U2|dp|SR|Cout~1_combout ;
wire \U2|dp|AL|LessThan0~5_combout ;
wire \U2|dp|AL|LessThan0~0_combout ;
wire \U2|dp|AL|LessThan0~4_combout ;
wire \U2|dp|AL|LessThan0~1_combout ;
wire \U2|dp|AL|LessThan0~2_combout ;
wire \U2|dp|AL|LessThan0~3_combout ;
wire \U2|dp|AL|LessThan0~6_combout ;
wire \U2|dp|AL|Add0~34 ;
wire \U2|dp|AL|Add0~69_sumout ;
wire \U2|dp|SR|Cout~0_combout ;
wire \U2|dp|SR|Cout~5_combout ;
wire \U2|dp|SR|Cout~q ;
wire \U2|dp|AL|Add2~38_cout ;
wire \U2|dp|AL|Add2~2 ;
wire \U2|dp|AL|Add2~6 ;
wire \U2|dp|AL|Add2~10 ;
wire \U2|dp|AL|Add2~14 ;
wire \U2|dp|AL|Add2~17_sumout ;
wire \U2|dp|AL|Mult0~12 ;
wire \U2|dp|AL|Selector11~3_combout ;
wire \U2|dp|AL|Selector11~0_combout ;
wire \U2|dp|AL|Add0~17_sumout ;
wire \U2|dp|AL|Selector11~1_combout ;
wire \U2|dp|AL|Selector11~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \U2|dp|RF|Mux67~0_combout ;
wire \U2|dp|RF|MemoryFileL[3][4]~q ;
wire \U2|dp|RF|Mux11~0_combout ;
wire \U2|dp|AU|AL|Selector11~0_combout ;
wire \U2|dp|AU|AL|Add0~29_sumout ;
wire \U2|dp|AU|AL|Selector11~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \in[5]~input_o ;
wire \U2|dp|RF|Mux66~0_combout ;
wire \U2|dp|RF|MemoryFileL[3][5]~q ;
wire \U2|dp|RF|Mux10~0_combout ;
wire \U2|dp|AL|Selector10~1_combout ;
wire \U2|dp|AL|Mult0~13 ;
wire \U2|dp|AL|Selector10~3_combout ;
wire \U2|dp|AL|Selector10~0_combout ;
wire \U2|dp|AL|Add0~21_sumout ;
wire \U2|dp|AL|Add2~21_sumout ;
wire \U2|dp|AL|Selector10~2_combout ;
wire \U2|dp|AL|Mult0~8_resulta ;
wire \U2|dp|AL|Selector15~1_combout ;
wire \U2|dp|AL|Add0~1_sumout ;
wire \U2|dp|AL|Add2~1_sumout ;
wire \U2|dp|AL|Selector15~2_combout ;
wire \U2|dp|AL|Equal8~1_combout ;
wire \U2|dp|SR|Zout~7_combout ;
wire \U2|dp|SR|Zout~2_combout ;
wire \U2|dp|SR|Zout~3_combout ;
wire \U2|dp|AL|Selector1~4_combout ;
wire \U2|dp|AL|Selector3~4_combout ;
wire \U2|dp|SR|Zout~1_combout ;
wire \U2|dp|SR|Zout~DUPLICATE_q ;
wire \U2|dp|SR|Zout~0_combout ;
wire \U2|dp|AL|Selector2~4_combout ;
wire \U2|dp|SR|Zout~6_combout ;
wire \U2|dp|AL|Selector0~8_combout ;
wire \U2|dp|AL|Selector0~7_combout ;
wire \U2|dp|AL|Selector0~6_combout ;
wire \U2|dp|SR|Zout~4_combout ;
wire \U2|dp|SR|Zout~5_combout ;
wire \U2|dp|SR|Zout~q ;
wire \U2|ctrl|RplusI~1_combout ;
wire \U2|ctrl|Selector13~1_combout ;
wire \U2|ctrl|RplusI~2_combout ;
wire \U2|ctrl|RplusI~q ;
wire \U2|dp|AU|AL|Selector3~1_combout ;
wire \U2|dp|AU|AL|Add1~17_sumout ;
wire \U2|dp|AU|AL|Selector14~0_combout ;
wire \U2|dp|AU|AL|Add0~17_sumout ;
wire \U2|dp|AU|AL|Selector14~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add2~25_sumout ;
wire \U2|dp|AL|Add0~25_sumout ;
wire \U2|dp|AL|Selector9~1_combout ;
wire \U2|dp|AL|Mult0~14 ;
wire \U2|dp|AL|Selector9~3_combout ;
wire \U2|dp|AL|Selector9~0_combout ;
wire \U2|dp|AL|Selector9~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \Equal0~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \Equal0~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \Equal0~2_combout ;
wire \IO_datain[0]~0_combout ;
wire \U2|dp|RF|Mux68~0_combout ;
wire \U2|dp|RF|MemoryFileL[1][3]~q ;
wire \U2|dp|RF|Mux12~0_combout ;
wire \U2|dp|AL|Add0~13_sumout ;
wire \U2|dp|AL|Add2~13_sumout ;
wire \U2|dp|AL|Mult0~11 ;
wire \U2|dp|AL|Selector12~4_combout ;
wire \U2|dp|AL|Selector12~1_combout ;
wire \U2|dp|AL|Selector12~2_combout ;
wire \U2|dp|AL|Selector12~3_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add2~57_sumout ;
wire \U2|dp|AL|Selector4~3_combout ;
wire \U2|dp|RF|Mux36~0_combout ;
wire \U2|dp|AL|Add0~57_sumout ;
wire \U2|dp|AL|Selector4~4_combout ;
wire \U2|dp|AL|Mult0~19 ;
wire \U2|dp|AL|Selector4~5_combout ;
wire \U2|dp|AL|Selector4~0_combout ;
wire \U2|dp|RF|Mux36~1_combout ;
wire \U2|dp|RF|MemoryFileH[1][3]~q ;
wire \U2|dp|RF|Mux4~0_combout ;
wire \U2|dp|AL|Selector4~1_combout ;
wire \U2|dp|AL|Selector4~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \U2|dp|RF|Mux14~0_combout ;
wire \U2|dp|AL|Mult0~10 ;
wire \U2|dp|AL|Selector13~3_combout ;
wire \U2|dp|AL|Selector13~4_combout ;
wire \U2|dp|AL|Selector13~0_combout ;
wire \U2|dp|AL|Add2~9_sumout ;
wire \U2|dp|AL|Add0~9_sumout ;
wire \U2|dp|AL|Selector13~1_combout ;
wire \U2|dp|AL|Selector13~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add2~53_sumout ;
wire \U2|dp|AL|Selector5~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Selector16~0_combout ;
wire \U2|ctrl|Selector16~1_combout ;
wire \U2|ctrl|Selector16~5_combout ;
wire \U2|ctrl|PCplus1~q ;
wire \U2|dp|AU|AL|Selector15~3_combout ;
wire \U2|dp|AU|AL|Add0~13_sumout ;
wire \U2|dp|AU|AL|Add1~13_sumout ;
wire \U2|dp|AU|AL|Selector15~1_combout ;
wire \U2|dp|AU|AL|Selector15~4_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add2~41_sumout ;
wire \U2|dp|AL|Selector7~3_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Decoder1~1_combout ;
wire \U2|ctrl|Selector17~2_combout ;
wire \U2|ctrl|RFLwrite~q ;
wire \U2|dp|RF|Mux71~1_combout ;
wire \in[0]~input_o ;
wire \U2|dp|RF|Mux71~2_combout ;
wire \U2|dp|RF|MemoryFileL[2][0]~q ;
wire \U2|dp|RF|Mux15~0_combout ;
wire \U2|dp|AL|Mult0~9 ;
wire \U2|dp|AL|Selector14~3_combout ;
wire \U2|dp|AL|Selector14~4_combout ;
wire \U2|dp|AL|Selector14~0_combout ;
wire \U2|dp|AL|Selector14~1_combout ;
wire \U2|dp|AL|Add2~5_sumout ;
wire \U2|dp|AL|Add0~5_sumout ;
wire \U2|dp|AL|Selector14~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add0~49_sumout ;
wire \U2|dp|AL|Selector6~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \U2|ctrl|B15to0~0_combout ;
wire \U2|ctrl|B15to0~1_combout ;
wire \U2|ctrl|B15to0~q ;
wire \U2|dp|AL|Equal1~0_combout ;
wire \U2|dp|AL|Equal6~1_combout ;
wire \U2|dp|AL|Selector0~5_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Nstate.incpc~0_combout ;
wire \U2|ctrl|Selector16~2_combout ;
wire \U2|ctrl|Selector1~2_combout ;
wire \U2|ctrl|Selector12~0_combout ;
wire \U2|ctrl|Selector12~1_combout ;
wire \U2|ctrl|EnablePC~q ;
wire \U2|dp|AU|AL|Add0~62 ;
wire \U2|dp|AU|AL|Add0~9_sumout ;
wire \U2|dp|AU|AL|Add1~62 ;
wire \U2|dp|AU|AL|Add1~9_sumout ;
wire \U2|dp|AU|AL|Selector0~3_combout ;
wire \U2|dp|AU|AL|Selector0~2_combout ;
wire \U2|dp|AU|AL|Selector2~0_combout ;
wire \U2|dp|AU|AL|Selector2~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Selector13~0_combout ;
wire \U2|ctrl|PCplusI~0_combout ;
wire \U2|ctrl|PCplusI~q ;
wire \U2|dp|AU|AL|Selector0~1_combout ;
wire \U2|dp|AU|AL|Selector1~0_combout ;
wire \U2|dp|AU|AL|Add1~10 ;
wire \U2|dp|AU|AL|Add1~5_sumout ;
wire \U2|dp|AU|AL|Add0~10 ;
wire \U2|dp|AU|AL|Add0~5_sumout ;
wire \U2|dp|AU|AL|Selector1~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \U2|ctrl|WideOr0~0_combout ;
wire \U2|ctrl|Selector14~0_combout ;
wire \U2|ctrl|Pstate.fetch~q ;
wire \U2|ctrl|Selector2~0_combout ;
wire \U2|ctrl|Selector19~0_combout ;
wire \U2|ctrl|Selector14~1_combout ;
wire \U2|ctrl|ReadMem~q ;
wire \U1|memDataReady~q ;
wire \U2|ctrl|Selector18~0_combout ;
wire \U2|ctrl|Rplus0~q ;
wire \U2|dp|AU|AL|Selector0~0_combout ;
wire \U2|dp|AU|AL|Add1~6 ;
wire \U2|dp|AU|AL|Add1~1_sumout ;
wire \U2|dp|AU|AL|Selector0~4_combout ;
wire \U2|dp|AU|AL|Add0~6 ;
wire \U2|dp|AU|AL|Add0~1_sumout ;
wire \U2|dp|AU|AL|Selector0~5_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Decoder2~6_combout ;
wire \U2|ctrl|AcmpB~q ;
wire \U2|dp|AL|Equal3~0_combout ;
wire \U2|dp|AL|Equal4~0_combout ;
wire \U2|dp|AL|Selector15~3_combout ;
wire \U2|dp|AL|Selector15~4_combout ;
wire \Equal0~3_combout ;
wire \U2|ctrl|Decoder2~9_combout ;
wire \U2|ctrl|WriteIO~q ;
wire \out[0]~reg0_q ;
wire \out[1]~reg0_q ;
wire \out[2]~reg0_q ;
wire \out[3]~reg0_q ;
wire \out[4]~reg0_q ;
wire \out[5]~reg0_q ;
wire \out[6]~reg0_q ;
wire \out[7]~reg0_q ;
wire [15:0] IO_datain;
wire [0:0] \U0|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \U0|pll_inst|altera_pll_i|fboutclk_wire ;
wire [2:0] \U1|ramcore|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w ;
wire [15:0] \U2|dp|AU|PC|out ;
wire [15:0] \U2|dp|IR|out ;

wire [63:0] \U2|dp|AL|Mult0~8_RESULTA_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [7:0] \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \U2|dp|AL|Mult0~8_resulta  = \U2|dp|AL|Mult0~8_RESULTA_bus [0];
assign \U2|dp|AL|Mult0~9  = \U2|dp|AL|Mult0~8_RESULTA_bus [1];
assign \U2|dp|AL|Mult0~10  = \U2|dp|AL|Mult0~8_RESULTA_bus [2];
assign \U2|dp|AL|Mult0~11  = \U2|dp|AL|Mult0~8_RESULTA_bus [3];
assign \U2|dp|AL|Mult0~12  = \U2|dp|AL|Mult0~8_RESULTA_bus [4];
assign \U2|dp|AL|Mult0~13  = \U2|dp|AL|Mult0~8_RESULTA_bus [5];
assign \U2|dp|AL|Mult0~14  = \U2|dp|AL|Mult0~8_RESULTA_bus [6];
assign \U2|dp|AL|Mult0~15  = \U2|dp|AL|Mult0~8_RESULTA_bus [7];
assign \U2|dp|AL|Mult0~16  = \U2|dp|AL|Mult0~8_RESULTA_bus [8];
assign \U2|dp|AL|Mult0~17  = \U2|dp|AL|Mult0~8_RESULTA_bus [9];
assign \U2|dp|AL|Mult0~18  = \U2|dp|AL|Mult0~8_RESULTA_bus [10];
assign \U2|dp|AL|Mult0~19  = \U2|dp|AL|Mult0~8_RESULTA_bus [11];
assign \U2|dp|AL|Mult0~20  = \U2|dp|AL|Mult0~8_RESULTA_bus [12];
assign \U2|dp|AL|Mult0~21  = \U2|dp|AL|Mult0~8_RESULTA_bus [13];
assign \U2|dp|AL|Mult0~22  = \U2|dp|AL|Mult0~8_RESULTA_bus [14];
assign \U2|dp|AL|Mult0~23  = \U2|dp|AL|Mult0~8_RESULTA_bus [15];
assign \U2|dp|AL|Mult0~24  = \U2|dp|AL|Mult0~8_RESULTA_bus [16];
assign \U2|dp|AL|Mult0~25  = \U2|dp|AL|Mult0~8_RESULTA_bus [17];
assign \U2|dp|AL|Mult0~26  = \U2|dp|AL|Mult0~8_RESULTA_bus [18];
assign \U2|dp|AL|Mult0~27  = \U2|dp|AL|Mult0~8_RESULTA_bus [19];
assign \U2|dp|AL|Mult0~28  = \U2|dp|AL|Mult0~8_RESULTA_bus [20];
assign \U2|dp|AL|Mult0~29  = \U2|dp|AL|Mult0~8_RESULTA_bus [21];
assign \U2|dp|AL|Mult0~30  = \U2|dp|AL|Mult0~8_RESULTA_bus [22];
assign \U2|dp|AL|Mult0~31  = \U2|dp|AL|Mult0~8_RESULTA_bus [23];
assign \U2|dp|AL|Mult0~32  = \U2|dp|AL|Mult0~8_RESULTA_bus [24];
assign \U2|dp|AL|Mult0~33  = \U2|dp|AL|Mult0~8_RESULTA_bus [25];
assign \U2|dp|AL|Mult0~34  = \U2|dp|AL|Mult0~8_RESULTA_bus [26];
assign \U2|dp|AL|Mult0~35  = \U2|dp|AL|Mult0~8_RESULTA_bus [27];
assign \U2|dp|AL|Mult0~36  = \U2|dp|AL|Mult0~8_RESULTA_bus [28];
assign \U2|dp|AL|Mult0~37  = \U2|dp|AL|Mult0~8_RESULTA_bus [29];
assign \U2|dp|AL|Mult0~38  = \U2|dp|AL|Mult0~8_RESULTA_bus [30];
assign \U2|dp|AL|Mult0~39  = \U2|dp|AL|Mult0~8_RESULTA_bus [31];
assign \U2|dp|AL|Mult0~40  = \U2|dp|AL|Mult0~8_RESULTA_bus [32];
assign \U2|dp|AL|Mult0~41  = \U2|dp|AL|Mult0~8_RESULTA_bus [33];
assign \U2|dp|AL|Mult0~42  = \U2|dp|AL|Mult0~8_RESULTA_bus [34];
assign \U2|dp|AL|Mult0~43  = \U2|dp|AL|Mult0~8_RESULTA_bus [35];
assign \U2|dp|AL|Mult0~44  = \U2|dp|AL|Mult0~8_RESULTA_bus [36];
assign \U2|dp|AL|Mult0~45  = \U2|dp|AL|Mult0~8_RESULTA_bus [37];
assign \U2|dp|AL|Mult0~46  = \U2|dp|AL|Mult0~8_RESULTA_bus [38];
assign \U2|dp|AL|Mult0~47  = \U2|dp|AL|Mult0~8_RESULTA_bus [39];
assign \U2|dp|AL|Mult0~48  = \U2|dp|AL|Mult0~8_RESULTA_bus [40];
assign \U2|dp|AL|Mult0~49  = \U2|dp|AL|Mult0~8_RESULTA_bus [41];
assign \U2|dp|AL|Mult0~50  = \U2|dp|AL|Mult0~8_RESULTA_bus [42];
assign \U2|dp|AL|Mult0~51  = \U2|dp|AL|Mult0~8_RESULTA_bus [43];
assign \U2|dp|AL|Mult0~52  = \U2|dp|AL|Mult0~8_RESULTA_bus [44];
assign \U2|dp|AL|Mult0~53  = \U2|dp|AL|Mult0~8_RESULTA_bus [45];
assign \U2|dp|AL|Mult0~54  = \U2|dp|AL|Mult0~8_RESULTA_bus [46];
assign \U2|dp|AL|Mult0~55  = \U2|dp|AL|Mult0~8_RESULTA_bus [47];
assign \U2|dp|AL|Mult0~56  = \U2|dp|AL|Mult0~8_RESULTA_bus [48];
assign \U2|dp|AL|Mult0~57  = \U2|dp|AL|Mult0~8_RESULTA_bus [49];
assign \U2|dp|AL|Mult0~58  = \U2|dp|AL|Mult0~8_RESULTA_bus [50];
assign \U2|dp|AL|Mult0~59  = \U2|dp|AL|Mult0~8_RESULTA_bus [51];
assign \U2|dp|AL|Mult0~60  = \U2|dp|AL|Mult0~8_RESULTA_bus [52];
assign \U2|dp|AL|Mult0~61  = \U2|dp|AL|Mult0~8_RESULTA_bus [53];
assign \U2|dp|AL|Mult0~62  = \U2|dp|AL|Mult0~8_RESULTA_bus [54];
assign \U2|dp|AL|Mult0~63  = \U2|dp|AL|Mult0~8_RESULTA_bus [55];
assign \U2|dp|AL|Mult0~64  = \U2|dp|AL|Mult0~8_RESULTA_bus [56];
assign \U2|dp|AL|Mult0~65  = \U2|dp|AL|Mult0~8_RESULTA_bus [57];
assign \U2|dp|AL|Mult0~66  = \U2|dp|AL|Mult0~8_RESULTA_bus [58];
assign \U2|dp|AL|Mult0~67  = \U2|dp|AL|Mult0~8_RESULTA_bus [59];
assign \U2|dp|AL|Mult0~68  = \U2|dp|AL|Mult0~8_RESULTA_bus [60];
assign \U2|dp|AL|Mult0~69  = \U2|dp|AL|Mult0~8_RESULTA_bus [61];
assign \U2|dp|AL|Mult0~70  = \U2|dp|AL|Mult0~8_RESULTA_bus [62];
assign \U2|dp|AL|Mult0~71  = \U2|dp|AL|Mult0~8_RESULTA_bus [63];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \out[0]~output (
	.i(\out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \out[1]~output (
	.i(\out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \out[2]~output (
	.i(\out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \out[3]~output (
	.i(\out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out[4]~output (
	.i(\out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \out[5]~output (
	.i(\out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \out[6]~output (
	.i(\out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \out[7]~output (
	.i(\out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\U0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\U0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 30;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 3;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 3;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\U0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\U0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\U0|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 30;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "5.0 mhz";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \U0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\U0|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X35_Y43_N44
dffeas \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AU|AL|Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \ExternalReset~input (
	.i(ExternalReset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ExternalReset~input_o ));
// synopsys translate_off
defparam \ExternalReset~input .bus_hold = "false";
defparam \ExternalReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y42_N35
dffeas \U2|ctrl|Pstate.memread (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.memread .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.memread .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N39
cyclonev_lcell_comb \U2|ctrl|WriteMem~0 (
// Equation(s):
// \U2|ctrl|WriteMem~0_combout  = ( \U2|ctrl|Pstate.memread~q  & ( (\U1|memDataReady~q  & (\U2|dp|IR|out [12] & (\ExternalReset~input_o  & \U2|ctrl|Nstate.incpc~0_combout ))) ) )

	.dataa(!\U1|memDataReady~q ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Pstate.memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WriteMem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WriteMem~0 .extended_lut = "off";
defparam \U2|ctrl|WriteMem~0 .lut_mask = 64'h0000000000010001;
defparam \U2|ctrl|WriteMem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N41
dffeas \U2|ctrl|WriteMem (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|WriteMem~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|WriteMem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|WriteMem .is_wysiwyg = "true";
defparam \U2|ctrl|WriteMem .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N45
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3] = ( \U2|ctrl|WriteMem~q  & ( (!\U2|dp|AU|AL|Selector0~5_combout  & (!\U2|dp|AU|AL|Selector1~1_combout  & \U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] .lut_mask = 64'h0000000000A000A0;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout  = ( !\U2|dp|AU|AL|Selector0~5_combout  & ( (\U2|dp|AU|AL|Selector2~1_combout  & !\U2|dp|AU|AL|Selector1~1_combout ) ) )

	.dataa(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N21
cyclonev_lcell_comb \U2|ctrl|Decoder2~4 (
// Equation(s):
// \U2|ctrl|Decoder2~4_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [12] & !\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~4 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~4 .lut_mask = 64'h0000000011001100;
defparam \U2|ctrl|Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N6
cyclonev_lcell_comb \U2|ctrl|Nstate.exec1~0 (
// Equation(s):
// \U2|ctrl|Nstate.exec1~0_combout  = (\U2|ctrl|Pstate.memread~q  & (\ExternalReset~input_o  & \U1|memDataReady~q ))

	.dataa(gnd),
	.datab(!\U2|ctrl|Pstate.memread~q ),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U1|memDataReady~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.exec1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.exec1~0 .extended_lut = "off";
defparam \U2|ctrl|Nstate.exec1~0 .lut_mask = 64'h0003000300030003;
defparam \U2|ctrl|Nstate.exec1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N23
dffeas \U2|ctrl|AmulB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|AmulB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|AmulB .is_wysiwyg = "true";
defparam \U2|ctrl|AmulB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N24
cyclonev_lcell_comb \U2|ctrl|Decoder2~5 (
// Equation(s):
// \U2|ctrl|Decoder2~5_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (!\U2|dp|IR|out [12] & !\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~5 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~5 .lut_mask = 64'h0000000040404040;
defparam \U2|ctrl|Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N26
dffeas \U2|ctrl|AsubB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|AsubB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|AsubB .is_wysiwyg = "true";
defparam \U2|ctrl|AsubB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N30
cyclonev_lcell_comb \U2|ctrl|Decoder2~7 (
// Equation(s):
// \U2|ctrl|Decoder2~7_combout  = ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [12] & (\U2|dp|IR|out [14] & \U2|dp|IR|out [13])) ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~7 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~7 .lut_mask = 64'h000C000C00000000;
defparam \U2|ctrl|Decoder2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N32
dffeas \U2|ctrl|AandB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|AandB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|AandB .is_wysiwyg = "true";
defparam \U2|ctrl|AandB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N51
cyclonev_lcell_comb \U2|dp|AL|Equal6~0 (
// Equation(s):
// \U2|dp|AL|Equal6~0_combout  = ( !\U2|ctrl|AandB~q  & ( (!\U2|ctrl|AcmpB~q  & (!\U2|ctrl|AmulB~q  & !\U2|ctrl|AsubB~q )) ) )

	.dataa(!\U2|ctrl|AcmpB~q ),
	.datab(!\U2|ctrl|AmulB~q ),
	.datac(gnd),
	.datad(!\U2|ctrl|AsubB~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|AandB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal6~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal6~0 .lut_mask = 64'h8800880000000000;
defparam \U2|dp|AL|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N42
cyclonev_lcell_comb \U2|ctrl|Decoder2~2 (
// Equation(s):
// \U2|ctrl|Decoder2~2_combout  = ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [12] & \U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~2 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~2 .lut_mask = 64'h0000000008080808;
defparam \U2|ctrl|Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N44
dffeas \U2|ctrl|shrB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|shrB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|shrB .is_wysiwyg = "true";
defparam \U2|ctrl|shrB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N39
cyclonev_lcell_comb \U2|ctrl|Decoder2~1 (
// Equation(s):
// \U2|ctrl|Decoder2~1_combout  = ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & (\U2|dp|IR|out [12] & !\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~1 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~1 .lut_mask = 64'h0000000022002200;
defparam \U2|ctrl|Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N41
dffeas \U2|ctrl|shlB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|shlB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|shlB .is_wysiwyg = "true";
defparam \U2|ctrl|shlB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N36
cyclonev_lcell_comb \U2|ctrl|Decoder2~0 (
// Equation(s):
// \U2|ctrl|Decoder2~0_combout  = ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [12] & !\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~0 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~0 .lut_mask = 64'h0000000080808080;
defparam \U2|ctrl|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N38
dffeas \U2|ctrl|notB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|notB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|notB .is_wysiwyg = "true";
defparam \U2|ctrl|notB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N9
cyclonev_lcell_comb \U2|dp|AL|Equal1~2 (
// Equation(s):
// \U2|dp|AL|Equal1~2_combout  = ( !\U2|ctrl|notB~q  & ( (!\U2|ctrl|shrB~q  & !\U2|ctrl|shlB~q ) ) )

	.dataa(!\U2|ctrl|shrB~q ),
	.datab(!\U2|ctrl|shlB~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|notB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal1~2 .extended_lut = "off";
defparam \U2|dp|AL|Equal1~2 .lut_mask = 64'h8888888800000000;
defparam \U2|dp|AL|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N45
cyclonev_lcell_comb \U2|ctrl|Decoder2~8 (
// Equation(s):
// \U2|ctrl|Decoder2~8_combout  = ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & (\U2|dp|IR|out [12] & \U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~8 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~8 .lut_mask = 64'h0000000000220022;
defparam \U2|ctrl|Decoder2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N47
dffeas \U2|ctrl|AaddB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|AaddB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|AaddB .is_wysiwyg = "true";
defparam \U2|ctrl|AaddB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N18
cyclonev_lcell_comb \U2|ctrl|Decoder2~3 (
// Equation(s):
// \U2|ctrl|Decoder2~3_combout  = ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [12] & \U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~3 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~3 .lut_mask = 64'h0101010100000000;
defparam \U2|ctrl|Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N20
dffeas \U2|ctrl|AorB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|AorB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|AorB .is_wysiwyg = "true";
defparam \U2|ctrl|AorB .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N3
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  = (\U2|dp|AU|AL|Selector0~5_combout  & (!\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout ))

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 64'h4400440044004400;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N0
cyclonev_lcell_comb \U2|dp|AL|Equal7~0 (
// Equation(s):
// \U2|dp|AL|Equal7~0_combout  = ( !\U2|ctrl|shrB~q  & ( !\U2|ctrl|B15to0~q  & ( (!\U2|ctrl|AaddB~q  & (!\U2|ctrl|notB~q  & (!\U2|ctrl|AorB~q  & !\U2|ctrl|shlB~q ))) ) ) )

	.dataa(!\U2|ctrl|AaddB~q ),
	.datab(!\U2|ctrl|notB~q ),
	.datac(!\U2|ctrl|AorB~q ),
	.datad(!\U2|ctrl|shlB~q ),
	.datae(!\U2|ctrl|shrB~q ),
	.dataf(!\U2|ctrl|B15to0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal7~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal7~0 .lut_mask = 64'h8000000000000000;
defparam \U2|dp|AL|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N30
cyclonev_lcell_comb \U2|dp|AL|Equal7~1 (
// Equation(s):
// \U2|dp|AL|Equal7~1_combout  = ( !\U2|ctrl|AcmpB~q  & ( (!\U2|ctrl|AmulB~q  & (\U2|ctrl|AsubB~q  & (\U2|dp|AL|Equal7~0_combout  & !\U2|ctrl|AandB~q ))) ) )

	.dataa(!\U2|ctrl|AmulB~q ),
	.datab(!\U2|ctrl|AsubB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AandB~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|AcmpB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal7~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal7~1 .lut_mask = 64'h0200020000000000;
defparam \U2|dp|AL|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N3
cyclonev_lcell_comb \U2|ctrl|WideOr12~0 (
// Equation(s):
// \U2|ctrl|WideOr12~0_combout  = ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14]) # ((!\U2|dp|IR|out [12]) # (!\U2|dp|IR|out [13])) ) ) # ( !\U2|dp|IR|out [15] & ( ((\U2|dp|IR|out [14] & \U2|dp|IR|out [13])) # (\U2|dp|IR|out [12]) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WideOr12~0 .extended_lut = "off";
defparam \U2|ctrl|WideOr12~0 .lut_mask = 64'h0F5F0F5FFFFAFFFA;
defparam \U2|ctrl|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N5
dffeas \U2|ctrl|RFright_on_OpndBus (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|RFright_on_OpndBus~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|RFright_on_OpndBus .is_wysiwyg = "true";
defparam \U2|ctrl|RFright_on_OpndBus .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N33
cyclonev_lcell_comb \U2|dp|AL|Equal8~0 (
// Equation(s):
// \U2|dp|AL|Equal8~0_combout  = (\U2|ctrl|AmulB~q  & !\U2|ctrl|AsubB~q )

	.dataa(!\U2|ctrl|AmulB~q ),
	.datab(!\U2|ctrl|AsubB~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal8~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal8~0 .lut_mask = 64'h4444444444444444;
defparam \U2|dp|AL|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N0
cyclonev_lcell_comb \U2|ctrl|sel_aluout_rfin~0 (
// Equation(s):
// \U2|ctrl|sel_aluout_rfin~0_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [13] & ((!\U2|dp|IR|out [12]) # (\U2|dp|IR|out [9])))) ) ) # ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & ((!\U2|dp|IR|out [12]) # (\U2|dp|IR|out 
// [13]))) # (\U2|dp|IR|out [14] & (!\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|sel_aluout_rfin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|sel_aluout_rfin~0 .extended_lut = "off";
defparam \U2|ctrl|sel_aluout_rfin~0 .lut_mask = 64'hEE66EE6611011101;
defparam \U2|ctrl|sel_aluout_rfin~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N45
cyclonev_lcell_comb \U2|ctrl|sel_aluout_rfin~1 (
// Equation(s):
// \U2|ctrl|sel_aluout_rfin~1_combout  = ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.memread~q  & (\ExternalReset~input_o  & !\U2|ctrl|sel_aluout_rfin~0_combout )) ) )

	.dataa(!\U2|ctrl|Pstate.memread~q ),
	.datab(gnd),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|ctrl|sel_aluout_rfin~0_combout ),
	.datae(gnd),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|sel_aluout_rfin~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|sel_aluout_rfin~1 .extended_lut = "off";
defparam \U2|ctrl|sel_aluout_rfin~1 .lut_mask = 64'h0000000005000500;
defparam \U2|ctrl|sel_aluout_rfin~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N47
dffeas \U2|ctrl|sel_aluout_rfin (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|sel_aluout_rfin~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|sel_aluout_rfin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|sel_aluout_rfin .is_wysiwyg = "true";
defparam \U2|ctrl|sel_aluout_rfin .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y42_N8
dffeas \U2|ctrl|Pstate.exec1 (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Nstate.exec1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.exec1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1 .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.exec1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N9
cyclonev_lcell_comb \U2|ctrl|RFHwrite~1 (
// Equation(s):
// \U2|ctrl|RFHwrite~1_combout  = ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [12] & (!\U2|dp|IR|out [14] $ (!\U2|dp|IR|out [13]))) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RFHwrite~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RFHwrite~1 .extended_lut = "off";
defparam \U2|ctrl|RFHwrite~1 .lut_mask = 64'h50A050A000000000;
defparam \U2|ctrl|RFHwrite~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N54
cyclonev_lcell_comb \U2|ctrl|Selector3~0 (
// Equation(s):
// \U2|ctrl|Selector3~0_combout  = ( \U2|ctrl|Pstate.exec1lda~q  & ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.exec1~q  & (\U2|ctrl|Nstate.incpc~0_combout  & (\ExternalReset~input_o  & !\U2|dp|IR|out [12]))) ) ) ) # ( !\U2|ctrl|Pstate.exec1lda~q  & ( 
// \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.exec1~q  & (\U2|ctrl|Nstate.incpc~0_combout  & (\ExternalReset~input_o  & !\U2|dp|IR|out [12]))) ) ) ) # ( \U2|ctrl|Pstate.exec1lda~q  & ( !\U1|memDataReady~q  & ( \ExternalReset~input_o  ) ) ) # ( 
// !\U2|ctrl|Pstate.exec1lda~q  & ( !\U1|memDataReady~q  & ( (\U2|ctrl|Pstate.exec1~q  & (\U2|ctrl|Nstate.incpc~0_combout  & (\ExternalReset~input_o  & !\U2|dp|IR|out [12]))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\U2|ctrl|Pstate.exec1lda~q ),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector3~0 .extended_lut = "off";
defparam \U2|ctrl|Selector3~0 .lut_mask = 64'h01000F0F01000100;
defparam \U2|ctrl|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N56
dffeas \U2|ctrl|Pstate.exec1lda (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.exec1lda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1lda .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.exec1lda .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N21
cyclonev_lcell_comb \U2|ctrl|RFHwrite~2 (
// Equation(s):
// \U2|ctrl|RFHwrite~2_combout  = ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & \U2|ctrl|RFHwrite~1_combout )) ) ) # ( !\U1|memDataReady~q  & ( (\ExternalReset~input_o  & (((\U2|ctrl|Pstate.exec1~q  & 
// \U2|ctrl|RFHwrite~1_combout )) # (\U2|ctrl|Pstate.exec1lda~q ))) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|RFHwrite~1_combout ),
	.datad(!\U2|ctrl|Pstate.exec1lda~q ),
	.datae(gnd),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RFHwrite~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RFHwrite~2 .extended_lut = "off";
defparam \U2|ctrl|RFHwrite~2 .lut_mask = 64'h0133013301010101;
defparam \U2|ctrl|RFHwrite~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N27
cyclonev_lcell_comb \U2|ctrl|Selector17~0 (
// Equation(s):
// \U2|ctrl|Selector17~0_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [13] & !\U2|dp|IR|out [12])) ) ) # ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & ((!\U2|dp|IR|out [12]) # (\U2|dp|IR|out [13]))) # (\U2|dp|IR|out [14] & 
// (!\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [13]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~0 .extended_lut = "off";
defparam \U2|ctrl|Selector17~0 .lut_mask = 64'hFA5AFA5A05000500;
defparam \U2|ctrl|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N6
cyclonev_lcell_comb \U2|ctrl|Selector17~1 (
// Equation(s):
// \U2|ctrl|Selector17~1_combout  = ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.memread~q  & (\ExternalReset~input_o  & !\U2|ctrl|Selector17~0_combout )) ) )

	.dataa(!\U2|ctrl|Pstate.memread~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Selector17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~1 .extended_lut = "off";
defparam \U2|ctrl|Selector17~1 .lut_mask = 64'h0000000010101010;
defparam \U2|ctrl|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N18
cyclonev_lcell_comb \U2|ctrl|Nstate.exec1inp~1 (
// Equation(s):
// \U2|ctrl|Nstate.exec1inp~1_combout  = (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & !\U2|dp|IR|out [12]))

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.exec1inp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.exec1inp~1 .extended_lut = "off";
defparam \U2|ctrl|Nstate.exec1inp~1 .lut_mask = 64'h1100110011001100;
defparam \U2|ctrl|Nstate.exec1inp~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N48
cyclonev_lcell_comb \U2|ctrl|RFHwrite~0 (
// Equation(s):
// \U2|ctrl|RFHwrite~0_combout  = ( \U2|ctrl|Nstate.exec1~0_combout  & ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [13] & \U2|dp|IR|out [12])) ) ) ) # ( \U2|ctrl|Nstate.exec1~0_combout  & ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & 
// (\U2|ctrl|Nstate.exec1inp~1_combout  & !\U2|dp|IR|out [13])) ) ) ) # ( !\U2|ctrl|Nstate.exec1~0_combout  & ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|ctrl|Nstate.exec1inp~1_combout  & !\U2|dp|IR|out [13])) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|ctrl|Nstate.exec1inp~1_combout ),
	.datac(!\U2|dp|IR|out [13]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\U2|ctrl|Nstate.exec1~0_combout ),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RFHwrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RFHwrite~0 .extended_lut = "off";
defparam \U2|ctrl|RFHwrite~0 .lut_mask = 64'h1010101000000005;
defparam \U2|ctrl|RFHwrite~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N33
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3] = ( \U2|ctrl|WriteMem~q  & ( (!\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & \U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3] .lut_mask = 64'h0000000000220022;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N39
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout  = (!\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & \U2|dp|AU|AL|Selector2~1_combout ))

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 64'h000A000A000A000A;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N14
dffeas \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AU|AL|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3] = ( \U2|ctrl|WriteMem~q  & ( (!\U2|dp|AU|AL|Selector0~5_combout  & (!\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] .lut_mask = 64'h0000000080808080;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N51
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout  = ( !\U2|dp|AU|AL|Selector0~5_combout  & ( (!\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .lut_mask = 64'hF000F00000000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N21
cyclonev_lcell_comb \U2|ctrl|Decoder2~10 (
// Equation(s):
// \U2|ctrl|Decoder2~10_combout  = ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [13] & \U2|dp|IR|out [14]) ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|dp|IR|out [14]),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~10 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~10 .lut_mask = 64'h0303000003030000;
defparam \U2|ctrl|Decoder2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N36
cyclonev_lcell_comb \U2|ctrl|Selector16~3 (
// Equation(s):
// \U2|ctrl|Selector16~3_combout  = (\U2|dp|IR|out [15] & ((!\U2|dp|IR|out [9]) # ((!\U2|dp|IR|out [14]) # (!\U2|dp|IR|out [12]))))

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|IR|out [14]),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~3 .extended_lut = "off";
defparam \U2|ctrl|Selector16~3 .lut_mask = 64'h00FE00FE00FE00FE;
defparam \U2|ctrl|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N12
cyclonev_lcell_comb \U2|ctrl|Selector16~4 (
// Equation(s):
// \U2|ctrl|Selector16~4_combout  = ( !\U2|ctrl|Selector16~3_combout  & ( (\U1|memDataReady~q  & (\ExternalReset~input_o  & (!\U2|ctrl|Decoder2~10_combout  & \U2|ctrl|Pstate.memread~q ))) ) )

	.dataa(!\U1|memDataReady~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Decoder2~10_combout ),
	.datad(!\U2|ctrl|Pstate.memread~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~4 .extended_lut = "off";
defparam \U2|ctrl|Selector16~4 .lut_mask = 64'h0010001000000000;
defparam \U2|ctrl|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N54
cyclonev_lcell_comb \U2|ctrl|Nstate.incpc~1 (
// Equation(s):
// \U2|ctrl|Nstate.incpc~1_combout  = ( \ExternalReset~input_o  & ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [13] & (\U2|ctrl|Pstate.exec1~q  & (!\U2|dp|IR|out [14] & \U2|dp|IR|out [12]))) ) ) )

	.dataa(!\U2|dp|IR|out [13]),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\ExternalReset~input_o ),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.incpc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.incpc~1 .extended_lut = "off";
defparam \U2|ctrl|Nstate.incpc~1 .lut_mask = 64'h0000001000000000;
defparam \U2|ctrl|Nstate.incpc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N56
dffeas \U2|ctrl|Pstate.incpc (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Nstate.incpc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.incpc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.incpc .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.incpc .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N12
cyclonev_lcell_comb \U2|ctrl|Nstate.exec1inp~0 (
// Equation(s):
// \U2|ctrl|Nstate.exec1inp~0_combout  = ( \ExternalReset~input_o  & ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [13] & (\U2|ctrl|Pstate.exec1~q  & (\U2|dp|IR|out [14] & !\U2|dp|IR|out [12]))) ) ) )

	.dataa(!\U2|dp|IR|out [13]),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\ExternalReset~input_o ),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.exec1inp~0 .extended_lut = "off";
defparam \U2|ctrl|Nstate.exec1inp~0 .lut_mask = 64'h0000020000000000;
defparam \U2|ctrl|Nstate.exec1inp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N14
dffeas \U2|ctrl|Pstate.exec1inp (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Nstate.exec1inp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.exec1inp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1inp .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.exec1inp .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N49
dffeas \U2|ctrl|Pstate.reset (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ExternalReset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.reset .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N57
cyclonev_lcell_comb \U2|ctrl|Selector1~0 (
// Equation(s):
// \U2|ctrl|Selector1~0_combout  = ( !\U1|memDataReady~q  & ( \U2|ctrl|Pstate.exec1lda~q  & ( (!\U2|ctrl|Pstate.exec1inp~q  & \U2|ctrl|Pstate.reset~q ) ) ) ) # ( \U1|memDataReady~q  & ( !\U2|ctrl|Pstate.exec1lda~q  & ( (!\U2|ctrl|Pstate.exec1inp~q  & 
// \U2|ctrl|Pstate.reset~q ) ) ) ) # ( !\U1|memDataReady~q  & ( !\U2|ctrl|Pstate.exec1lda~q  & ( (!\U2|ctrl|Pstate.exec1inp~q  & \U2|ctrl|Pstate.reset~q ) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1inp~q ),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.reset~q ),
	.datad(gnd),
	.datae(!\U1|memDataReady~q ),
	.dataf(!\U2|ctrl|Pstate.exec1lda~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector1~0 .extended_lut = "off";
defparam \U2|ctrl|Selector1~0 .lut_mask = 64'h0A0A0A0A0A0A0000;
defparam \U2|ctrl|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N48
cyclonev_lcell_comb \U2|ctrl|Selector1~1 (
// Equation(s):
// \U2|ctrl|Selector1~1_combout  = ( \U2|ctrl|Selector1~0_combout  & ( (!\U2|ctrl|Pstate.incpc~q  & (((!\ExternalReset~input_o ) # (!\U2|ctrl|Pstate.exec1~q )) # (\U2|ctrl|WideOr0~0_combout ))) ) ) # ( !\U2|ctrl|Selector1~0_combout  & ( 
// (!\ExternalReset~input_o  & !\U2|ctrl|Pstate.incpc~q ) ) )

	.dataa(!\U2|ctrl|WideOr0~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\U2|ctrl|Pstate.incpc~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector1~1 .extended_lut = "off";
defparam \U2|ctrl|Selector1~1 .lut_mask = 64'hCC00CC00FD00FD00;
defparam \U2|ctrl|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N50
dffeas \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AU|AL|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout  = (!\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout ))

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = (\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout ))

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N30
cyclonev_lcell_comb \U2|dp|AL|Equal9~0 (
// Equation(s):
// \U2|dp|AL|Equal9~0_combout  = (!\U2|ctrl|AmulB~q  & (!\U2|ctrl|AsubB~q  & \U2|ctrl|AcmpB~q ))

	.dataa(gnd),
	.datab(!\U2|ctrl|AmulB~q ),
	.datac(!\U2|ctrl|AsubB~q ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal9~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal9~0 .lut_mask = 64'h00C000C000C000C0;
defparam \U2|dp|AL|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|Equal2~0 (
// Equation(s):
// \U2|dp|AL|Equal2~0_combout  = ( !\U2|ctrl|B15to0~q  & ( \U2|ctrl|AorB~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|AorB~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|B15to0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal2~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal2~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U2|dp|AL|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N36
cyclonev_lcell_comb \U2|dp|AL|Selector12~0 (
// Equation(s):
// \U2|dp|AL|Selector12~0_combout  = ( \U2|dp|AL|Equal7~0_combout  & ( \U2|ctrl|AandB~q  & ( (\U2|dp|AL|Equal3~0_combout  & (\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Equal1~2_combout )) ) ) ) # ( !\U2|dp|AL|Equal7~0_combout  & ( \U2|ctrl|AandB~q  & ( 
// (\U2|dp|AL|Equal3~0_combout  & (\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Equal1~2_combout )) ) ) ) # ( \U2|dp|AL|Equal7~0_combout  & ( !\U2|ctrl|AandB~q  & ( ((\U2|dp|AL|Equal3~0_combout  & (\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Equal1~2_combout ))) # 
// (\U2|dp|AL|Equal9~0_combout ) ) ) ) # ( !\U2|dp|AL|Equal7~0_combout  & ( !\U2|ctrl|AandB~q  & ( (\U2|dp|AL|Equal3~0_combout  & (\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Equal1~2_combout )) ) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(!\U2|dp|AL|Equal9~0_combout ),
	.datac(!\U2|dp|AL|Equal2~0_combout ),
	.datad(!\U2|dp|AL|Equal1~2_combout ),
	.datae(!\U2|dp|AL|Equal7~0_combout ),
	.dataf(!\U2|ctrl|AandB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~0 .lut_mask = 64'h0005333700050005;
defparam \U2|dp|AL|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N33
cyclonev_lcell_comb \U2|ctrl|Decoder1~0 (
// Equation(s):
// \U2|ctrl|Decoder1~0_combout  = ( !\U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder1~0 .extended_lut = "off";
defparam \U2|ctrl|Decoder1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U2|ctrl|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N48
cyclonev_lcell_comb \U2|ctrl|Selector15~0 (
// Equation(s):
// \U2|ctrl|Selector15~0_combout  = ( \ExternalReset~input_o  & ( \U2|ctrl|Decoder1~0_combout  & ( ((!\U2|ctrl|RFHwrite~2_combout  & (\U2|ctrl|Selector17~1_combout )) # (\U2|ctrl|RFHwrite~2_combout  & ((\U1|memDataReady~q )))) # (\U2|ctrl|RFHwrite~0_combout 
// ) ) ) ) # ( !\ExternalReset~input_o  & ( \U2|ctrl|Decoder1~0_combout  & ( (!\U2|ctrl|RFHwrite~2_combout  & ((\U2|ctrl|RFHwrite~0_combout ) # (\U2|ctrl|Selector17~1_combout ))) ) ) ) # ( \ExternalReset~input_o  & ( !\U2|ctrl|Decoder1~0_combout  & ( 
// (!\U2|ctrl|RFHwrite~2_combout  & (\U2|ctrl|Selector17~1_combout  & ((!\U2|ctrl|RFHwrite~0_combout )))) # (\U2|ctrl|RFHwrite~2_combout  & (((\U2|ctrl|RFHwrite~0_combout ) # (\U1|memDataReady~q )))) ) ) ) # ( !\ExternalReset~input_o  & ( 
// !\U2|ctrl|Decoder1~0_combout  & ( (!\U2|ctrl|RFHwrite~2_combout  & (\U2|ctrl|Selector17~1_combout  & !\U2|ctrl|RFHwrite~0_combout )) ) ) )

	.dataa(!\U2|ctrl|RFHwrite~2_combout ),
	.datab(!\U2|ctrl|Selector17~1_combout ),
	.datac(!\U1|memDataReady~q ),
	.datad(!\U2|ctrl|RFHwrite~0_combout ),
	.datae(!\ExternalReset~input_o ),
	.dataf(!\U2|ctrl|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector15~0 .extended_lut = "off";
defparam \U2|ctrl|Selector15~0 .lut_mask = 64'h2200275522AA27FF;
defparam \U2|ctrl|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N50
dffeas \U2|ctrl|RFHwrite (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|RFHwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|RFHwrite .is_wysiwyg = "true";
defparam \U2|ctrl|RFHwrite .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N9
cyclonev_lcell_comb \U2|dp|RF|Mux39~0 (
// Equation(s):
// \U2|dp|RF|Mux39~0_combout  = ( \U2|ctrl|RFHwrite~q  & ( \U2|ctrl|sel_aluout_rfin~q  ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFHwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux39~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux39~0 .lut_mask = 64'h0000000055555555;
defparam \U2|dp|RF|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N51
cyclonev_lcell_comb \U2|ctrl|Decoder2~11 (
// Equation(s):
// \U2|ctrl|Decoder2~11_combout  = ( !\U2|dp|IR|out [12] & ( !\U2|dp|IR|out [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~11 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~11 .lut_mask = 64'hFF00FF0000000000;
defparam \U2|ctrl|Decoder2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N12
cyclonev_lcell_comb \U2|ctrl|ReadIO~0 (
// Equation(s):
// \U2|ctrl|ReadIO~0_combout  = ( !\U2|dp|IR|out [15] & ( \ExternalReset~input_o  & ( (\U2|dp|IR|out [14] & (\U2|ctrl|Decoder2~11_combout  & (\U2|ctrl|Pstate.memread~q  & \U1|memDataReady~q ))) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|ctrl|Decoder2~11_combout ),
	.datac(!\U2|ctrl|Pstate.memread~q ),
	.datad(!\U1|memDataReady~q ),
	.datae(!\U2|dp|IR|out [15]),
	.dataf(!\ExternalReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|ReadIO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|ReadIO~0 .extended_lut = "off";
defparam \U2|ctrl|ReadIO~0 .lut_mask = 64'h0000000000010000;
defparam \U2|ctrl|ReadIO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N14
dffeas \U2|ctrl|ReadIO (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|ReadIO~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|ReadIO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|ReadIO .is_wysiwyg = "true";
defparam \U2|ctrl|ReadIO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N33
cyclonev_lcell_comb \U2|ctrl|RplusI~0 (
// Equation(s):
// \U2|ctrl|RplusI~0_combout  = ( \U2|dp|IR|out [12] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [9] & (\U2|dp|IR|out [13] & \U2|dp|IR|out [15]))) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [9]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~0 .extended_lut = "off";
defparam \U2|ctrl|RplusI~0 .lut_mask = 64'h0000000000010001;
defparam \U2|ctrl|RplusI~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N33
cyclonev_lcell_comb \U2|dp|RF|Mux71~0 (
// Equation(s):
// \U2|dp|RF|Mux71~0_combout  = ( \U2|ctrl|sel_aluout_rfin~q  & ( \U2|ctrl|RFLwrite~q  ) ) # ( !\U2|ctrl|sel_aluout_rfin~q  & ( \U2|ctrl|RFLwrite~q  & ( \U2|ctrl|Pstate.exec1inp~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.exec1inp~q ),
	.datad(gnd),
	.datae(!\U2|ctrl|sel_aluout_rfin~q ),
	.dataf(!\U2|ctrl|RFLwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux71~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux71~0 .lut_mask = 64'h000000000F0FFFFF;
defparam \U2|dp|RF|Mux71~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N15
cyclonev_lcell_comb \U2|ctrl|Selector0~0 (
// Equation(s):
// \U2|ctrl|Selector0~0_combout  = ( !\ExternalReset~input_o  & ( !\U2|ctrl|Pstate.incpc~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.incpc~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ExternalReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector0~0 .extended_lut = "off";
defparam \U2|ctrl|Selector0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \U2|ctrl|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N17
dffeas \U2|ctrl|ResetPC (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|ResetPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|ResetPC .is_wysiwyg = "true";
defparam \U2|ctrl|ResetPC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N6
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~2_combout  = ( !\U2|ctrl|RplusI~q  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|Rplus0~q  & (!\U2|ctrl|PCplusI~q  $ (!\U2|ctrl|ResetPC~q )))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rplus0~q ),
	.datad(!\U2|ctrl|ResetPC~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~2 .lut_mask = 64'h2080208000000000;
defparam \U2|dp|AU|AL|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N53
dffeas \U2|dp|AU|PC|out[2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[2] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y42_N23
dffeas \U2|dp|AU|PC|out[1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[1] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N50
dffeas \U2|dp|AU|PC|out[0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[0] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~13 (
// Equation(s):
// \U2|dp|AU|AL|Add0~13_sumout  = SUM(( \U2|dp|IR|out [0] ) + ( \U2|dp|AU|PC|out [0] ) + ( !VCC ))
// \U2|dp|AU|AL|Add0~14  = CARRY(( \U2|dp|IR|out [0] ) + ( \U2|dp|AU|PC|out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [0]),
	.datac(!\U2|dp|AU|PC|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~13_sumout ),
	.cout(\U2|dp|AU|AL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~13 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \U2|dp|AU|AL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N3
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~17 (
// Equation(s):
// \U2|dp|AU|AL|Add0~17_sumout  = SUM(( \U2|dp|IR|out [1] ) + ( \U2|dp|AU|PC|out [1] ) + ( \U2|dp|AU|AL|Add0~14  ))
// \U2|dp|AU|AL|Add0~18  = CARRY(( \U2|dp|IR|out [1] ) + ( \U2|dp|AU|PC|out [1] ) + ( \U2|dp|AU|AL|Add0~14  ))

	.dataa(!\U2|dp|AU|PC|out [1]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~17_sumout ),
	.cout(\U2|dp|AU|AL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~17 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \U2|dp|AU|AL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N6
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~21 (
// Equation(s):
// \U2|dp|AU|AL|Add0~21_sumout  = SUM(( \U2|dp|AU|PC|out [2] ) + ( \U2|dp|IR|out [2] ) + ( \U2|dp|AU|AL|Add0~18  ))
// \U2|dp|AU|AL|Add0~22  = CARRY(( \U2|dp|AU|PC|out [2] ) + ( \U2|dp|IR|out [2] ) + ( \U2|dp|AU|AL|Add0~18  ))

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [2]),
	.datac(gnd),
	.datad(!\U2|dp|AU|PC|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~21_sumout ),
	.cout(\U2|dp|AU|AL|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~21 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \U2|dp|AU|AL|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y44_N17
dffeas \IO_datain[2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[2] .is_wysiwyg = "true";
defparam \IO_datain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N30
cyclonev_lcell_comb \U2|dp|RF|Mux69~0 (
// Equation(s):
// \U2|dp|RF|Mux69~0_combout  = ( \U2|dp|RF|Mux13~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|Mux71~0_combout ) # ((!\U2|dp|RF|Mux71~1_combout  & ((\U2|dp|AL|Selector13~2_combout ))) # 
// (\U2|dp|RF|Mux71~1_combout  & (IO_datain[2]))) ) ) ) # ( !\U2|dp|RF|Mux13~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & (((\U2|dp|RF|Mux71~1_combout )))) # 
// (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & ((\U2|dp|AL|Selector13~2_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (IO_datain[2])))) ) ) ) # ( \U2|dp|RF|Mux13~0_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & (((!\U2|dp|RF|Mux71~1_combout )))) # (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & ((\U2|dp|AL|Selector13~2_combout 
// ))) # (\U2|dp|RF|Mux71~1_combout  & (IO_datain[2])))) ) ) ) # ( !\U2|dp|RF|Mux13~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & 
// ((\U2|dp|AL|Selector13~2_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (IO_datain[2])))) ) ) )

	.dataa(!IO_datain[2]),
	.datab(!\U2|dp|RF|Mux71~0_combout ),
	.datac(!\U2|dp|AL|Selector13~2_combout ),
	.datad(!\U2|dp|RF|Mux71~1_combout ),
	.datae(!\U2|dp|RF|Mux13~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux69~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux69~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \U2|dp|RF|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N30
cyclonev_lcell_comb \U2|dp|RF|Decoder0~3 (
// Equation(s):
// \U2|dp|RF|Decoder0~3_combout  = ( \U2|dp|IR|out [11] & ( \U2|dp|IR|out [10] ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~3 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~3 .lut_mask = 64'h0000000033333333;
defparam \U2|dp|RF|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N32
dffeas \U2|dp|RF|MemoryFileL[3][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N15
cyclonev_lcell_comb \U2|dp|RF|Decoder0~1 (
// Equation(s):
// \U2|dp|RF|Decoder0~1_combout  = ( !\U2|dp|IR|out [11] & ( \U2|dp|IR|out [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~1 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U2|dp|RF|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N55
dffeas \U2|dp|RF|MemoryFileL[1][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux69~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N33
cyclonev_lcell_comb \U2|dp|RF|Decoder0~0 (
// Equation(s):
// \U2|dp|RF|Decoder0~0_combout  = ( !\U2|dp|IR|out [11] & ( !\U2|dp|IR|out [10] ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~0 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \U2|dp|RF|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N50
dffeas \U2|dp|RF|MemoryFileL[0][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux69~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N24
cyclonev_lcell_comb \U2|dp|RF|Decoder0~2 (
// Equation(s):
// \U2|dp|RF|Decoder0~2_combout  = ( \U2|dp|IR|out [11] & ( !\U2|dp|IR|out [10] ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~2 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U2|dp|RF|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N34
dffeas \U2|dp|RF|MemoryFileL[2][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux69~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N48
cyclonev_lcell_comb \U2|dp|RF|Mux13~0 (
// Equation(s):
// \U2|dp|RF|Mux13~0_combout  = ( \U2|dp|RF|MemoryFileL[0][2]~q  & ( \U2|dp|RF|MemoryFileL[2][2]~q  & ( (!\U2|dp|IR|out [10]) # ((!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[1][2]~q ))) # (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileL[3][2]~q ))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[0][2]~q  & ( \U2|dp|RF|MemoryFileL[2][2]~q  & ( (!\U2|dp|IR|out [10] & (((\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[1][2]~q ))) # (\U2|dp|IR|out [11] & 
// (\U2|dp|RF|MemoryFileL[3][2]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFileL[0][2]~q  & ( !\U2|dp|RF|MemoryFileL[2][2]~q  & ( (!\U2|dp|IR|out [10] & (((!\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[1][2]~q ))) # 
// (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileL[3][2]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][2]~q  & ( !\U2|dp|RF|MemoryFileL[2][2]~q  & ( (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[1][2]~q ))) # (\U2|dp|IR|out [11] & 
// (\U2|dp|RF|MemoryFileL[3][2]~q )))) ) ) )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(!\U2|dp|RF|MemoryFileL[3][2]~q ),
	.datac(!\U2|dp|IR|out [11]),
	.datad(!\U2|dp|RF|MemoryFileL[1][2]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[0][2]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux13~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux13~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \U2|dp|RF|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N30
cyclonev_lcell_comb \U2|ctrl|Selector19~1 (
// Equation(s):
// \U2|ctrl|Selector19~1_combout  = ( !\U1|memDataReady~q  & ( (\ExternalReset~input_o  & (((\U2|ctrl|Nstate.incpc~0_combout  & (\U2|ctrl|Pstate.exec1~q  & !\U2|dp|IR|out [12]))) # (\U2|ctrl|Pstate.exec1lda~q ))) ) ) # ( \U1|memDataReady~q  & ( 
// (\U2|ctrl|Nstate.incpc~0_combout  & (\ExternalReset~input_o  & (\U2|ctrl|Pstate.memread~q  & ((!\U2|dp|IR|out [12]))))) ) )

	.dataa(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Pstate.memread~q ),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(!\U1|memDataReady~q ),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(!\U2|ctrl|Pstate.exec1lda~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector19~1 .extended_lut = "on";
defparam \U2|ctrl|Selector19~1 .lut_mask = 64'h0313010103030000;
defparam \U2|ctrl|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N32
dffeas \U2|ctrl|Rs_on_AddressUnitRSide (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Rs_on_AddressUnitRSide .is_wysiwyg = "true";
defparam \U2|ctrl|Rs_on_AddressUnitRSide .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N9
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~0_combout  = ( \U2|ctrl|Rs_on_AddressUnitRSide~q  & ( !\U2|ctrl|PCplus1~q  ) ) # ( !\U2|ctrl|Rs_on_AddressUnitRSide~q  & ( (\U2|ctrl|RplusI~q  & !\U2|ctrl|PCplus1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|RplusI~q ),
	.datad(!\U2|ctrl|PCplus1~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~0 .lut_mask = 64'h0F000F00FF00FF00;
defparam \U2|dp|AU|AL|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~13 (
// Equation(s):
// \U2|dp|AU|AL|Add1~13_sumout  = SUM(( \U2|dp|AU|PC|out [0] ) + ( VCC ) + ( !VCC ))
// \U2|dp|AU|AL|Add1~14  = CARRY(( \U2|dp|AU|PC|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~13_sumout ),
	.cout(\U2|dp|AU|AL|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~13 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \U2|dp|AU|AL|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N3
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~17 (
// Equation(s):
// \U2|dp|AU|AL|Add1~17_sumout  = SUM(( \U2|dp|AU|PC|out [1] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~14  ))
// \U2|dp|AU|AL|Add1~18  = CARRY(( \U2|dp|AU|PC|out [1] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~14  ))

	.dataa(!\U2|dp|AU|PC|out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~17_sumout ),
	.cout(\U2|dp|AU|AL|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~17 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N6
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~21 (
// Equation(s):
// \U2|dp|AU|AL|Add1~21_sumout  = SUM(( \U2|dp|AU|PC|out [2] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~18  ))
// \U2|dp|AU|AL|Add1~22  = CARRY(( \U2|dp|AU|PC|out [2] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~18  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~21_sumout ),
	.cout(\U2|dp|AU|AL|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~21 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N54
cyclonev_lcell_comb \U2|dp|RF|Mux29~0 (
// Equation(s):
// \U2|dp|RF|Mux29~0_combout  = ( \U2|dp|RF|MemoryFileL[1][2]~q  & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][2]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[3][2]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][2]~q  & ( 
// \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][2]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[3][2]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFileL[1][2]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileL[0][2]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][2]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|RF|MemoryFileL[0][2]~q  & !\U2|dp|IR|out [8]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[2][2]~q ),
	.datab(!\U2|dp|RF|MemoryFileL[3][2]~q ),
	.datac(!\U2|dp|RF|MemoryFileL[0][2]~q ),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFileL[1][2]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux29~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux29~0 .lut_mask = 64'h0F000FFF55335533;
defparam \U2|dp|RF|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Selector13~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector13~0_combout  = ( \U2|dp|IR|out [2] & ( \U2|dp|RF|Mux29~0_combout  & ( ((!\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|AU|AL|Add1~21_sumout ))) # (\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|RF|Mux13~0_combout ))) # 
// (\U2|dp|AU|AL|Selector15~0_combout ) ) ) ) # ( !\U2|dp|IR|out [2] & ( \U2|dp|RF|Mux29~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & (((!\U2|dp|AU|AL|Selector15~0_combout  & \U2|dp|AU|AL|Add1~21_sumout )))) # (\U2|dp|AU|AL|Selector3~1_combout  & 
// (((\U2|dp|AU|AL|Selector15~0_combout )) # (\U2|dp|RF|Mux13~0_combout ))) ) ) ) # ( \U2|dp|IR|out [2] & ( !\U2|dp|RF|Mux29~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & (((\U2|dp|AU|AL|Add1~21_sumout ) # (\U2|dp|AU|AL|Selector15~0_combout )))) # 
// (\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|RF|Mux13~0_combout  & (!\U2|dp|AU|AL|Selector15~0_combout ))) ) ) ) # ( !\U2|dp|IR|out [2] & ( !\U2|dp|RF|Mux29~0_combout  & ( (!\U2|dp|AU|AL|Selector15~0_combout  & ((!\U2|dp|AU|AL|Selector3~1_combout  & 
// ((\U2|dp|AU|AL|Add1~21_sumout ))) # (\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|RF|Mux13~0_combout )))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~1_combout ),
	.datab(!\U2|dp|RF|Mux13~0_combout ),
	.datac(!\U2|dp|AU|AL|Selector15~0_combout ),
	.datad(!\U2|dp|AU|AL|Add1~21_sumout ),
	.datae(!\U2|dp|IR|out [2]),
	.dataf(!\U2|dp|RF|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector13~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector13~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \U2|dp|AU|AL|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N51
cyclonev_lcell_comb \U2|dp|AU|AL|Selector13~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector13~1_combout  = ( \U2|dp|AU|AL|Selector13~0_combout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & (((\U2|dp|AU|PC|out [2])) # (\U2|dp|AU|AL|Selector15~3_combout ))) # (\U2|dp|AU|AL|Selector15~2_combout  & 
// (!\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Add0~21_sumout ))) ) ) # ( !\U2|dp|AU|AL|Selector13~0_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((!\U2|dp|AU|AL|Selector15~2_combout  & ((\U2|dp|AU|PC|out [2]))) # 
// (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~21_sumout )))) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datab(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datac(!\U2|dp|AU|AL|Add0~21_sumout ),
	.datad(!\U2|dp|AU|PC|out [2]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector13~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector13~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \U2|dp|AU|AL|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y42_N53
dffeas \U2|dp|AU|PC|out[3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[3] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N9
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~25 (
// Equation(s):
// \U2|dp|AU|AL|Add0~25_sumout  = SUM(( \U2|dp|IR|out [3] ) + ( \U2|dp|AU|PC|out [3] ) + ( \U2|dp|AU|AL|Add0~22  ))
// \U2|dp|AU|AL|Add0~26  = CARRY(( \U2|dp|IR|out [3] ) + ( \U2|dp|AU|PC|out [3] ) + ( \U2|dp|AU|AL|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [3]),
	.datad(!\U2|dp|IR|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~25_sumout ),
	.cout(\U2|dp|AU|AL|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~25 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \U2|dp|AU|AL|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y44_N32
dffeas \U2|dp|RF|MemoryFileL[0][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux68~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N53
dffeas \U2|dp|RF|MemoryFileL[2][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux68~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y44_N14
dffeas \U2|dp|RF|MemoryFileL[3][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N6
cyclonev_lcell_comb \U2|dp|RF|Mux28~0 (
// Equation(s):
// \U2|dp|RF|Mux28~0_combout  = ( \U2|dp|RF|MemoryFileL[1][3]~q  & ( \U2|dp|RF|MemoryFileL[3][3]~q  & ( ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[0][3]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileL[2][3]~q )))) # (\U2|dp|IR|out [8]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][3]~q  & ( \U2|dp|RF|MemoryFileL[3][3]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[0][3]~q  & (!\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileL[2][3]~q ) # (\U2|dp|IR|out [8])))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[1][3]~q  & ( !\U2|dp|RF|MemoryFileL[3][3]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFileL[0][3]~q ))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8] & \U2|dp|RF|MemoryFileL[2][3]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][3]~q  & ( !\U2|dp|RF|MemoryFileL[3][3]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[0][3]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileL[2][3]~q ))))) ) ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|RF|MemoryFileL[0][3]~q ),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|RF|MemoryFileL[2][3]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[1][3]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux28~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux28~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \U2|dp|RF|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N9
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~25 (
// Equation(s):
// \U2|dp|AU|AL|Add1~25_sumout  = SUM(( \U2|dp|AU|PC|out [3] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~22  ))
// \U2|dp|AU|AL|Add1~26  = CARRY(( \U2|dp|AU|PC|out [3] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~22  ))

	.dataa(!\U2|dp|AU|PC|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~25_sumout ),
	.cout(\U2|dp|AU|AL|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~25 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N30
cyclonev_lcell_comb \U2|dp|AU|AL|Selector12~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector12~0_combout  = ( \U2|dp|AU|AL|Selector3~1_combout  & ( \U2|dp|IR|out [3] & ( (!\U2|dp|AU|AL|Selector15~0_combout  & ((\U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|AU|AL|Selector15~0_combout  & (\U2|dp|RF|Mux28~0_combout )) ) ) ) # ( 
// !\U2|dp|AU|AL|Selector3~1_combout  & ( \U2|dp|IR|out [3] & ( (\U2|dp|AU|AL|Selector15~0_combout ) # (\U2|dp|AU|AL|Add1~25_sumout ) ) ) ) # ( \U2|dp|AU|AL|Selector3~1_combout  & ( !\U2|dp|IR|out [3] & ( (!\U2|dp|AU|AL|Selector15~0_combout  & 
// ((\U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|AU|AL|Selector15~0_combout  & (\U2|dp|RF|Mux28~0_combout )) ) ) ) # ( !\U2|dp|AU|AL|Selector3~1_combout  & ( !\U2|dp|IR|out [3] & ( (\U2|dp|AU|AL|Add1~25_sumout  & !\U2|dp|AU|AL|Selector15~0_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux28~0_combout ),
	.datab(!\U2|dp|AU|AL|Add1~25_sumout ),
	.datac(!\U2|dp|AU|AL|Selector15~0_combout ),
	.datad(!\U2|dp|RF|Mux12~0_combout ),
	.datae(!\U2|dp|AU|AL|Selector3~1_combout ),
	.dataf(!\U2|dp|IR|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector12~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector12~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \U2|dp|AU|AL|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N51
cyclonev_lcell_comb \U2|dp|AU|AL|Selector12~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector12~1_combout  = ( \U2|dp|AU|AL|Selector12~0_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((!\U2|dp|AU|AL|Selector15~2_combout  & ((\U2|dp|AU|PC|out [3]))) # (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~25_sumout 
// )))) # (\U2|dp|AU|AL|Selector15~3_combout  & (!\U2|dp|AU|AL|Selector15~2_combout )) ) ) # ( !\U2|dp|AU|AL|Selector12~0_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((!\U2|dp|AU|AL|Selector15~2_combout  & ((\U2|dp|AU|PC|out [3]))) # 
// (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~25_sumout )))) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datab(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datac(!\U2|dp|AU|AL|Add0~25_sumout ),
	.datad(!\U2|dp|AU|PC|out [3]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector12~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector12~1 .lut_mask = 64'h028A028A46CE46CE;
defparam \U2|dp|AU|AL|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y42_N56
dffeas \U2|dp|AU|PC|out[4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[4] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N12
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~29 (
// Equation(s):
// \U2|dp|AU|AL|Add1~29_sumout  = SUM(( \U2|dp|AU|PC|out [4] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~26  ))
// \U2|dp|AU|AL|Add1~30  = CARRY(( \U2|dp|AU|PC|out [4] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~29_sumout ),
	.cout(\U2|dp|AU|AL|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~29 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y44_N22
dffeas \IO_datain[4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[4] .is_wysiwyg = "true";
defparam \IO_datain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N24
cyclonev_lcell_comb \U2|ctrl|IRload~0 (
// Equation(s):
// \U2|ctrl|IRload~0_combout  = ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.fetch~q  & \ExternalReset~input_o ) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|Pstate.fetch~q ),
	.datac(!\ExternalReset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|IRload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|IRload~0 .extended_lut = "off";
defparam \U2|ctrl|IRload~0 .lut_mask = 64'h0000000003030303;
defparam \U2|ctrl|IRload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N26
dffeas \U2|ctrl|IRload (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|IRload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|IRload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|IRload .is_wysiwyg = "true";
defparam \U2|ctrl|IRload .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y43_N11
dffeas \U2|dp|IR|out[4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[4] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y45_N40
dffeas \U2|dp|RF|MemoryFileL[2][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux67~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y43_N19
dffeas \U2|dp|RF|MemoryFileL[0][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux67~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y45_N2
dffeas \U2|dp|RF|MemoryFileL[1][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux67~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N0
cyclonev_lcell_comb \U2|dp|RF|Mux27~0 (
// Equation(s):
// \U2|dp|RF|Mux27~0_combout  = ( \U2|dp|RF|MemoryFileL[1][4]~q  & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[2][4]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[3][4]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][4]~q  & ( 
// \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[2][4]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[3][4]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileL[1][4]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileL[0][4]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][4]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|RF|MemoryFileL[0][4]~q  & !\U2|dp|IR|out [8]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[3][4]~q ),
	.datab(!\U2|dp|RF|MemoryFileL[2][4]~q ),
	.datac(!\U2|dp|RF|MemoryFileL[0][4]~q ),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFileL[1][4]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux27~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux27~0 .lut_mask = 64'h0F000FFF33553355;
defparam \U2|dp|RF|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y44_N11
dffeas \IO_datain[1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[1] .is_wysiwyg = "true";
defparam \IO_datain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N42
cyclonev_lcell_comb \U2|dp|RF|Mux70~0 (
// Equation(s):
// \U2|dp|RF|Mux70~0_combout  = ( \U2|dp|RF|Mux71~1_combout  & ( \U2|dp|RF|Mux14~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ))) # (\U2|dp|RF|Mux71~0_combout  & 
// (IO_datain[1])) ) ) ) # ( !\U2|dp|RF|Mux71~1_combout  & ( \U2|dp|RF|Mux14~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout ) # (\U2|dp|AL|Selector14~2_combout ) ) ) ) # ( \U2|dp|RF|Mux71~1_combout  & ( !\U2|dp|RF|Mux14~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout 
//  & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ))) # (\U2|dp|RF|Mux71~0_combout  & (IO_datain[1])) ) ) ) # ( !\U2|dp|RF|Mux71~1_combout  & ( !\U2|dp|RF|Mux14~0_combout  & ( (\U2|dp|AL|Selector14~2_combout  & 
// \U2|dp|RF|Mux71~0_combout ) ) ) )

	.dataa(!IO_datain[1]),
	.datab(!\U2|dp|AL|Selector14~2_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\U2|dp|RF|Mux71~0_combout ),
	.datae(!\U2|dp|RF|Mux71~1_combout ),
	.dataf(!\U2|dp|RF|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux70~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux70~0 .lut_mask = 64'h00330F55FF330F55;
defparam \U2|dp|RF|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N2
dffeas \U2|dp|RF|MemoryFileL[0][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux70~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y43_N28
dffeas \U2|dp|RF|MemoryFileL[2][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux70~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N44
dffeas \U2|dp|RF|MemoryFileL[3][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N38
dffeas \U2|dp|RF|MemoryFileL[1][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux70~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N36
cyclonev_lcell_comb \U2|dp|RF|Mux30~0 (
// Equation(s):
// \U2|dp|RF|Mux30~0_combout  = ( \U2|dp|RF|MemoryFileL[1][1]~q  & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][1]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[3][1]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][1]~q  & ( 
// \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][1]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[3][1]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFileL[1][1]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileL[0][1]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][1]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|RF|MemoryFileL[0][1]~q  & !\U2|dp|IR|out [8]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[0][1]~q ),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|RF|MemoryFileL[2][1]~q ),
	.datad(!\U2|dp|RF|MemoryFileL[3][1]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[1][1]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux30~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux30~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \U2|dp|RF|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y44_N32
dffeas \U2|dp|RF|MemoryFileL[1][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux71~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N16
dffeas \U2|dp|RF|MemoryFileL[0][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux71~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y43_N38
dffeas \U2|dp|RF|MemoryFileL[3][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux71~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N36
cyclonev_lcell_comb \U2|dp|RF|Mux31~0 (
// Equation(s):
// \U2|dp|RF|Mux31~0_combout  = ( \U2|dp|RF|MemoryFileL[2][0]~q  & ( \U2|dp|RF|MemoryFileL[3][0]~q  & ( ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[0][0]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[1][0]~q ))) # (\U2|dp|IR|out [9]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[2][0]~q  & ( \U2|dp|RF|MemoryFileL[3][0]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|RF|MemoryFileL[0][0]~q  & !\U2|dp|IR|out [9])))) # (\U2|dp|IR|out [8] & (((\U2|dp|IR|out [9])) # (\U2|dp|RF|MemoryFileL[1][0]~q ))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[2][0]~q  & ( !\U2|dp|RF|MemoryFileL[3][0]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|IR|out [9]) # (\U2|dp|RF|MemoryFileL[0][0]~q )))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[1][0]~q  & ((!\U2|dp|IR|out [9])))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[2][0]~q  & ( !\U2|dp|RF|MemoryFileL[3][0]~q  & ( (!\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[0][0]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[1][0]~q )))) ) ) )

	.dataa(!\U2|dp|IR|out [8]),
	.datab(!\U2|dp|RF|MemoryFileL[1][0]~q ),
	.datac(!\U2|dp|RF|MemoryFileL[0][0]~q ),
	.datad(!\U2|dp|IR|out [9]),
	.datae(!\U2|dp|RF|MemoryFileL[2][0]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux31~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux31~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \U2|dp|RF|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N39
cyclonev_lcell_comb \U2|ctrl|SRload~0 (
// Equation(s):
// \U2|ctrl|SRload~0_combout  = ( \U2|dp|IR|out [12] & ( (!\U2|dp|IR|out [15] & (!\U2|dp|IR|out [14] $ (((!\U2|dp|IR|out [13]))))) # (\U2|dp|IR|out [15] & (\U2|dp|IR|out [14] & (\U2|dp|IR|out [9] & \U2|dp|IR|out [13]))) ) ) # ( !\U2|dp|IR|out [12] & ( 
// (!\U2|dp|IR|out [15] & ((!\U2|dp|IR|out [14]) # (!\U2|dp|IR|out [13]))) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [9]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|SRload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|SRload~0 .extended_lut = "off";
defparam \U2|ctrl|SRload~0 .lut_mask = 64'hFA00FA005A015A01;
defparam \U2|ctrl|SRload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N3
cyclonev_lcell_comb \U2|ctrl|SRload~1 (
// Equation(s):
// \U2|ctrl|SRload~1_combout  = (\U2|ctrl|Pstate.memread~q  & (\U1|memDataReady~q  & (!\U2|ctrl|SRload~0_combout  & \ExternalReset~input_o )))

	.dataa(!\U2|ctrl|Pstate.memread~q ),
	.datab(!\U1|memDataReady~q ),
	.datac(!\U2|ctrl|SRload~0_combout ),
	.datad(!\ExternalReset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|SRload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|SRload~1 .extended_lut = "off";
defparam \U2|ctrl|SRload~1 .lut_mask = 64'h0010001000100010;
defparam \U2|ctrl|SRload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N5
dffeas \U2|ctrl|SRload (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|SRload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|SRload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|SRload .is_wysiwyg = "true";
defparam \U2|ctrl|SRload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N36
cyclonev_lcell_comb \U2|dp|AL|Equal9~1 (
// Equation(s):
// \U2|dp|AL|Equal9~1_combout  = ( \U2|dp|AL|Equal9~0_combout  & ( (!\U2|ctrl|AandB~q  & \U2|dp|AL|Equal7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|AandB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal9~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal9~1 .lut_mask = 64'h0000000000F000F0;
defparam \U2|dp|AL|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3] = ( \U2|ctrl|WriteMem~q  & ( (\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & \U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3] .lut_mask = 64'h0000000000110011;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N57
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = ( \U2|dp|AU|AL|Selector0~5_combout  & ( (\U2|dp|AU|AL|Selector2~1_combout  & \U2|dp|AU|AL|Selector1~1_combout ) ) )

	.dataa(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N33
cyclonev_lcell_comb \U2|dp|AL|Equal1~1 (
// Equation(s):
// \U2|dp|AL|Equal1~1_combout  = ( \U2|ctrl|AandB~q  & ( (!\U2|ctrl|AsubB~q  & (!\U2|ctrl|AmulB~q  & (!\U2|ctrl|AcmpB~q  & \U2|dp|AL|Equal7~0_combout ))) ) )

	.dataa(!\U2|ctrl|AsubB~q ),
	.datab(!\U2|ctrl|AmulB~q ),
	.datac(!\U2|ctrl|AcmpB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|AandB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal1~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal1~1 .lut_mask = 64'h0000000000800080;
defparam \U2|dp|AL|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y43_N4
dffeas \IO_datain[6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[6] .is_wysiwyg = "true";
defparam \IO_datain[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y44_N50
dffeas \U2|dp|RF|MemoryFileL[3][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y44_N43
dffeas \U2|dp|RF|MemoryFileL[1][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux65~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y44_N41
dffeas \U2|dp|RF|MemoryFileL[2][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux65~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N36
cyclonev_lcell_comb \U2|dp|RF|Mux9~0 (
// Equation(s):
// \U2|dp|RF|Mux9~0_combout  = ( \U2|dp|RF|MemoryFileL[0][6]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][6]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][6]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][6]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][6]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][6]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileL[0][6]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileL[1][6]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][6]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFileL[1][6]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[3][6]~q ),
	.datab(!\U2|dp|RF|MemoryFileL[1][6]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileL[2][6]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[0][6]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux9~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux9~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \U2|dp|RF|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N48
cyclonev_lcell_comb \U2|dp|RF|Mux65~0 (
// Equation(s):
// \U2|dp|RF|Mux65~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( \U2|dp|RF|Mux9~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout ) # ((!\U2|dp|RF|Mux71~1_combout  & ((\U2|dp|AL|Selector9~2_combout ))) # 
// (\U2|dp|RF|Mux71~1_combout  & (IO_datain[6]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( \U2|dp|RF|Mux9~0_combout  & ( (!\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout ) # 
// (\U2|dp|AL|Selector9~2_combout )))) # (\U2|dp|RF|Mux71~1_combout  & (IO_datain[6] & (\U2|dp|RF|Mux71~0_combout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( !\U2|dp|RF|Mux9~0_combout  & ( 
// (!\U2|dp|RF|Mux71~1_combout  & (((\U2|dp|RF|Mux71~0_combout  & \U2|dp|AL|Selector9~2_combout )))) # (\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout )) # (IO_datain[6]))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( !\U2|dp|RF|Mux9~0_combout  & ( (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & ((\U2|dp|AL|Selector9~2_combout ))) # (\U2|dp|RF|Mux71~1_combout  & 
// (IO_datain[6])))) ) ) )

	.dataa(!IO_datain[6]),
	.datab(!\U2|dp|RF|Mux71~1_combout ),
	.datac(!\U2|dp|RF|Mux71~0_combout ),
	.datad(!\U2|dp|AL|Selector9~2_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|RF|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux65~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux65~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \U2|dp|RF|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y44_N38
dffeas \U2|dp|RF|MemoryFileL[0][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux65~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N42
cyclonev_lcell_comb \U2|dp|RF|Mux25~0 (
// Equation(s):
// \U2|dp|RF|Mux25~0_combout  = ( \U2|dp|RF|MemoryFileL[1][6]~q  & ( \U2|dp|RF|MemoryFileL[3][6]~q  & ( ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[0][6]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileL[2][6]~q )))) # (\U2|dp|IR|out [8]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][6]~q  & ( \U2|dp|RF|MemoryFileL[3][6]~q  & ( (!\U2|dp|IR|out [9] & (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[0][6]~q ))) # (\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileL[2][6]~q )) # (\U2|dp|IR|out [8]))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[1][6]~q  & ( !\U2|dp|RF|MemoryFileL[3][6]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileL[0][6]~q )) # (\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[2][6]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][6]~q  & ( !\U2|dp|RF|MemoryFileL[3][6]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[0][6]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileL[2][6]~q ))))) ) ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|RF|MemoryFileL[0][6]~q ),
	.datad(!\U2|dp|RF|MemoryFileL[2][6]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[1][6]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux25~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux25~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \U2|dp|RF|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N24
cyclonev_lcell_comb \U2|dp|OpndBus[6]~7 (
// Equation(s):
// \U2|dp|OpndBus[6]~7_combout  = ( \U2|dp|RF|Mux25~0_combout  & ( (\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|IR|out [6]) ) ) # ( !\U2|dp|RF|Mux25~0_combout  & ( (\U2|dp|IR|out [6] & !\U2|ctrl|RFright_on_OpndBus~q ) ) )

	.dataa(!\U2|dp|IR|out [6]),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[6]~7 .extended_lut = "off";
defparam \U2|dp|OpndBus[6]~7 .lut_mask = 64'h4444444477777777;
defparam \U2|dp|OpndBus[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y43_N40
dffeas \IO_datain[7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[7] .is_wysiwyg = "true";
defparam \IO_datain[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N36
cyclonev_lcell_comb \U2|dp|RF|Mux64~0 (
// Equation(s):
// \U2|dp|RF|Mux64~0_combout  = ( \U2|dp|RF|Mux71~1_combout  & ( \U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout )) # (\U2|dp|RF|Mux71~0_combout  & 
// ((IO_datain[7]))) ) ) ) # ( !\U2|dp|RF|Mux71~1_combout  & ( \U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout ) # (\U2|dp|AL|Selector8~2_combout ) ) ) ) # ( \U2|dp|RF|Mux71~1_combout  & ( !\U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout  
// & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout )) # (\U2|dp|RF|Mux71~0_combout  & ((IO_datain[7]))) ) ) ) # ( !\U2|dp|RF|Mux71~1_combout  & ( !\U2|dp|RF|Mux8~0_combout  & ( (\U2|dp|AL|Selector8~2_combout  & 
// \U2|dp|RF|Mux71~0_combout ) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\U2|dp|AL|Selector8~2_combout ),
	.datac(!\U2|dp|RF|Mux71~0_combout ),
	.datad(!IO_datain[7]),
	.datae(!\U2|dp|RF|Mux71~1_combout ),
	.dataf(!\U2|dp|RF|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux64~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux64~0 .lut_mask = 64'h0303505FF3F3505F;
defparam \U2|dp|RF|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N59
dffeas \U2|dp|RF|MemoryFileL[0][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux64~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N49
dffeas \U2|dp|RF|MemoryFileL[2][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux64~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N2
dffeas \U2|dp|RF|MemoryFileL[1][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux64~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N38
dffeas \U2|dp|RF|MemoryFileL[3][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N0
cyclonev_lcell_comb \U2|dp|RF|Mux8~0 (
// Equation(s):
// \U2|dp|RF|Mux8~0_combout  = ( \U2|dp|RF|MemoryFileL[1][7]~q  & ( \U2|dp|RF|MemoryFileL[3][7]~q  & ( ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileL[0][7]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[2][7]~q )))) # (\U2|dp|IR|out [10]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][7]~q  & ( \U2|dp|RF|MemoryFileL[3][7]~q  & ( (!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileL[0][7]~q  & (!\U2|dp|IR|out [10]))) # (\U2|dp|IR|out [11] & (((\U2|dp|RF|MemoryFileL[2][7]~q ) # (\U2|dp|IR|out [10])))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[1][7]~q  & ( !\U2|dp|RF|MemoryFileL[3][7]~q  & ( (!\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10])) # (\U2|dp|RF|MemoryFileL[0][7]~q ))) # (\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFileL[2][7]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][7]~q  & ( !\U2|dp|RF|MemoryFileL[3][7]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileL[0][7]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[2][7]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[0][7]~q ),
	.datab(!\U2|dp|IR|out [11]),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileL[2][7]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[1][7]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux8~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux8~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \U2|dp|RF|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N48
cyclonev_lcell_comb \U2|dp|RF|Mux24~0 (
// Equation(s):
// \U2|dp|RF|Mux24~0_combout  = ( \U2|dp|RF|MemoryFileL[2][7]~q  & ( \U2|dp|RF|MemoryFileL[0][7]~q  & ( (!\U2|dp|IR|out [8]) # ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[1][7]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileL[3][7]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[2][7]~q  & ( \U2|dp|RF|MemoryFileL[0][7]~q  & ( (!\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFileL[1][7]~q ))) # (\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileL[3][7]~q  & \U2|dp|IR|out [8])))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[2][7]~q  & ( !\U2|dp|RF|MemoryFileL[0][7]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[1][7]~q  & ((\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFileL[3][7]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[2][7]~q  & ( !\U2|dp|RF|MemoryFileL[0][7]~q  & ( (\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileL[1][7]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileL[3][7]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[1][7]~q ),
	.datab(!\U2|dp|RF|MemoryFileL[3][7]~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFileL[2][7]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux24~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux24~0 .lut_mask = 64'h00530F53F053FF53;
defparam \U2|dp|RF|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N42
cyclonev_lcell_comb \U2|dp|OpndBus[7]~8 (
// Equation(s):
// \U2|dp|OpndBus[7]~8_combout  = ( \U2|dp|RF|Mux24~0_combout  & ( (\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|IR|out [7]) ) ) # ( !\U2|dp|RF|Mux24~0_combout  & ( (\U2|dp|IR|out [7] & !\U2|ctrl|RFright_on_OpndBus~q ) ) )

	.dataa(!\U2|dp|IR|out [7]),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[7]~8 .extended_lut = "off";
defparam \U2|dp|OpndBus[7]~8 .lut_mask = 64'h4444444477777777;
defparam \U2|dp|OpndBus[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N42
cyclonev_lcell_comb \U2|dp|AL|Selector8~1 (
// Equation(s):
// \U2|dp|AL|Selector8~1_combout  = ( \U2|dp|OpndBus[7]~8_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|OpndBus[6]~7_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux8~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[7]~8_combout  & ( 
// \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|OpndBus[6]~7_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux8~0_combout ) ) ) ) # ( \U2|dp|OpndBus[7]~8_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (!\U2|dp|AL|Equal1~1_combout  & 
// (\U2|dp|OpndBus[6]~7_combout  & ((\U2|dp|AL|Equal4~0_combout )))) # (\U2|dp|AL|Equal1~1_combout  & (((\U2|dp|OpndBus[6]~7_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux8~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[7]~8_combout  & ( 
// !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[6]~7_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|OpndBus[6]~7_combout ),
	.datac(!\U2|dp|RF|Mux8~0_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|OpndBus[7]~8_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~1 .lut_mask = 64'h003305370F3F0F3F;
defparam \U2|dp|AL|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y42_N47
dffeas \U2|dp|IR|out[5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[5] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y43_N16
dffeas \U2|dp|RF|MemoryFileL[2][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux66~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y44_N25
dffeas \U2|dp|RF|MemoryFileL[1][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux66~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y44_N20
dffeas \U2|dp|RF|MemoryFileL[0][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux66~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[0][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N24
cyclonev_lcell_comb \U2|dp|RF|Mux26~0 (
// Equation(s):
// \U2|dp|RF|Mux26~0_combout  = ( \U2|dp|RF|MemoryFileL[1][5]~q  & ( \U2|dp|RF|MemoryFileL[0][5]~q  & ( (!\U2|dp|IR|out [9]) # ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][5]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[3][5]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][5]~q  & ( \U2|dp|RF|MemoryFileL[0][5]~q  & ( (!\U2|dp|IR|out [8] & (((!\U2|dp|IR|out [9])) # (\U2|dp|RF|MemoryFileL[2][5]~q ))) # (\U2|dp|IR|out [8] & (((\U2|dp|IR|out [9] & \U2|dp|RF|MemoryFileL[3][5]~q )))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[1][5]~q  & ( !\U2|dp|RF|MemoryFileL[0][5]~q  & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][5]~q  & (\U2|dp|IR|out [9]))) # (\U2|dp|IR|out [8] & (((!\U2|dp|IR|out [9]) # (\U2|dp|RF|MemoryFileL[3][5]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[1][5]~q  & ( !\U2|dp|RF|MemoryFileL[0][5]~q  & ( (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileL[2][5]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileL[3][5]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[2][5]~q ),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|RF|MemoryFileL[3][5]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[1][5]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux26~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux26~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \U2|dp|RF|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N0
cyclonev_lcell_comb \U2|dp|AL|Add0~38 (
// Equation(s):
// \U2|dp|AL|Add0~38_cout  = CARRY(( \U2|dp|SR|Cout~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U2|dp|SR|Cout~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U2|dp|AL|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~38 .extended_lut = "off";
defparam \U2|dp|AL|Add0~38 .lut_mask = 64'h0000000000003333;
defparam \U2|dp|AL|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N3
cyclonev_lcell_comb \U2|dp|AL|Add0~1 (
// Equation(s):
// \U2|dp|AL|Add0~1_sumout  = SUM(( \U2|dp|RF|Mux15~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux31~0_combout ))) ) + ( \U2|dp|AL|Add0~38_cout  ))
// \U2|dp|AL|Add0~2  = CARRY(( \U2|dp|RF|Mux15~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux31~0_combout ))) ) + ( \U2|dp|AL|Add0~38_cout  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|dp|RF|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux31~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~1_sumout ),
	.cout(\U2|dp|AL|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~1 .extended_lut = "off";
defparam \U2|dp|AL|Add0~1 .lut_mask = 64'h0000F5A0000000FF;
defparam \U2|dp|AL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N6
cyclonev_lcell_comb \U2|dp|AL|Add0~5 (
// Equation(s):
// \U2|dp|AL|Add0~5_sumout  = SUM(( \U2|dp|RF|Mux14~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux30~0_combout ))) ) + ( \U2|dp|AL|Add0~2  ))
// \U2|dp|AL|Add0~6  = CARRY(( \U2|dp|RF|Mux14~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux30~0_combout ))) ) + ( \U2|dp|AL|Add0~2  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|dp|RF|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux30~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~5_sumout ),
	.cout(\U2|dp|AL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~5 .extended_lut = "off";
defparam \U2|dp|AL|Add0~5 .lut_mask = 64'h0000F5A0000000FF;
defparam \U2|dp|AL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N9
cyclonev_lcell_comb \U2|dp|AL|Add0~9 (
// Equation(s):
// \U2|dp|AL|Add0~9_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [2])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux29~0_combout ))) ) + ( \U2|dp|RF|Mux13~0_combout  ) + ( \U2|dp|AL|Add0~6  ))
// \U2|dp|AL|Add0~10  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [2])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux29~0_combout ))) ) + ( \U2|dp|RF|Mux13~0_combout  ) + ( \U2|dp|AL|Add0~6  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [2]),
	.datac(!\U2|dp|RF|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~9_sumout ),
	.cout(\U2|dp|AL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~9 .extended_lut = "off";
defparam \U2|dp|AL|Add0~9 .lut_mask = 64'h0000FF0000002727;
defparam \U2|dp|AL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N12
cyclonev_lcell_comb \U2|dp|AL|Add0~13 (
// Equation(s):
// \U2|dp|AL|Add0~13_sumout  = SUM(( \U2|dp|RF|Mux12~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux28~0_combout ))) ) + ( \U2|dp|AL|Add0~10  ))
// \U2|dp|AL|Add0~14  = CARRY(( \U2|dp|RF|Mux12~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux28~0_combout ))) ) + ( \U2|dp|AL|Add0~10  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux28~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~13_sumout ),
	.cout(\U2|dp|AL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~13 .extended_lut = "off";
defparam \U2|dp|AL|Add0~13 .lut_mask = 64'h0000F5A0000000FF;
defparam \U2|dp|AL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N15
cyclonev_lcell_comb \U2|dp|AL|Add0~17 (
// Equation(s):
// \U2|dp|AL|Add0~17_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux27~0_combout ))) ) + ( \U2|dp|RF|Mux11~0_combout  ) + ( \U2|dp|AL|Add0~14  ))
// \U2|dp|AL|Add0~18  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux27~0_combout ))) ) + ( \U2|dp|RF|Mux11~0_combout  ) + ( \U2|dp|AL|Add0~14  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux11~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~17_sumout ),
	.cout(\U2|dp|AL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~17 .extended_lut = "off";
defparam \U2|dp|AL|Add0~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \U2|dp|AL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N18
cyclonev_lcell_comb \U2|dp|AL|Add0~21 (
// Equation(s):
// \U2|dp|AL|Add0~21_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux26~0_combout ))) ) + ( \U2|dp|RF|Mux10~0_combout  ) + ( \U2|dp|AL|Add0~18  ))
// \U2|dp|AL|Add0~22  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux26~0_combout ))) ) + ( \U2|dp|RF|Mux10~0_combout  ) + ( \U2|dp|AL|Add0~18  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [5]),
	.datac(!\U2|dp|RF|Mux10~0_combout ),
	.datad(!\U2|dp|RF|Mux26~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~21_sumout ),
	.cout(\U2|dp|AL|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~21 .extended_lut = "off";
defparam \U2|dp|AL|Add0~21 .lut_mask = 64'h0000F0F000002277;
defparam \U2|dp|AL|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N21
cyclonev_lcell_comb \U2|dp|AL|Add0~25 (
// Equation(s):
// \U2|dp|AL|Add0~25_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux25~0_combout ))) ) + ( \U2|dp|RF|Mux9~0_combout  ) + ( \U2|dp|AL|Add0~22  ))
// \U2|dp|AL|Add0~26  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux25~0_combout ))) ) + ( \U2|dp|RF|Mux9~0_combout  ) + ( \U2|dp|AL|Add0~22  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux9~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~25_sumout ),
	.cout(\U2|dp|AL|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~25 .extended_lut = "off";
defparam \U2|dp|AL|Add0~25 .lut_mask = 64'h0000FF0000000A5F;
defparam \U2|dp|AL|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N24
cyclonev_lcell_comb \U2|dp|AL|Add0~29 (
// Equation(s):
// \U2|dp|AL|Add0~29_sumout  = SUM(( \U2|dp|RF|Mux8~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux24~0_combout ))) ) + ( \U2|dp|AL|Add0~26  ))
// \U2|dp|AL|Add0~30  = CARRY(( \U2|dp|RF|Mux8~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux24~0_combout ))) ) + ( \U2|dp|AL|Add0~26  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|dp|RF|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux24~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~29_sumout ),
	.cout(\U2|dp|AL|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~29 .extended_lut = "off";
defparam \U2|dp|AL|Add0~29 .lut_mask = 64'h0000F5A0000000FF;
defparam \U2|dp|AL|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N45
cyclonev_lcell_comb \U2|dp|AL|Add2~17 (
// Equation(s):
// \U2|dp|AL|Add2~17_sumout  = SUM(( \U2|dp|RF|Mux11~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux27~0_combout ))) ) + ( \U2|dp|AL|Add2~14  ))
// \U2|dp|AL|Add2~18  = CARRY(( \U2|dp|RF|Mux11~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux27~0_combout ))) ) + ( \U2|dp|AL|Add2~14  ))

	.dataa(!\U2|dp|IR|out [4]),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|RF|Mux27~0_combout ),
	.datad(!\U2|dp|RF|Mux11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~17_sumout ),
	.cout(\U2|dp|AL|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~17 .extended_lut = "off";
defparam \U2|dp|AL|Add2~17 .lut_mask = 64'h00004747000000FF;
defparam \U2|dp|AL|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N48
cyclonev_lcell_comb \U2|dp|AL|Add2~21 (
// Equation(s):
// \U2|dp|AL|Add2~21_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux26~0_combout ))) ) + ( \U2|dp|RF|Mux10~0_combout  ) + ( \U2|dp|AL|Add2~18  ))
// \U2|dp|AL|Add2~22  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux26~0_combout ))) ) + ( \U2|dp|RF|Mux10~0_combout  ) + ( \U2|dp|AL|Add2~18  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux10~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~21_sumout ),
	.cout(\U2|dp|AL|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~21 .extended_lut = "off";
defparam \U2|dp|AL|Add2~21 .lut_mask = 64'h0000FF000000F3C0;
defparam \U2|dp|AL|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N51
cyclonev_lcell_comb \U2|dp|AL|Add2~25 (
// Equation(s):
// \U2|dp|AL|Add2~25_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux25~0_combout ))) ) + ( \U2|dp|RF|Mux9~0_combout  ) + ( \U2|dp|AL|Add2~22  ))
// \U2|dp|AL|Add2~26  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux25~0_combout ))) ) + ( \U2|dp|RF|Mux9~0_combout  ) + ( \U2|dp|AL|Add2~22  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux9~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~25_sumout ),
	.cout(\U2|dp|AL|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~25 .extended_lut = "off";
defparam \U2|dp|AL|Add2~25 .lut_mask = 64'h0000FF000000F3C0;
defparam \U2|dp|AL|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N54
cyclonev_lcell_comb \U2|dp|AL|Add2~29 (
// Equation(s):
// \U2|dp|AL|Add2~29_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux24~0_combout ))) ) + ( \U2|dp|RF|Mux8~0_combout  ) + ( \U2|dp|AL|Add2~26  ))
// \U2|dp|AL|Add2~30  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux24~0_combout ))) ) + ( \U2|dp|RF|Mux8~0_combout  ) + ( \U2|dp|AL|Add2~26  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|dp|RF|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux8~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~29_sumout ),
	.cout(\U2|dp|AL|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~29 .extended_lut = "off";
defparam \U2|dp|AL|Add2~29 .lut_mask = 64'h0000FF000000F3C0;
defparam \U2|dp|AL|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N39
cyclonev_lcell_comb \U2|dp|OpndBus[0]~2 (
// Equation(s):
// \U2|dp|OpndBus[0]~2_combout  = ( \U2|dp|RF|Mux31~0_combout  & ( (\U2|dp|IR|out [0]) # (\U2|ctrl|RFright_on_OpndBus~q ) ) ) # ( !\U2|dp|RF|Mux31~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & \U2|dp|IR|out [0]) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[0]~2 .extended_lut = "off";
defparam \U2|dp|OpndBus[0]~2 .lut_mask = 64'h2222222277777777;
defparam \U2|dp|OpndBus[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N42
cyclonev_lcell_comb \U2|dp|OpndBus[1]~1 (
// Equation(s):
// \U2|dp|OpndBus[1]~1_combout  = ( \U2|ctrl|RFright_on_OpndBus~q  & ( \U2|dp|RF|Mux30~0_combout  ) ) # ( !\U2|ctrl|RFright_on_OpndBus~q  & ( \U2|dp|IR|out [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux30~0_combout ),
	.datad(!\U2|dp|IR|out [1]),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[1]~1 .extended_lut = "off";
defparam \U2|dp|OpndBus[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \U2|dp|OpndBus[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N30
cyclonev_lcell_comb \U2|dp|OpndBus[2]~3 (
// Equation(s):
// \U2|dp|OpndBus[2]~3_combout  = ( \U2|dp|RF|Mux29~0_combout  & ( (\U2|dp|IR|out [2]) # (\U2|ctrl|RFright_on_OpndBus~q ) ) ) # ( !\U2|dp|RF|Mux29~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & \U2|dp|IR|out [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datad(!\U2|dp|IR|out [2]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[2]~3 .extended_lut = "off";
defparam \U2|dp|OpndBus[2]~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U2|dp|OpndBus[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N9
cyclonev_lcell_comb \U2|dp|OpndBus[3]~4 (
// Equation(s):
// \U2|dp|OpndBus[3]~4_combout  = ( \U2|dp|IR|out [3] & ( (!\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|RF|Mux28~0_combout ) ) ) # ( !\U2|dp|IR|out [3] & ( (\U2|dp|RF|Mux28~0_combout  & \U2|ctrl|RFright_on_OpndBus~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux28~0_combout ),
	.datad(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[3]~4 .extended_lut = "off";
defparam \U2|dp|OpndBus[3]~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U2|dp|OpndBus[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N3
cyclonev_lcell_comb \U2|dp|OpndBus[4]~5 (
// Equation(s):
// \U2|dp|OpndBus[4]~5_combout  = (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux27~0_combout )))

	.dataa(!\U2|dp|IR|out [4]),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux27~0_combout ),
	.datad(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[4]~5 .extended_lut = "off";
defparam \U2|dp|OpndBus[4]~5 .lut_mask = 64'h550F550F550F550F;
defparam \U2|dp|OpndBus[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N6
cyclonev_lcell_comb \U2|dp|OpndBus[5]~6 (
// Equation(s):
// \U2|dp|OpndBus[5]~6_combout  = ( \U2|dp|IR|out [5] & ( (!\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|RF|Mux26~0_combout ) ) ) # ( !\U2|dp|IR|out [5] & ( (\U2|ctrl|RFright_on_OpndBus~q  & \U2|dp|RF|Mux26~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|RF|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[5]~6 .extended_lut = "off";
defparam \U2|dp|OpndBus[5]~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \U2|dp|OpndBus[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y43_N0
cyclonev_mac \U2|dp|AL|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\U2|dp|RF|Mux8~0_combout ,\U2|dp|RF|Mux9~0_combout ,\U2|dp|RF|Mux10~0_combout ,\U2|dp|RF|Mux11~0_combout ,\U2|dp|RF|Mux12~0_combout ,\U2|dp|RF|Mux13~0_combout ,\U2|dp|RF|Mux14~0_combout ,\U2|dp|RF|Mux15~0_combout }),
	.ay({\U2|dp|OpndBus[7]~8_combout ,\U2|dp|OpndBus[6]~7_combout ,\U2|dp|OpndBus[5]~6_combout ,\U2|dp|OpndBus[4]~5_combout ,\U2|dp|OpndBus[3]~4_combout ,\U2|dp|OpndBus[2]~3_combout ,\U2|dp|OpndBus[1]~1_combout ,\U2|dp|OpndBus[0]~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\U2|dp|AL|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \U2|dp|AL|Mult0~8 .accumulate_clock = "none";
defparam \U2|dp|AL|Mult0~8 .ax_clock = "none";
defparam \U2|dp|AL|Mult0~8 .ax_width = 8;
defparam \U2|dp|AL|Mult0~8 .ay_scan_in_clock = "none";
defparam \U2|dp|AL|Mult0~8 .ay_scan_in_width = 8;
defparam \U2|dp|AL|Mult0~8 .ay_use_scan_in = "false";
defparam \U2|dp|AL|Mult0~8 .az_clock = "none";
defparam \U2|dp|AL|Mult0~8 .bx_clock = "none";
defparam \U2|dp|AL|Mult0~8 .by_clock = "none";
defparam \U2|dp|AL|Mult0~8 .by_use_scan_in = "false";
defparam \U2|dp|AL|Mult0~8 .bz_clock = "none";
defparam \U2|dp|AL|Mult0~8 .coef_a_0 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_1 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_2 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_3 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_4 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_5 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_6 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_7 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_0 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_1 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_2 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_3 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_4 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_5 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_6 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_7 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_sel_a_clock = "none";
defparam \U2|dp|AL|Mult0~8 .coef_sel_b_clock = "none";
defparam \U2|dp|AL|Mult0~8 .delay_scan_out_ay = "false";
defparam \U2|dp|AL|Mult0~8 .delay_scan_out_by = "false";
defparam \U2|dp|AL|Mult0~8 .enable_double_accum = "false";
defparam \U2|dp|AL|Mult0~8 .load_const_clock = "none";
defparam \U2|dp|AL|Mult0~8 .load_const_value = 0;
defparam \U2|dp|AL|Mult0~8 .mode_sub_location = 0;
defparam \U2|dp|AL|Mult0~8 .negate_clock = "none";
defparam \U2|dp|AL|Mult0~8 .operand_source_max = "input";
defparam \U2|dp|AL|Mult0~8 .operand_source_may = "input";
defparam \U2|dp|AL|Mult0~8 .operand_source_mbx = "input";
defparam \U2|dp|AL|Mult0~8 .operand_source_mby = "input";
defparam \U2|dp|AL|Mult0~8 .operation_mode = "m9x9";
defparam \U2|dp|AL|Mult0~8 .output_clock = "none";
defparam \U2|dp|AL|Mult0~8 .preadder_subtract_a = "false";
defparam \U2|dp|AL|Mult0~8 .preadder_subtract_b = "false";
defparam \U2|dp|AL|Mult0~8 .result_a_width = 64;
defparam \U2|dp|AL|Mult0~8 .signed_max = "false";
defparam \U2|dp|AL|Mult0~8 .signed_may = "false";
defparam \U2|dp|AL|Mult0~8 .signed_mbx = "false";
defparam \U2|dp|AL|Mult0~8 .signed_mby = "false";
defparam \U2|dp|AL|Mult0~8 .sub_clock = "none";
defparam \U2|dp|AL|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N6
cyclonev_lcell_comb \U2|dp|AL|Equal3~1 (
// Equation(s):
// \U2|dp|AL|Equal3~1_combout  = ( \U2|ctrl|notB~q  & ( (!\U2|ctrl|shrB~q  & !\U2|ctrl|shlB~q ) ) )

	.dataa(!\U2|ctrl|shrB~q ),
	.datab(!\U2|ctrl|shlB~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|notB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal3~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal3~1 .lut_mask = 64'h0000000088888888;
defparam \U2|dp|AL|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N33
cyclonev_lcell_comb \U2|dp|AL|Equal3~2 (
// Equation(s):
// \U2|dp|AL|Equal3~2_combout  = ( \U2|dp|AL|Equal1~0_combout  & ( (\U2|dp|AL|Equal3~0_combout  & \U2|dp|AL|Equal3~1_combout ) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|dp|AL|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal3~2 .extended_lut = "off";
defparam \U2|dp|AL|Equal3~2 .lut_mask = 64'h0000000000550055;
defparam \U2|dp|AL|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y42_N34
dffeas \U2|dp|RF|MemoryFileH[2][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux39~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y44_N49
dffeas \U2|dp|RF|MemoryFileH[1][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux39~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y44_N14
dffeas \U2|dp|RF|MemoryFileH[0][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux39~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N12
cyclonev_lcell_comb \U2|dp|RF|Mux7~0 (
// Equation(s):
// \U2|dp|RF|Mux7~0_combout  = ( \U2|dp|RF|MemoryFileH[0][0]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[2][0]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[3][0]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][0]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[2][0]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[3][0]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFileH[0][0]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileH[1][0]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][0]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFileH[1][0]~q ) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[2][0]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFileH[3][0]~q ),
	.datad(!\U2|dp|RF|MemoryFileH[1][0]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[0][0]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux7~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux7~0 .lut_mask = 64'h0033CCFF47474747;
defparam \U2|dp|RF|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N36
cyclonev_lcell_comb \U2|dp|RF|Mux39~1 (
// Equation(s):
// \U2|dp|RF|Mux39~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & (((\U2|dp|RF|Mux7~0_combout )))) # (\U2|ctrl|RFHwrite~q  & (!\U2|ctrl|sel_aluout_rfin~q  & 
// ((!\U2|ctrl|Pstate.exec1inp~q )))) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & \U2|dp|RF|Mux7~0_combout ) ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|ctrl|RFHwrite~q ),
	.datac(!\U2|dp|RF|Mux7~0_combout ),
	.datad(!\U2|ctrl|Pstate.exec1inp~q ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux39~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux39~1 .lut_mask = 64'h0C0C0C0C2E0C2E0C;
defparam \U2|dp|RF|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N48
cyclonev_lcell_comb \U2|dp|AL|Selector7~2 (
// Equation(s):
// \U2|dp|AL|Selector7~2_combout  = ( \U2|dp|OpndBus[7]~8_combout  & ( \U2|dp|AL|Equal4~0_combout  ) ) # ( !\U2|dp|OpndBus[7]~8_combout  & ( \U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|RF|Mux7~0_combout  & (((\U2|dp|OpndBus[8]~9_combout  & 
// \U2|dp|AL|Equal1~1_combout )) # (\U2|dp|AL|Selector12~0_combout ))) ) ) ) # ( \U2|dp|OpndBus[7]~8_combout  & ( !\U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|RF|Mux7~0_combout  & (((\U2|dp|OpndBus[8]~9_combout  & \U2|dp|AL|Equal1~1_combout )) # 
// (\U2|dp|AL|Selector12~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[7]~8_combout  & ( !\U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|RF|Mux7~0_combout  & (((\U2|dp|OpndBus[8]~9_combout  & \U2|dp|AL|Equal1~1_combout )) # (\U2|dp|AL|Selector12~0_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Selector12~0_combout ),
	.datab(!\U2|dp|OpndBus[8]~9_combout ),
	.datac(!\U2|dp|AL|Equal1~1_combout ),
	.datad(!\U2|dp|RF|Mux7~0_combout ),
	.datae(!\U2|dp|OpndBus[7]~8_combout ),
	.dataf(!\U2|dp|AL|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~2 .lut_mask = 64'h005700570057FFFF;
defparam \U2|dp|AL|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N38
dffeas \U2|dp|RF|MemoryFileH[3][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux38~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N19
dffeas \U2|dp|RF|MemoryFileH[1][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux38~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y43_N40
dffeas \U2|dp|RF|MemoryFileH[2][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux38~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N42
cyclonev_lcell_comb \U2|dp|RF|Mux6~0 (
// Equation(s):
// \U2|dp|RF|Mux6~0_combout  = ( \U2|dp|RF|MemoryFileH[0][1]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[2][1]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[3][1]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][1]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[2][1]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[3][1]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileH[0][1]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileH[1][1]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][1]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFileH[1][1]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[3][1]~q ),
	.datab(!\U2|dp|RF|MemoryFileH[1][1]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileH[2][1]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[0][1]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux6~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux6~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \U2|dp|RF|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N51
cyclonev_lcell_comb \U2|dp|RF|Mux38~0 (
// Equation(s):
// \U2|dp|RF|Mux38~0_combout  = ( \U2|ctrl|RFHwrite~q  & ( (!\U2|ctrl|sel_aluout_rfin~q  & (!\U2|ctrl|Pstate.exec1inp~q  & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout )) ) ) # ( !\U2|ctrl|RFHwrite~q  & ( 
// \U2|dp|RF|Mux6~0_combout  ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|ctrl|Pstate.exec1inp~q ),
	.datac(!\U2|dp|RF|Mux6~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFHwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux38~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux38~0 .lut_mask = 64'h0F0F0F0F00880088;
defparam \U2|dp|RF|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N54
cyclonev_lcell_comb \U2|dp|AL|Selector6~1 (
// Equation(s):
// \U2|dp|AL|Selector6~1_combout  = ( \U2|dp|OpndBus[8]~9_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|AL|Equal4~0_combout ) # (\U2|dp|RF|Mux6~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[8]~9_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( 
// \U2|dp|RF|Mux6~0_combout  ) ) ) # ( \U2|dp|OpndBus[8]~9_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|AL|Equal1~1_combout  & (\U2|dp|RF|Mux6~0_combout  & \U2|dp|OpndBus[9]~11_combout ))) # (\U2|dp|AL|Equal4~0_combout ) ) ) ) # ( 
// !\U2|dp|OpndBus[8]~9_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|AL|Equal1~1_combout  & (\U2|dp|RF|Mux6~0_combout  & \U2|dp|OpndBus[9]~11_combout )) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|RF|Mux6~0_combout ),
	.datac(!\U2|dp|OpndBus[9]~11_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|OpndBus[8]~9_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~1 .lut_mask = 64'h010101FF333333FF;
defparam \U2|dp|AL|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N57
cyclonev_lcell_comb \U2|dp|AL|Add2~41 (
// Equation(s):
// \U2|dp|AL|Add2~41_sumout  = SUM(( \U2|dp|RF|Mux7~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux23~0_combout ))) ) + ( \U2|dp|AL|Add2~30  ))
// \U2|dp|AL|Add2~42  = CARRY(( \U2|dp|RF|Mux7~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux23~0_combout ))) ) + ( \U2|dp|AL|Add2~30  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|dp|RF|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux23~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~41_sumout ),
	.cout(\U2|dp|AL|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~41 .extended_lut = "off";
defparam \U2|dp|AL|Add2~41 .lut_mask = 64'h00000C3F000000FF;
defparam \U2|dp|AL|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N0
cyclonev_lcell_comb \U2|dp|AL|Add2~49 (
// Equation(s):
// \U2|dp|AL|Add2~49_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux22~0_combout ))) ) + ( \U2|dp|RF|Mux6~0_combout  ) + ( \U2|dp|AL|Add2~42  ))
// \U2|dp|AL|Add2~50  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux22~0_combout ))) ) + ( \U2|dp|RF|Mux6~0_combout  ) + ( \U2|dp|AL|Add2~42  ))

	.dataa(!\U2|dp|IR|out [1]),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|RF|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux6~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~49_sumout ),
	.cout(\U2|dp|AL|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~49 .extended_lut = "off";
defparam \U2|dp|AL|Add2~49 .lut_mask = 64'h0000FF000000B8B8;
defparam \U2|dp|AL|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N39
cyclonev_lcell_comb \U2|dp|AL|Selector6~3 (
// Equation(s):
// \U2|dp|AL|Selector6~3_combout  = ( \U2|dp|AL|Add2~49_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( (\U2|dp|AL|Add0~49_sumout ) # (\U2|dp|AL|Equal7~1_combout ) ) ) ) # ( !\U2|dp|AL|Add2~49_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Add0~49_sumout  
// ) ) ) # ( \U2|dp|AL|Add2~49_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  ) ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add0~49_sumout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Add2~49_sumout ),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~3 .lut_mask = 64'h000055550F0F5F5F;
defparam \U2|dp|AL|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N1
dffeas \U2|dp|RF|MemoryFileH[1][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux37~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y42_N28
dffeas \U2|dp|RF|MemoryFileH[2][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux37~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N8
dffeas \U2|dp|RF|MemoryFileH[3][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux37~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N24
cyclonev_lcell_comb \U2|dp|RF|Mux5~0 (
// Equation(s):
// \U2|dp|RF|Mux5~0_combout  = ( \U2|dp|RF|MemoryFileH[0][2]~q  & ( \U2|dp|RF|MemoryFileH[3][2]~q  & ( (!\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10])) # (\U2|dp|RF|MemoryFileH[1][2]~q ))) # (\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileH[2][2]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][2]~q  & ( \U2|dp|RF|MemoryFileH[3][2]~q  & ( (!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[1][2]~q  & ((\U2|dp|IR|out [10])))) # (\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileH[2][2]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFileH[0][2]~q  & ( !\U2|dp|RF|MemoryFileH[3][2]~q  & ( (!\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10])) # (\U2|dp|RF|MemoryFileH[1][2]~q ))) # (\U2|dp|IR|out [11] & 
// (((\U2|dp|RF|MemoryFileH[2][2]~q  & !\U2|dp|IR|out [10])))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][2]~q  & ( !\U2|dp|RF|MemoryFileH[3][2]~q  & ( (!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[1][2]~q  & ((\U2|dp|IR|out [10])))) # (\U2|dp|IR|out [11] & 
// (((\U2|dp|RF|MemoryFileH[2][2]~q  & !\U2|dp|IR|out [10])))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[1][2]~q ),
	.datab(!\U2|dp|IR|out [11]),
	.datac(!\U2|dp|RF|MemoryFileH[2][2]~q ),
	.datad(!\U2|dp|IR|out [10]),
	.datae(!\U2|dp|RF|MemoryFileH[0][2]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux5~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux5~0 .lut_mask = 64'h0344CF440377CF77;
defparam \U2|dp|RF|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N12
cyclonev_lcell_comb \U2|dp|AL|Selector5~1 (
// Equation(s):
// \U2|dp|AL|Selector5~1_combout  = ( \U2|dp|RF|Mux5~0_combout  & ( \U2|dp|AL|Selector12~0_combout  ) ) # ( !\U2|dp|RF|Mux5~0_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[9]~11_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) ) # ( 
// \U2|dp|RF|Mux5~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (!\U2|dp|OpndBus[9]~11_combout  & (((\U2|dp|AL|Equal1~1_combout  & \U2|dp|OpndBus[10]~13_combout )))) # (\U2|dp|OpndBus[9]~11_combout  & (((\U2|dp|AL|Equal1~1_combout  & 
// \U2|dp|OpndBus[10]~13_combout )) # (\U2|dp|AL|Equal4~0_combout ))) ) ) ) # ( !\U2|dp|RF|Mux5~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[9]~11_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) )

	.dataa(!\U2|dp|OpndBus[9]~11_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|AL|Equal1~1_combout ),
	.datad(!\U2|dp|OpndBus[10]~13_combout ),
	.datae(!\U2|dp|RF|Mux5~0_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~1 .lut_mask = 64'h1111111F1111FFFF;
defparam \U2|dp|AL|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N2
dffeas \U2|dp|RF|MemoryFileH[0][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y43_N44
dffeas \U2|dp|RF|MemoryFileH[3][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y42_N52
dffeas \U2|dp|RF|MemoryFileH[2][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N36
cyclonev_lcell_comb \U2|dp|RF|Mux20~0 (
// Equation(s):
// \U2|dp|RF|Mux20~0_combout  = ( \U2|dp|RF|MemoryFileH[1][3]~q  & ( \U2|dp|RF|MemoryFileH[2][3]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFileH[0][3]~q ))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileH[3][3]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][3]~q  & ( \U2|dp|RF|MemoryFileH[2][3]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][3]~q  & (!\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileH[3][3]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][3]~q  & ( !\U2|dp|RF|MemoryFileH[2][3]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFileH[0][3]~q ))) # (\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8] & 
// \U2|dp|RF|MemoryFileH[3][3]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][3]~q  & ( !\U2|dp|RF|MemoryFileH[2][3]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][3]~q  & (!\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8] & 
// \U2|dp|RF|MemoryFileH[3][3]~q )))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[0][3]~q ),
	.datab(!\U2|dp|IR|out [9]),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|RF|MemoryFileH[3][3]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[1][3]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux20~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux20~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \U2|dp|RF|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N57
cyclonev_lcell_comb \U2|dp|OpndBus[11]~14 (
// Equation(s):
// \U2|dp|OpndBus[11]~14_combout  = ( \U2|dp|IR|out [3] & ( (!\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|RF|Mux20~0_combout ) ) ) # ( !\U2|dp|IR|out [3] & ( (\U2|dp|RF|Mux20~0_combout  & \U2|ctrl|RFright_on_OpndBus~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux20~0_combout ),
	.datad(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[11]~14 .extended_lut = "off";
defparam \U2|dp|OpndBus[11]~14 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U2|dp|OpndBus[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N30
cyclonev_lcell_comb \U2|dp|AL|Selector15~0 (
// Equation(s):
// \U2|dp|AL|Selector15~0_combout  = ( \U2|ctrl|B15to0~q  & ( (\U2|dp|AL|Equal3~0_combout  & (!\U2|ctrl|AorB~q  & \U2|dp|AL|Equal1~2_combout )) ) ) # ( !\U2|ctrl|B15to0~q  & ( (\U2|dp|AL|Equal3~0_combout  & (\U2|ctrl|AorB~q  & \U2|dp|AL|Equal1~2_combout )) ) 
// )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|AorB~q ),
	.datad(!\U2|dp|AL|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|B15to0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~0 .lut_mask = 64'h0005000500500050;
defparam \U2|dp|AL|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N45
cyclonev_lcell_comb \U2|dp|AL|Equal5~0 (
// Equation(s):
// \U2|dp|AL|Equal5~0_combout  = ( \U2|dp|AL|Equal1~0_combout  & ( (\U2|dp|AL|Equal3~0_combout  & (!\U2|ctrl|notB~q  & (!\U2|ctrl|shlB~q  & \U2|ctrl|shrB~q ))) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(!\U2|ctrl|notB~q ),
	.datac(!\U2|ctrl|shlB~q ),
	.datad(!\U2|ctrl|shrB~q ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal5~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal5~0 .lut_mask = 64'h0000000000400040;
defparam \U2|dp|AL|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|Selector5~5 (
// Equation(s):
// \U2|dp|AL|Selector5~5_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[11]~14_combout  & ((!\U2|dp|OpndBus[10]~13_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[10]~13_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[10]~13_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[10]~13_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[11]~14_combout ),
	.datac(!\U2|dp|AL|Selector15~0_combout ),
	.datad(!\U2|dp|OpndBus[10]~13_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~5 .lut_mask = 64'hAAF0AAF088C088C0;
defparam \U2|dp|AL|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Selector5~0 (
// Equation(s):
// \U2|dp|AL|Selector5~0_combout  = ( \U2|dp|AL|Mult0~18  & ( \U2|dp|AL|Selector5~5_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~18  & ( 
// \U2|dp|AL|Selector5~5_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(!\U2|dp|AL|Mult0~18 ),
	.dataf(!\U2|dp|AL|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~0 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|Selector5~3 (
// Equation(s):
// \U2|dp|AL|Selector5~3_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|AL|Add2~53_sumout  ) )

	.dataa(gnd),
	.datab(!\U2|dp|AL|Add2~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~3 .lut_mask = 64'h0000000033333333;
defparam \U2|dp|AL|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N27
cyclonev_lcell_comb \U2|dp|AL|Add0~41 (
// Equation(s):
// \U2|dp|AL|Add0~41_sumout  = SUM(( \U2|dp|RF|Mux7~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [0]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux23~0_combout )) ) + ( \U2|dp|AL|Add0~30  ))
// \U2|dp|AL|Add0~42  = CARRY(( \U2|dp|RF|Mux7~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [0]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux23~0_combout )) ) + ( \U2|dp|AL|Add0~30  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|RF|Mux23~0_combout ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|dp|RF|Mux7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~41_sumout ),
	.cout(\U2|dp|AL|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~41 .extended_lut = "off";
defparam \U2|dp|AL|Add0~41 .lut_mask = 64'h0000E4E4000000FF;
defparam \U2|dp|AL|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N0
cyclonev_lcell_comb \U2|dp|AL|Add0~49 (
// Equation(s):
// \U2|dp|AL|Add0~49_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux22~0_combout ))) ) + ( \U2|dp|RF|Mux6~0_combout  ) + ( \U2|dp|AL|Add0~42  ))
// \U2|dp|AL|Add0~50  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux22~0_combout ))) ) + ( \U2|dp|RF|Mux6~0_combout  ) + ( \U2|dp|AL|Add0~42  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|dp|RF|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux6~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~49_sumout ),
	.cout(\U2|dp|AL|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~49 .extended_lut = "off";
defparam \U2|dp|AL|Add0~49 .lut_mask = 64'h0000FF0000000A5F;
defparam \U2|dp|AL|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N3
cyclonev_lcell_comb \U2|dp|AL|Add0~53 (
// Equation(s):
// \U2|dp|AL|Add0~53_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux21~0_combout )) ) + ( \U2|dp|RF|Mux5~0_combout  ) + ( \U2|dp|AL|Add0~50  ))
// \U2|dp|AL|Add0~54  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux21~0_combout )) ) + ( \U2|dp|RF|Mux5~0_combout  ) + ( \U2|dp|AL|Add0~50  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|RF|Mux21~0_combout ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux5~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~53_sumout ),
	.cout(\U2|dp|AL|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~53 .extended_lut = "off";
defparam \U2|dp|AL|Add0~53 .lut_mask = 64'h0000FF0000001B1B;
defparam \U2|dp|AL|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N57
cyclonev_lcell_comb \U2|dp|AL|Selector5~4 (
// Equation(s):
// \U2|dp|AL|Selector5~4_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Add0~53_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N48
cyclonev_lcell_comb \U2|dp|RF|Mux37~0 (
// Equation(s):
// \U2|dp|RF|Mux37~0_combout  = ( \U2|ctrl|RFHwrite~q  & ( (!\U2|ctrl|sel_aluout_rfin~q  & (!\U2|ctrl|Pstate.exec1inp~q  & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout )) ) ) # ( !\U2|ctrl|RFHwrite~q  & ( 
// \U2|dp|RF|Mux5~0_combout  ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|ctrl|Pstate.exec1inp~q ),
	.datac(!\U2|dp|RF|Mux5~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFHwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux37~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux37~0 .lut_mask = 64'h0F0F0F0F00880088;
defparam \U2|dp|RF|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N6
cyclonev_lcell_comb \U2|dp|RF|Mux37~1 (
// Equation(s):
// \U2|dp|RF|Mux37~1_combout  = ( \U2|dp|AL|Selector5~4_combout  & ( \U2|dp|RF|Mux37~0_combout  ) ) # ( !\U2|dp|AL|Selector5~4_combout  & ( \U2|dp|RF|Mux37~0_combout  ) ) # ( \U2|dp|AL|Selector5~4_combout  & ( !\U2|dp|RF|Mux37~0_combout  & ( 
// \U2|dp|RF|Mux39~0_combout  ) ) ) # ( !\U2|dp|AL|Selector5~4_combout  & ( !\U2|dp|RF|Mux37~0_combout  & ( (\U2|dp|RF|Mux39~0_combout  & (((!\U2|dp|AL|Selector5~0_combout ) # (\U2|dp|AL|Selector5~3_combout )) # (\U2|dp|AL|Selector5~1_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Selector5~1_combout ),
	.datab(!\U2|dp|RF|Mux39~0_combout ),
	.datac(!\U2|dp|AL|Selector5~0_combout ),
	.datad(!\U2|dp|AL|Selector5~3_combout ),
	.datae(!\U2|dp|AL|Selector5~4_combout ),
	.dataf(!\U2|dp|RF|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux37~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux37~1 .lut_mask = 64'h31333333FFFFFFFF;
defparam \U2|dp|RF|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N25
dffeas \U2|dp|RF|MemoryFileH[0][2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux37~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N0
cyclonev_lcell_comb \U2|dp|RF|Mux21~0 (
// Equation(s):
// \U2|dp|RF|Mux21~0_combout  = ( \U2|dp|RF|MemoryFileH[1][2]~q  & ( \U2|dp|RF|MemoryFileH[2][2]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFileH[0][2]~q ))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileH[3][2]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][2]~q  & ( \U2|dp|RF|MemoryFileH[2][2]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][2]~q  & ((!\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFileH[3][2]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][2]~q  & ( !\U2|dp|RF|MemoryFileH[2][2]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFileH[0][2]~q ))) # (\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileH[3][2]~q  
// & \U2|dp|IR|out [8])))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][2]~q  & ( !\U2|dp|RF|MemoryFileH[2][2]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][2]~q  & ((!\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileH[3][2]~q  & 
// \U2|dp|IR|out [8])))) ) ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|RF|MemoryFileH[0][2]~q ),
	.datac(!\U2|dp|RF|MemoryFileH[3][2]~q ),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFileH[1][2]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux21~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux21~0 .lut_mask = 64'h220522AF770577AF;
defparam \U2|dp|RF|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N33
cyclonev_lcell_comb \U2|dp|OpndBus[10]~13 (
// Equation(s):
// \U2|dp|OpndBus[10]~13_combout  = ( \U2|dp|IR|out [2] & ( (!\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|RF|Mux21~0_combout ) ) ) # ( !\U2|dp|IR|out [2] & ( (\U2|ctrl|RFright_on_OpndBus~q  & \U2|dp|RF|Mux21~0_combout ) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[10]~13 .extended_lut = "off";
defparam \U2|dp|OpndBus[10]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \U2|dp|OpndBus[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N21
cyclonev_lcell_comb \U2|dp|AL|Selector6~4 (
// Equation(s):
// \U2|dp|AL|Selector6~4_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[10]~13_combout  & ((!\U2|dp|OpndBus[9]~11_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[9]~11_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[9]~11_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[9]~11_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[9]~11_combout ),
	.datac(!\U2|dp|OpndBus[10]~13_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~4 .lut_mask = 64'hBB88BB88B080B080;
defparam \U2|dp|AL|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N9
cyclonev_lcell_comb \U2|dp|AL|Selector6~0 (
// Equation(s):
// \U2|dp|AL|Selector6~0_combout  = ( \U2|dp|AL|Mult0~17  & ( \U2|dp|AL|Selector6~4_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~17  & ( 
// \U2|dp|AL|Selector6~4_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|ctrl|AcmpB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~17 ),
	.dataf(!\U2|dp|AL|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~0 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N36
cyclonev_lcell_comb \U2|dp|RF|Mux38~1 (
// Equation(s):
// \U2|dp|RF|Mux38~1_combout  = ( \U2|dp|AL|Selector6~0_combout  & ( ((\U2|dp|RF|Mux39~0_combout  & ((\U2|dp|AL|Selector6~3_combout ) # (\U2|dp|AL|Selector6~1_combout )))) # (\U2|dp|RF|Mux38~0_combout ) ) ) # ( !\U2|dp|AL|Selector6~0_combout  & ( 
// (\U2|dp|RF|Mux39~0_combout ) # (\U2|dp|RF|Mux38~0_combout ) ) )

	.dataa(!\U2|dp|RF|Mux38~0_combout ),
	.datab(!\U2|dp|AL|Selector6~1_combout ),
	.datac(!\U2|dp|AL|Selector6~3_combout ),
	.datad(!\U2|dp|RF|Mux39~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux38~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux38~1 .lut_mask = 64'h55FF55FF557F557F;
defparam \U2|dp|RF|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N43
dffeas \U2|dp|RF|MemoryFileH[0][1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux38~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N18
cyclonev_lcell_comb \U2|dp|RF|Mux22~0 (
// Equation(s):
// \U2|dp|RF|Mux22~0_combout  = ( \U2|dp|RF|MemoryFileH[1][1]~q  & ( \U2|dp|RF|MemoryFileH[3][1]~q  & ( ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][1]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][1]~q )))) # (\U2|dp|IR|out [8]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileH[1][1]~q  & ( \U2|dp|RF|MemoryFileH[3][1]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][1]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][1]~q ))))) # (\U2|dp|IR|out [8] & (((\U2|dp|IR|out 
// [9])))) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][1]~q  & ( !\U2|dp|RF|MemoryFileH[3][1]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][1]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][1]~q ))))) # (\U2|dp|IR|out [8] & 
// (((!\U2|dp|IR|out [9])))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][1]~q  & ( !\U2|dp|RF|MemoryFileH[3][1]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][1]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][1]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[0][1]~q ),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|RF|MemoryFileH[2][1]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[1][1]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux22~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux22~0 .lut_mask = 64'h404C707C434F737F;
defparam \U2|dp|RF|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N30
cyclonev_lcell_comb \U2|dp|OpndBus[9]~11 (
// Equation(s):
// \U2|dp|OpndBus[9]~11_combout  = (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [1]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux22~0_combout ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux22~0_combout ),
	.datad(!\U2|dp|IR|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[9]~11 .extended_lut = "off";
defparam \U2|dp|OpndBus[9]~11 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \U2|dp|OpndBus[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N18
cyclonev_lcell_comb \U2|dp|AL|Selector7~4 (
// Equation(s):
// \U2|dp|AL|Selector7~4_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[9]~11_combout  & ((!\U2|dp|OpndBus[8]~9_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[8]~9_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[8]~9_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[8]~9_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[9]~11_combout ),
	.datac(!\U2|dp|AL|Selector15~0_combout ),
	.datad(!\U2|dp|OpndBus[8]~9_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~4 .lut_mask = 64'hAAF0AAF088C088C0;
defparam \U2|dp|AL|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N3
cyclonev_lcell_comb \U2|dp|AL|Selector7~1 (
// Equation(s):
// \U2|dp|AL|Selector7~1_combout  = ( \U2|dp|AL|Mult0~16  & ( \U2|dp|AL|Selector7~4_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~16  & ( 
// \U2|dp|AL|Selector7~4_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|ctrl|AcmpB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~16 ),
	.dataf(!\U2|dp|AL|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~1 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N30
cyclonev_lcell_comb \U2|dp|AL|Selector7~0 (
// Equation(s):
// \U2|dp|AL|Selector7~0_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( ((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~41_sumout )) # (\U2|dp|AL|Add0~41_sumout ) ) ) # ( !\U2|dp|AL|Equal6~1_combout  & ( (\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~41_sumout ) 
// ) )

	.dataa(!\U2|dp|AL|Add0~41_sumout ),
	.datab(!\U2|dp|AL|Equal7~1_combout ),
	.datac(!\U2|dp|AL|Add2~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~0 .lut_mask = 64'h0303030357575757;
defparam \U2|dp|AL|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N0
cyclonev_lcell_comb \U2|dp|RF|Mux39~2 (
// Equation(s):
// \U2|dp|RF|Mux39~2_combout  = ( \U2|dp|AL|Selector7~0_combout  & ( (\U2|dp|RF|Mux39~0_combout ) # (\U2|dp|RF|Mux39~1_combout ) ) ) # ( !\U2|dp|AL|Selector7~0_combout  & ( ((\U2|dp|RF|Mux39~0_combout  & ((!\U2|dp|AL|Selector7~1_combout ) # 
// (\U2|dp|AL|Selector7~2_combout )))) # (\U2|dp|RF|Mux39~1_combout ) ) )

	.dataa(!\U2|dp|RF|Mux39~1_combout ),
	.datab(!\U2|dp|RF|Mux39~0_combout ),
	.datac(!\U2|dp|AL|Selector7~2_combout ),
	.datad(!\U2|dp|AL|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux39~2 .extended_lut = "off";
defparam \U2|dp|RF|Mux39~2 .lut_mask = 64'h7757775777777777;
defparam \U2|dp|RF|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y42_N2
dffeas \U2|dp|RF|MemoryFileH[3][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux39~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N48
cyclonev_lcell_comb \U2|dp|RF|Mux23~0 (
// Equation(s):
// \U2|dp|RF|Mux23~0_combout  = ( \U2|dp|RF|MemoryFileH[1][0]~q  & ( \U2|dp|RF|MemoryFileH[2][0]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|IR|out [9]) # (\U2|dp|RF|MemoryFileH[0][0]~q )))) # (\U2|dp|IR|out [8] & (((!\U2|dp|IR|out [9])) # 
// (\U2|dp|RF|MemoryFileH[3][0]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][0]~q  & ( \U2|dp|RF|MemoryFileH[2][0]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|IR|out [9]) # (\U2|dp|RF|MemoryFileH[0][0]~q )))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileH[3][0]~q  & 
// ((\U2|dp|IR|out [9])))) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][0]~q  & ( !\U2|dp|RF|MemoryFileH[2][0]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|RF|MemoryFileH[0][0]~q  & !\U2|dp|IR|out [9])))) # (\U2|dp|IR|out [8] & (((!\U2|dp|IR|out [9])) # 
// (\U2|dp|RF|MemoryFileH[3][0]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][0]~q  & ( !\U2|dp|RF|MemoryFileH[2][0]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|RF|MemoryFileH[0][0]~q  & !\U2|dp|IR|out [9])))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileH[3][0]~q  & 
// ((\U2|dp|IR|out [9])))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[3][0]~q ),
	.datab(!\U2|dp|RF|MemoryFileH[0][0]~q ),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|IR|out [9]),
	.datae(!\U2|dp|RF|MemoryFileH[1][0]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux23~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux23~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \U2|dp|RF|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N27
cyclonev_lcell_comb \U2|dp|OpndBus[8]~9 (
// Equation(s):
// \U2|dp|OpndBus[8]~9_combout  = ( \U2|dp|IR|out [0] & ( (!\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|RF|Mux23~0_combout ) ) ) # ( !\U2|dp|IR|out [0] & ( (\U2|dp|RF|Mux23~0_combout  & \U2|ctrl|RFright_on_OpndBus~q ) ) )

	.dataa(!\U2|dp|RF|Mux23~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[8]~9 .extended_lut = "off";
defparam \U2|dp|OpndBus[8]~9 .lut_mask = 64'h00550055FF55FF55;
defparam \U2|dp|OpndBus[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N45
cyclonev_lcell_comb \U2|dp|AL|Selector8~3 (
// Equation(s):
// \U2|dp|AL|Selector8~3_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[8]~9_combout  & ((!\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[7]~8_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[7]~8_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[7]~8_combout ),
	.datac(!\U2|dp|OpndBus[8]~9_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~3 .lut_mask = 64'hBB88BB88B080B080;
defparam \U2|dp|AL|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N0
cyclonev_lcell_comb \U2|dp|AL|Selector8~0 (
// Equation(s):
// \U2|dp|AL|Selector8~0_combout  = ( \U2|dp|AL|Mult0~15  & ( \U2|dp|AL|Selector8~3_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~15  & ( 
// \U2|dp|AL|Selector8~3_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(!\U2|dp|AL|Mult0~15 ),
	.dataf(!\U2|dp|AL|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~0 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N6
cyclonev_lcell_comb \U2|dp|AL|Selector8~2 (
// Equation(s):
// \U2|dp|AL|Selector8~2_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Selector8~0_combout  & ( (((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~29_sumout )) # (\U2|dp|AL|Add0~29_sumout )) # (\U2|dp|AL|Selector8~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Selector8~0_combout  & ( ((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~29_sumout )) # (\U2|dp|AL|Selector8~1_combout ) ) ) ) # ( \U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Selector8~0_combout  ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Selector8~0_combout  ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Selector8~1_combout ),
	.datac(!\U2|dp|AL|Add0~29_sumout ),
	.datad(!\U2|dp|AL|Add2~29_sumout ),
	.datae(!\U2|dp|AL|Equal6~1_combout ),
	.dataf(!\U2|dp|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~2 .lut_mask = 64'hFFFFFFFF33773F7F;
defparam \U2|dp|AL|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N56
dffeas \U2|dp|AU|PC|out[5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[5] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N15
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~33 (
// Equation(s):
// \U2|dp|AU|AL|Add1~33_sumout  = SUM(( \U2|dp|AU|PC|out [5] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~30  ))
// \U2|dp|AU|AL|Add1~34  = CARRY(( \U2|dp|AU|PC|out [5] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~33_sumout ),
	.cout(\U2|dp|AU|AL|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~33 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector10~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector10~0_combout  = ( \U2|dp|AU|AL|Selector15~0_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|IR|out [5]))) # (\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|RF|Mux26~0_combout )) ) ) ) # ( 
// !\U2|dp|AU|AL|Selector15~0_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (\U2|dp|AU|AL|Selector3~1_combout ) # (\U2|dp|AU|AL|Add1~33_sumout ) ) ) ) # ( \U2|dp|AU|AL|Selector15~0_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout 
//  & ((\U2|dp|IR|out [5]))) # (\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|RF|Mux26~0_combout )) ) ) ) # ( !\U2|dp|AU|AL|Selector15~0_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( (\U2|dp|AU|AL|Add1~33_sumout  & !\U2|dp|AU|AL|Selector3~1_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux26~0_combout ),
	.datab(!\U2|dp|AU|AL|Add1~33_sumout ),
	.datac(!\U2|dp|AU|AL|Selector3~1_combout ),
	.datad(!\U2|dp|IR|out [5]),
	.datae(!\U2|dp|AU|AL|Selector15~0_combout ),
	.dataf(!\U2|dp|RF|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector10~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector10~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \U2|dp|AU|AL|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N12
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~29 (
// Equation(s):
// \U2|dp|AU|AL|Add0~29_sumout  = SUM(( \U2|dp|IR|out [4] ) + ( \U2|dp|AU|PC|out [4] ) + ( \U2|dp|AU|AL|Add0~26  ))
// \U2|dp|AU|AL|Add0~30  = CARRY(( \U2|dp|IR|out [4] ) + ( \U2|dp|AU|PC|out [4] ) + ( \U2|dp|AU|AL|Add0~26  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [4]),
	.datac(!\U2|dp|IR|out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~29_sumout ),
	.cout(\U2|dp|AU|AL|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~29 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \U2|dp|AU|AL|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N15
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~33 (
// Equation(s):
// \U2|dp|AU|AL|Add0~33_sumout  = SUM(( \U2|dp|AU|PC|out [5] ) + ( \U2|dp|IR|out [5] ) + ( \U2|dp|AU|AL|Add0~30  ))
// \U2|dp|AU|AL|Add0~34  = CARRY(( \U2|dp|AU|PC|out [5] ) + ( \U2|dp|IR|out [5] ) + ( \U2|dp|AU|AL|Add0~30  ))

	.dataa(!\U2|dp|AU|PC|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [5]),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~33_sumout ),
	.cout(\U2|dp|AU|AL|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~33 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~33 .lut_mask = 64'h0000FF0000005555;
defparam \U2|dp|AU|AL|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector10~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector10~1_combout  = ( \U2|dp|AU|AL|Add0~33_sumout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & ((!\U2|dp|AU|AL|Selector15~3_combout  & ((\U2|dp|AU|PC|out [5]))) # (\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Selector10~0_combout 
// )))) # (\U2|dp|AU|AL|Selector15~2_combout  & (!\U2|dp|AU|AL|Selector15~3_combout )) ) ) # ( !\U2|dp|AU|AL|Add0~33_sumout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & ((!\U2|dp|AU|AL|Selector15~3_combout  & ((\U2|dp|AU|PC|out [5]))) # 
// (\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Selector10~0_combout )))) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datab(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datac(!\U2|dp|AU|AL|Selector10~0_combout ),
	.datad(!\U2|dp|AU|PC|out [5]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector10~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector10~1 .lut_mask = 64'h028A028A46CE46CE;
defparam \U2|dp|AU|AL|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N50
dffeas \U2|dp|AU|PC|out[6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[6] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~37 (
// Equation(s):
// \U2|dp|AU|AL|Add1~37_sumout  = SUM(( \U2|dp|AU|PC|out [6] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~34  ))
// \U2|dp|AU|AL|Add1~38  = CARRY(( \U2|dp|AU|PC|out [6] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~34  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~37_sumout ),
	.cout(\U2|dp|AU|AL|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~37 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Selector9~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector9~0_combout  = ( \U2|dp|AU|AL|Selector15~0_combout  & ( \U2|dp|RF|Mux25~0_combout  & ( (\U2|dp|IR|out [6]) # (\U2|dp|AU|AL|Selector3~1_combout ) ) ) ) # ( !\U2|dp|AU|AL|Selector15~0_combout  & ( \U2|dp|RF|Mux25~0_combout  & ( 
// (!\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|AU|AL|Add1~37_sumout )) # (\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|RF|Mux9~0_combout ))) ) ) ) # ( \U2|dp|AU|AL|Selector15~0_combout  & ( !\U2|dp|RF|Mux25~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout 
//  & \U2|dp|IR|out [6]) ) ) ) # ( !\U2|dp|AU|AL|Selector15~0_combout  & ( !\U2|dp|RF|Mux25~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|AU|AL|Add1~37_sumout )) # (\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|RF|Mux9~0_combout ))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~1_combout ),
	.datab(!\U2|dp|IR|out [6]),
	.datac(!\U2|dp|AU|AL|Add1~37_sumout ),
	.datad(!\U2|dp|RF|Mux9~0_combout ),
	.datae(!\U2|dp|AU|AL|Selector15~0_combout ),
	.dataf(!\U2|dp|RF|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector9~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector9~0 .lut_mask = 64'h0A5F22220A5F7777;
defparam \U2|dp|AU|AL|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~37 (
// Equation(s):
// \U2|dp|AU|AL|Add0~37_sumout  = SUM(( \U2|dp|IR|out [6] ) + ( \U2|dp|AU|PC|out [6] ) + ( \U2|dp|AU|AL|Add0~34  ))
// \U2|dp|AU|AL|Add0~38  = CARRY(( \U2|dp|IR|out [6] ) + ( \U2|dp|AU|PC|out [6] ) + ( \U2|dp|AU|AL|Add0~34  ))

	.dataa(!\U2|dp|IR|out [6]),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~37_sumout ),
	.cout(\U2|dp|AU|AL|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~37 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~37 .lut_mask = 64'h0000F0F000005555;
defparam \U2|dp|AU|AL|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector9~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector9~1_combout  = ( \U2|dp|AU|AL|Add0~37_sumout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & ((!\U2|dp|AU|AL|Selector15~3_combout  & ((\U2|dp|AU|PC|out [6]))) # (\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Selector9~0_combout )))) 
// # (\U2|dp|AU|AL|Selector15~2_combout  & (!\U2|dp|AU|AL|Selector15~3_combout )) ) ) # ( !\U2|dp|AU|AL|Add0~37_sumout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & ((!\U2|dp|AU|AL|Selector15~3_combout  & ((\U2|dp|AU|PC|out [6]))) # 
// (\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Selector9~0_combout )))) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datab(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datac(!\U2|dp|AU|AL|Selector9~0_combout ),
	.datad(!\U2|dp|AU|PC|out [6]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector9~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector9~1 .lut_mask = 64'h028A028A46CE46CE;
defparam \U2|dp|AU|AL|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N59
dffeas \U2|dp|AU|PC|out[7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[7] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N21
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~41 (
// Equation(s):
// \U2|dp|AU|AL|Add0~41_sumout  = SUM(( \U2|dp|IR|out [7] ) + ( \U2|dp|AU|PC|out [7] ) + ( \U2|dp|AU|AL|Add0~38  ))
// \U2|dp|AU|AL|Add0~42  = CARRY(( \U2|dp|IR|out [7] ) + ( \U2|dp|AU|PC|out [7] ) + ( \U2|dp|AU|AL|Add0~38  ))

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [7]),
	.datac(!\U2|dp|AU|PC|out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~41_sumout ),
	.cout(\U2|dp|AU|AL|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~41 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \U2|dp|AU|AL|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N21
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~41 (
// Equation(s):
// \U2|dp|AU|AL|Add1~41_sumout  = SUM(( \U2|dp|AU|PC|out [7] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~38  ))
// \U2|dp|AU|AL|Add1~42  = CARRY(( \U2|dp|AU|PC|out [7] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~41_sumout ),
	.cout(\U2|dp|AU|AL|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~41 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~0_combout  = ( \U2|dp|AU|AL|Selector3~1_combout  & ( \U2|dp|IR|out [7] & ( (!\U2|dp|AU|AL|Selector15~0_combout  & ((\U2|dp|RF|Mux8~0_combout ))) # (\U2|dp|AU|AL|Selector15~0_combout  & (\U2|dp|RF|Mux24~0_combout )) ) ) ) # ( 
// !\U2|dp|AU|AL|Selector3~1_combout  & ( \U2|dp|IR|out [7] & ( (\U2|dp|AU|AL|Add1~41_sumout ) # (\U2|dp|AU|AL|Selector15~0_combout ) ) ) ) # ( \U2|dp|AU|AL|Selector3~1_combout  & ( !\U2|dp|IR|out [7] & ( (!\U2|dp|AU|AL|Selector15~0_combout  & 
// ((\U2|dp|RF|Mux8~0_combout ))) # (\U2|dp|AU|AL|Selector15~0_combout  & (\U2|dp|RF|Mux24~0_combout )) ) ) ) # ( !\U2|dp|AU|AL|Selector3~1_combout  & ( !\U2|dp|IR|out [7] & ( (!\U2|dp|AU|AL|Selector15~0_combout  & \U2|dp|AU|AL|Add1~41_sumout ) ) ) )

	.dataa(!\U2|dp|RF|Mux24~0_combout ),
	.datab(!\U2|dp|RF|Mux8~0_combout ),
	.datac(!\U2|dp|AU|AL|Selector15~0_combout ),
	.datad(!\U2|dp|AU|AL|Add1~41_sumout ),
	.datae(!\U2|dp|AU|AL|Selector3~1_combout ),
	.dataf(!\U2|dp|IR|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~0 .lut_mask = 64'h00F035350FFF3535;
defparam \U2|dp|AU|AL|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N57
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~1_combout  = ( \U2|dp|AU|AL|Selector8~0_combout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & (((\U2|dp|AU|PC|out [7])) # (\U2|dp|AU|AL|Selector15~3_combout ))) # (\U2|dp|AU|AL|Selector15~2_combout  & 
// (!\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Add0~41_sumout ))) ) ) # ( !\U2|dp|AU|AL|Selector8~0_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((!\U2|dp|AU|AL|Selector15~2_combout  & ((\U2|dp|AU|PC|out [7]))) # 
// (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~41_sumout )))) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datab(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datac(!\U2|dp|AU|AL|Add0~41_sumout ),
	.datad(!\U2|dp|AU|PC|out [7]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \U2|dp|AU|AL|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N56
dffeas \U2|dp|AU|PC|out[8] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[8] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N24
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~45 (
// Equation(s):
// \U2|dp|AU|AL|Add0~45_sumout  = SUM(( \U2|dp|AU|PC|out [8] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~42  ))
// \U2|dp|AU|AL|Add0~46  = CARRY(( \U2|dp|AU|PC|out [8] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~42  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~45_sumout ),
	.cout(\U2|dp|AU|AL|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~45 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N24
cyclonev_lcell_comb \U2|dp|AU|AL|Selector7~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector7~0_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux23~0_combout )) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|PCplusI~q  & 
// (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux23~0_combout ))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|dp|RF|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector7~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector7~0 .lut_mask = 64'h00020002000A000A;
defparam \U2|dp|AU|AL|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N24
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~45 (
// Equation(s):
// \U2|dp|AU|AL|Add1~45_sumout  = SUM(( \U2|dp|AU|PC|out [8] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~42  ))
// \U2|dp|AU|AL|Add1~46  = CARRY(( \U2|dp|AU|PC|out [8] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~42  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~45_sumout ),
	.cout(\U2|dp|AU|AL|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~45 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N3
cyclonev_lcell_comb \U2|dp|AU|AL|Selector7~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector7~1_combout  = ( \U2|dp|RF|Mux7~0_combout  & ( \U2|dp|AU|AL|Add1~45_sumout  & ( ((!\U2|ctrl|Rs_on_AddressUnitRSide~q  & ((\U2|ctrl|Rplus0~q ) # (\U2|ctrl|PCplusI~q )))) # (\U2|ctrl|PCplus1~q ) ) ) ) # ( !\U2|dp|RF|Mux7~0_combout  & ( 
// \U2|dp|AU|AL|Add1~45_sumout  & ( \U2|ctrl|PCplus1~q  ) ) ) # ( \U2|dp|RF|Mux7~0_combout  & ( !\U2|dp|AU|AL|Add1~45_sumout  & ( (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & (!\U2|ctrl|PCplus1~q  & ((\U2|ctrl|Rplus0~q ) # (\U2|ctrl|PCplusI~q )))) ) ) )

	.dataa(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datab(!\U2|ctrl|PCplus1~q ),
	.datac(!\U2|ctrl|PCplusI~q ),
	.datad(!\U2|ctrl|Rplus0~q ),
	.datae(!\U2|dp|RF|Mux7~0_combout ),
	.dataf(!\U2|dp|AU|AL|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector7~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector7~1 .lut_mask = 64'h0000088833333BBB;
defparam \U2|dp|AU|AL|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N45
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~0_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|PCplusI~q  & (!\U2|ctrl|RplusI~q  & !\U2|ctrl|ResetPC~q ))) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & ((!\U2|ctrl|PCplusI~q  & 
// (!\U2|ctrl|RplusI~q  $ (!\U2|ctrl|ResetPC~q ))) # (\U2|ctrl|PCplusI~q  & (!\U2|ctrl|RplusI~q  & !\U2|ctrl|ResetPC~q )))) # (\U2|ctrl|PCplus1~q  & (!\U2|ctrl|PCplusI~q  & (!\U2|ctrl|RplusI~q  & !\U2|ctrl|ResetPC~q ))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|RplusI~q ),
	.datad(!\U2|ctrl|ResetPC~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~0 .lut_mask = 64'h6880688080008000;
defparam \U2|dp|AU|AL|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector7~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector7~2_combout  = ( \U2|dp|AU|PC|out [8] & ( \U2|dp|AU|AL|Selector3~0_combout  & ( (!\U2|ctrl|PCplusI~q  & (((\U2|dp|AU|AL|Selector7~1_combout ) # (\U2|dp|AU|AL|Selector7~0_combout )))) # (\U2|ctrl|PCplusI~q  & 
// (\U2|dp|AU|AL|Add0~45_sumout )) ) ) ) # ( !\U2|dp|AU|PC|out [8] & ( \U2|dp|AU|AL|Selector3~0_combout  & ( (!\U2|ctrl|PCplusI~q  & (((\U2|dp|AU|AL|Selector7~1_combout ) # (\U2|dp|AU|AL|Selector7~0_combout )))) # (\U2|ctrl|PCplusI~q  & 
// (\U2|dp|AU|AL|Add0~45_sumout )) ) ) ) # ( \U2|dp|AU|PC|out [8] & ( !\U2|dp|AU|AL|Selector3~0_combout  ) )

	.dataa(!\U2|ctrl|PCplusI~q ),
	.datab(!\U2|dp|AU|AL|Add0~45_sumout ),
	.datac(!\U2|dp|AU|AL|Selector7~0_combout ),
	.datad(!\U2|dp|AU|AL|Selector7~1_combout ),
	.datae(!\U2|dp|AU|PC|out [8]),
	.dataf(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector7~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector7~2 .lut_mask = 64'h0000FFFF1BBB1BBB;
defparam \U2|dp|AU|AL|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N38
dffeas \U2|dp|AU|PC|out[9] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[9] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N27
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~49 (
// Equation(s):
// \U2|dp|AU|AL|Add0~49_sumout  = SUM(( \U2|dp|AU|PC|out [9] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~46  ))
// \U2|dp|AU|AL|Add0~50  = CARRY(( \U2|dp|AU|PC|out [9] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~46  ))

	.dataa(!\U2|dp|AU|PC|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~49_sumout ),
	.cout(\U2|dp|AU|AL|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~49 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N27
cyclonev_lcell_comb \U2|dp|AU|AL|Selector6~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector6~0_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|dp|RF|Mux22~0_combout  & \U2|ctrl|Rs_on_AddressUnitRSide~q )) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|PCplusI~q  & 
// (\U2|dp|RF|Mux22~0_combout  & \U2|ctrl|Rs_on_AddressUnitRSide~q ))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|dp|RF|Mux22~0_combout ),
	.datad(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector6~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector6~0 .lut_mask = 64'h00020002000A000A;
defparam \U2|dp|AU|AL|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N27
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~49 (
// Equation(s):
// \U2|dp|AU|AL|Add1~49_sumout  = SUM(( \U2|dp|AU|PC|out [9] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~46  ))
// \U2|dp|AU|AL|Add1~50  = CARRY(( \U2|dp|AU|PC|out [9] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~46  ))

	.dataa(!\U2|dp|AU|PC|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~49_sumout ),
	.cout(\U2|dp|AU|AL|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~49 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N12
cyclonev_lcell_comb \U2|dp|AU|AL|Selector6~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector6~1_combout  = ( \U2|dp|RF|Mux6~0_combout  & ( \U2|dp|AU|AL|Add1~49_sumout  & ( ((!\U2|ctrl|Rs_on_AddressUnitRSide~q  & ((\U2|ctrl|Rplus0~q ) # (\U2|ctrl|PCplusI~q )))) # (\U2|ctrl|PCplus1~q ) ) ) ) # ( !\U2|dp|RF|Mux6~0_combout  & ( 
// \U2|dp|AU|AL|Add1~49_sumout  & ( \U2|ctrl|PCplus1~q  ) ) ) # ( \U2|dp|RF|Mux6~0_combout  & ( !\U2|dp|AU|AL|Add1~49_sumout  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & ((\U2|ctrl|Rplus0~q ) # (\U2|ctrl|PCplusI~q )))) ) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rplus0~q ),
	.datad(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datae(!\U2|dp|RF|Mux6~0_combout ),
	.dataf(!\U2|dp|AU|AL|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector6~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector6~1 .lut_mask = 64'h00002A0055557F55;
defparam \U2|dp|AU|AL|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Selector6~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector6~2_combout  = ( \U2|dp|AU|PC|out [9] & ( \U2|ctrl|PCplusI~q  & ( (!\U2|dp|AU|AL|Selector3~0_combout ) # (\U2|dp|AU|AL|Add0~49_sumout ) ) ) ) # ( !\U2|dp|AU|PC|out [9] & ( \U2|ctrl|PCplusI~q  & ( (\U2|dp|AU|AL|Selector3~0_combout  & 
// \U2|dp|AU|AL|Add0~49_sumout ) ) ) ) # ( \U2|dp|AU|PC|out [9] & ( !\U2|ctrl|PCplusI~q  & ( (!\U2|dp|AU|AL|Selector3~0_combout ) # ((\U2|dp|AU|AL|Selector6~1_combout ) # (\U2|dp|AU|AL|Selector6~0_combout )) ) ) ) # ( !\U2|dp|AU|PC|out [9] & ( 
// !\U2|ctrl|PCplusI~q  & ( (\U2|dp|AU|AL|Selector3~0_combout  & ((\U2|dp|AU|AL|Selector6~1_combout ) # (\U2|dp|AU|AL|Selector6~0_combout ))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datab(!\U2|dp|AU|AL|Add0~49_sumout ),
	.datac(!\U2|dp|AU|AL|Selector6~0_combout ),
	.datad(!\U2|dp|AU|AL|Selector6~1_combout ),
	.datae(!\U2|dp|AU|PC|out [9]),
	.dataf(!\U2|ctrl|PCplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector6~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector6~2 .lut_mask = 64'h0555AFFF1111BBBB;
defparam \U2|dp|AU|AL|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N2
dffeas \U2|dp|AU|PC|out[10] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[10] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N30
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~53 (
// Equation(s):
// \U2|dp|AU|AL|Add1~53_sumout  = SUM(( \U2|dp|AU|PC|out [10] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~50  ))
// \U2|dp|AU|AL|Add1~54  = CARRY(( \U2|dp|AU|PC|out [10] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~53_sumout ),
	.cout(\U2|dp|AU|AL|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~53 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N15
cyclonev_lcell_comb \U2|dp|AU|AL|Selector5~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector5~1_combout  = ( \U2|dp|RF|Mux5~0_combout  & ( \U2|dp|AU|AL|Add1~53_sumout  & ( ((!\U2|ctrl|Rs_on_AddressUnitRSide~q  & ((\U2|ctrl|Rplus0~q ) # (\U2|ctrl|PCplusI~q )))) # (\U2|ctrl|PCplus1~q ) ) ) ) # ( !\U2|dp|RF|Mux5~0_combout  & ( 
// \U2|dp|AU|AL|Add1~53_sumout  & ( \U2|ctrl|PCplus1~q  ) ) ) # ( \U2|dp|RF|Mux5~0_combout  & ( !\U2|dp|AU|AL|Add1~53_sumout  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & ((\U2|ctrl|Rplus0~q ) # (\U2|ctrl|PCplusI~q )))) ) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|ctrl|Rplus0~q ),
	.datae(!\U2|dp|RF|Mux5~0_combout ),
	.dataf(!\U2|dp|AU|AL|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector5~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector5~1 .lut_mask = 64'h000020A0555575F5;
defparam \U2|dp|AU|AL|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Selector5~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector5~0_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux21~0_combout )) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|PCplusI~q  & 
// (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux21~0_combout ))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|dp|RF|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector5~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector5~0 .lut_mask = 64'h00020002000A000A;
defparam \U2|dp|AU|AL|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N30
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~53 (
// Equation(s):
// \U2|dp|AU|AL|Add0~53_sumout  = SUM(( \U2|dp|AU|PC|out [10] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~50  ))
// \U2|dp|AU|AL|Add0~54  = CARRY(( \U2|dp|AU|PC|out [10] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~50  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~53_sumout ),
	.cout(\U2|dp|AU|AL|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~53 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Selector5~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector5~2_combout  = ( \U2|dp|AU|PC|out [10] & ( \U2|ctrl|PCplusI~q  & ( (!\U2|dp|AU|AL|Selector3~0_combout ) # (\U2|dp|AU|AL|Add0~53_sumout ) ) ) ) # ( !\U2|dp|AU|PC|out [10] & ( \U2|ctrl|PCplusI~q  & ( (\U2|dp|AU|AL|Add0~53_sumout  & 
// \U2|dp|AU|AL|Selector3~0_combout ) ) ) ) # ( \U2|dp|AU|PC|out [10] & ( !\U2|ctrl|PCplusI~q  & ( ((!\U2|dp|AU|AL|Selector3~0_combout ) # (\U2|dp|AU|AL|Selector5~0_combout )) # (\U2|dp|AU|AL|Selector5~1_combout ) ) ) ) # ( !\U2|dp|AU|PC|out [10] & ( 
// !\U2|ctrl|PCplusI~q  & ( (\U2|dp|AU|AL|Selector3~0_combout  & ((\U2|dp|AU|AL|Selector5~0_combout ) # (\U2|dp|AU|AL|Selector5~1_combout ))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector5~1_combout ),
	.datab(!\U2|dp|AU|AL|Selector5~0_combout ),
	.datac(!\U2|dp|AU|AL|Add0~53_sumout ),
	.datad(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datae(!\U2|dp|AU|PC|out [10]),
	.dataf(!\U2|ctrl|PCplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector5~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector5~2 .lut_mask = 64'h0077FF77000FFF0F;
defparam \U2|dp|AU|AL|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N50
dffeas \U2|dp|AU|PC|out[11] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[11] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N33
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~57 (
// Equation(s):
// \U2|dp|AU|AL|Add0~57_sumout  = SUM(( \U2|dp|AU|PC|out [11] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~54  ))
// \U2|dp|AU|AL|Add0~58  = CARRY(( \U2|dp|AU|PC|out [11] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~54  ))

	.dataa(!\U2|dp|AU|PC|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~57_sumout ),
	.cout(\U2|dp|AU|AL|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~57 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N33
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~57 (
// Equation(s):
// \U2|dp|AU|AL|Add1~57_sumout  = SUM(( \U2|dp|AU|PC|out [11] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~54  ))
// \U2|dp|AU|AL|Add1~58  = CARRY(( \U2|dp|AU|PC|out [11] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~54  ))

	.dataa(!\U2|dp|AU|PC|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~57_sumout ),
	.cout(\U2|dp|AU|AL|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~57 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Selector4~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector4~1_combout  = ( \U2|dp|RF|Mux4~0_combout  & ( \U2|dp|AU|AL|Add1~57_sumout  & ( ((!\U2|ctrl|Rs_on_AddressUnitRSide~q  & ((\U2|ctrl|PCplusI~q ) # (\U2|ctrl|Rplus0~q )))) # (\U2|ctrl|PCplus1~q ) ) ) ) # ( !\U2|dp|RF|Mux4~0_combout  & ( 
// \U2|dp|AU|AL|Add1~57_sumout  & ( \U2|ctrl|PCplus1~q  ) ) ) # ( \U2|dp|RF|Mux4~0_combout  & ( !\U2|dp|AU|AL|Add1~57_sumout  & ( (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & (!\U2|ctrl|PCplus1~q  & ((\U2|ctrl|PCplusI~q ) # (\U2|ctrl|Rplus0~q )))) ) ) )

	.dataa(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datab(!\U2|ctrl|PCplus1~q ),
	.datac(!\U2|ctrl|Rplus0~q ),
	.datad(!\U2|ctrl|PCplusI~q ),
	.datae(!\U2|dp|RF|Mux4~0_combout ),
	.dataf(!\U2|dp|AU|AL|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector4~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector4~1 .lut_mask = 64'h0000088833333BBB;
defparam \U2|dp|AU|AL|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Selector4~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector4~0_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux20~0_combout )) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|PCplusI~q  & 
// (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux20~0_combout ))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|dp|RF|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector4~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector4~0 .lut_mask = 64'h00020002000A000A;
defparam \U2|dp|AU|AL|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector4~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector4~2_combout  = ( \U2|dp|AU|PC|out [11] & ( \U2|ctrl|PCplusI~q  & ( (!\U2|dp|AU|AL|Selector3~0_combout ) # (\U2|dp|AU|AL|Add0~57_sumout ) ) ) ) # ( !\U2|dp|AU|PC|out [11] & ( \U2|ctrl|PCplusI~q  & ( (\U2|dp|AU|AL|Selector3~0_combout  & 
// \U2|dp|AU|AL|Add0~57_sumout ) ) ) ) # ( \U2|dp|AU|PC|out [11] & ( !\U2|ctrl|PCplusI~q  & ( (!\U2|dp|AU|AL|Selector3~0_combout ) # ((\U2|dp|AU|AL|Selector4~0_combout ) # (\U2|dp|AU|AL|Selector4~1_combout )) ) ) ) # ( !\U2|dp|AU|PC|out [11] & ( 
// !\U2|ctrl|PCplusI~q  & ( (\U2|dp|AU|AL|Selector3~0_combout  & ((\U2|dp|AU|AL|Selector4~0_combout ) # (\U2|dp|AU|AL|Selector4~1_combout ))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datab(!\U2|dp|AU|AL|Add0~57_sumout ),
	.datac(!\U2|dp|AU|AL|Selector4~1_combout ),
	.datad(!\U2|dp|AU|AL|Selector4~0_combout ),
	.datae(!\U2|dp|AU|PC|out [11]),
	.dataf(!\U2|ctrl|PCplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector4~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector4~2 .lut_mask = 64'h0555AFFF1111BBBB;
defparam \U2|dp|AU|AL|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N32
dffeas \U2|dp|RF|MemoryFileH[3][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y43_N55
dffeas \U2|dp|RF|MemoryFileH[1][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux35~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y44_N40
dffeas \U2|dp|RF|MemoryFileH[2][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux35~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N48
cyclonev_lcell_comb \U2|dp|RF|Mux3~0 (
// Equation(s):
// \U2|dp|RF|Mux3~0_combout  = ( \U2|dp|RF|MemoryFileH[0][4]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[2][4]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[3][4]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][4]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[2][4]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[3][4]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileH[0][4]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileH[1][4]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][4]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFileH[1][4]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[3][4]~q ),
	.datab(!\U2|dp|RF|MemoryFileH[1][4]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileH[2][4]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[0][4]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux3~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux3~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \U2|dp|RF|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N6
cyclonev_lcell_comb \U2|dp|AL|Add0~57 (
// Equation(s):
// \U2|dp|AL|Add0~57_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux20~0_combout ))) ) + ( \U2|dp|RF|Mux4~0_combout  ) + ( \U2|dp|AL|Add0~54  ))
// \U2|dp|AL|Add0~58  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux20~0_combout ))) ) + ( \U2|dp|RF|Mux4~0_combout  ) + ( \U2|dp|AL|Add0~54  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [3]),
	.datac(!\U2|dp|RF|Mux4~0_combout ),
	.datad(!\U2|dp|RF|Mux20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~57_sumout ),
	.cout(\U2|dp|AL|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~57 .extended_lut = "off";
defparam \U2|dp|AL|Add0~57 .lut_mask = 64'h0000F0F000002277;
defparam \U2|dp|AL|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N9
cyclonev_lcell_comb \U2|dp|AL|Add0~65 (
// Equation(s):
// \U2|dp|AL|Add0~65_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux19~0_combout ))) ) + ( \U2|dp|RF|Mux3~0_combout  ) + ( \U2|dp|AL|Add0~58  ))
// \U2|dp|AL|Add0~66  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux19~0_combout ))) ) + ( \U2|dp|RF|Mux3~0_combout  ) + ( \U2|dp|AL|Add0~58  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux3~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~65_sumout ),
	.cout(\U2|dp|AL|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~65 .extended_lut = "off";
defparam \U2|dp|AL|Add0~65 .lut_mask = 64'h0000FF0000000A5F;
defparam \U2|dp|AL|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N21
cyclonev_lcell_comb \U2|dp|AL|Selector3~1 (
// Equation(s):
// \U2|dp|AL|Selector3~1_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Add0~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N51
cyclonev_lcell_comb \U2|dp|OpndBus[12]~15 (
// Equation(s):
// \U2|dp|OpndBus[12]~15_combout  = ( \U2|ctrl|RFright_on_OpndBus~q  & ( \U2|dp|RF|Mux19~0_combout  ) ) # ( !\U2|ctrl|RFright_on_OpndBus~q  & ( \U2|dp|IR|out [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[12]~15 .extended_lut = "off";
defparam \U2|dp|OpndBus[12]~15 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \U2|dp|OpndBus[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N24
cyclonev_lcell_comb \U2|dp|AL|Selector3~3 (
// Equation(s):
// \U2|dp|AL|Selector3~3_combout  = ( \U2|dp|RF|Mux3~0_combout  & ( \U2|dp|AL|Selector12~0_combout  ) ) # ( !\U2|dp|RF|Mux3~0_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[11]~14_combout ) ) ) ) # ( 
// \U2|dp|RF|Mux3~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (!\U2|dp|AL|Equal1~1_combout  & (\U2|dp|AL|Equal4~0_combout  & ((\U2|dp|OpndBus[11]~14_combout )))) # (\U2|dp|AL|Equal1~1_combout  & (((\U2|dp|AL|Equal4~0_combout  & 
// \U2|dp|OpndBus[11]~14_combout )) # (\U2|dp|OpndBus[12]~15_combout ))) ) ) ) # ( !\U2|dp|RF|Mux3~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[11]~14_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|OpndBus[12]~15_combout ),
	.datad(!\U2|dp|OpndBus[11]~14_combout ),
	.datae(!\U2|dp|RF|Mux3~0_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~3 .lut_mask = 64'h003305370033FFFF;
defparam \U2|dp|AL|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N3
cyclonev_lcell_comb \U2|dp|AL|Add2~53 (
// Equation(s):
// \U2|dp|AL|Add2~53_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [2])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux21~0_combout ))) ) + ( \U2|dp|RF|Mux5~0_combout  ) + ( \U2|dp|AL|Add2~50  ))
// \U2|dp|AL|Add2~54  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [2])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux21~0_combout ))) ) + ( \U2|dp|RF|Mux5~0_combout  ) + ( \U2|dp|AL|Add2~50  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(!\U2|dp|RF|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux5~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~53_sumout ),
	.cout(\U2|dp|AL|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~53 .extended_lut = "off";
defparam \U2|dp|AL|Add2~53 .lut_mask = 64'h0000FF000000F3C0;
defparam \U2|dp|AL|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N6
cyclonev_lcell_comb \U2|dp|AL|Add2~57 (
// Equation(s):
// \U2|dp|AL|Add2~57_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux20~0_combout ))) ) + ( \U2|dp|RF|Mux4~0_combout  ) + ( \U2|dp|AL|Add2~54  ))
// \U2|dp|AL|Add2~58  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux20~0_combout ))) ) + ( \U2|dp|RF|Mux4~0_combout  ) + ( \U2|dp|AL|Add2~54  ))

	.dataa(!\U2|dp|RF|Mux4~0_combout ),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~57_sumout ),
	.cout(\U2|dp|AL|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~57 .extended_lut = "off";
defparam \U2|dp|AL|Add2~57 .lut_mask = 64'h0000AAAA0000F3C0;
defparam \U2|dp|AL|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N9
cyclonev_lcell_comb \U2|dp|AL|Add2~65 (
// Equation(s):
// \U2|dp|AL|Add2~65_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux19~0_combout ))) ) + ( \U2|dp|RF|Mux3~0_combout  ) + ( \U2|dp|AL|Add2~58  ))
// \U2|dp|AL|Add2~66  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux19~0_combout ))) ) + ( \U2|dp|RF|Mux3~0_combout  ) + ( \U2|dp|AL|Add2~58  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux3~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~65_sumout ),
	.cout(\U2|dp|AL|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~65 .extended_lut = "off";
defparam \U2|dp|AL|Add2~65 .lut_mask = 64'h0000FF000000F3C0;
defparam \U2|dp|AL|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N18
cyclonev_lcell_comb \U2|dp|AL|Selector3~0 (
// Equation(s):
// \U2|dp|AL|Selector3~0_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|AL|Add2~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add2~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N6
cyclonev_lcell_comb \U2|dp|RF|Mux35~0 (
// Equation(s):
// \U2|dp|RF|Mux35~0_combout  = ( \U2|ctrl|RFHwrite~q  & ( (!\U2|ctrl|sel_aluout_rfin~q  & (!\U2|ctrl|Pstate.exec1inp~q  & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout )) ) ) # ( !\U2|ctrl|RFHwrite~q  & ( 
// \U2|dp|RF|Mux3~0_combout  ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|dp|RF|Mux3~0_combout ),
	.datac(!\U2|ctrl|Pstate.exec1inp~q ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFHwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux35~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux35~0 .lut_mask = 64'h3333333300A000A0;
defparam \U2|dp|RF|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N14
dffeas \U2|dp|RF|MemoryFileH[1][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux34~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N8
dffeas \U2|dp|RF|MemoryFileH[0][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux34~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N40
dffeas \U2|dp|RF|MemoryFileH[2][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux34~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N6
cyclonev_lcell_comb \U2|dp|RF|Mux2~0 (
// Equation(s):
// \U2|dp|RF|Mux2~0_combout  = ( \U2|dp|RF|MemoryFileH[0][5]~q  & ( \U2|dp|RF|MemoryFileH[2][5]~q  & ( (!\U2|dp|IR|out [10]) # ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[1][5]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileH[3][5]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileH[0][5]~q  & ( \U2|dp|RF|MemoryFileH[2][5]~q  & ( (!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[1][5]~q  & (\U2|dp|IR|out [10]))) # (\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFileH[3][5]~q )))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileH[0][5]~q  & ( !\U2|dp|RF|MemoryFileH[2][5]~q  & ( (!\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10])) # (\U2|dp|RF|MemoryFileH[1][5]~q ))) # (\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFileH[3][5]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileH[0][5]~q  & ( !\U2|dp|RF|MemoryFileH[2][5]~q  & ( (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[1][5]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileH[3][5]~q ))))) ) ) )

	.dataa(!\U2|dp|IR|out [11]),
	.datab(!\U2|dp|RF|MemoryFileH[1][5]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileH[3][5]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[0][5]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux2~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux2~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \U2|dp|RF|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Add0~61 (
// Equation(s):
// \U2|dp|AL|Add0~61_sumout  = SUM(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [5]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux18~0_combout )) ) + ( \U2|dp|AL|Add0~66  ))
// \U2|dp|AL|Add0~62  = CARRY(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [5]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux18~0_combout )) ) + ( \U2|dp|AL|Add0~66  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|RF|Mux18~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~61_sumout ),
	.cout(\U2|dp|AL|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~61 .extended_lut = "off";
defparam \U2|dp|AL|Add0~61 .lut_mask = 64'h0000E4E4000000FF;
defparam \U2|dp|AL|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N48
cyclonev_lcell_comb \U2|dp|AL|Selector2~1 (
// Equation(s):
// \U2|dp|AL|Selector2~1_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Add0~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Add2~61 (
// Equation(s):
// \U2|dp|AL|Add2~61_sumout  = SUM(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux18~0_combout ))) ) + ( \U2|dp|AL|Add2~66  ))
// \U2|dp|AL|Add2~62  = CARRY(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux18~0_combout ))) ) + ( \U2|dp|AL|Add2~66  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux18~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~61_sumout ),
	.cout(\U2|dp|AL|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~61 .extended_lut = "off";
defparam \U2|dp|AL|Add2~61 .lut_mask = 64'h00000C3F000000FF;
defparam \U2|dp|AL|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N51
cyclonev_lcell_comb \U2|dp|AL|Selector2~0 (
// Equation(s):
// \U2|dp|AL|Selector2~0_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|AL|Add2~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add2~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N48
cyclonev_lcell_comb \U2|dp|AL|Selector2~3 (
// Equation(s):
// \U2|dp|AL|Selector2~3_combout  = ( \U2|dp|AL|Selector12~0_combout  & ( \U2|dp|AL|Equal1~1_combout  & ( ((\U2|dp|OpndBus[12]~15_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux2~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector12~0_combout  & ( 
// \U2|dp|AL|Equal1~1_combout  & ( (!\U2|dp|OpndBus[12]~15_combout  & (\U2|dp|RF|Mux2~0_combout  & (\U2|dp|OpndBus[13]~12_combout ))) # (\U2|dp|OpndBus[12]~15_combout  & (((\U2|dp|RF|Mux2~0_combout  & \U2|dp|OpndBus[13]~12_combout )) # 
// (\U2|dp|AL|Equal4~0_combout ))) ) ) ) # ( \U2|dp|AL|Selector12~0_combout  & ( !\U2|dp|AL|Equal1~1_combout  & ( ((\U2|dp|OpndBus[12]~15_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux2~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector12~0_combout  & ( 
// !\U2|dp|AL|Equal1~1_combout  & ( (\U2|dp|OpndBus[12]~15_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) )

	.dataa(!\U2|dp|OpndBus[12]~15_combout ),
	.datab(!\U2|dp|RF|Mux2~0_combout ),
	.datac(!\U2|dp|OpndBus[13]~12_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|AL|Selector12~0_combout ),
	.dataf(!\U2|dp|AL|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~3 .lut_mask = 64'h0055337703573377;
defparam \U2|dp|AL|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N21
cyclonev_lcell_comb \U2|dp|RF|Mux34~0 (
// Equation(s):
// \U2|dp|RF|Mux34~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & (((\U2|dp|RF|Mux2~0_combout )))) # (\U2|ctrl|RFHwrite~q  & (!\U2|ctrl|sel_aluout_rfin~q  & 
// ((!\U2|ctrl|Pstate.exec1inp~q )))) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & \U2|dp|RF|Mux2~0_combout ) ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|ctrl|RFHwrite~q ),
	.datac(!\U2|dp|RF|Mux2~0_combout ),
	.datad(!\U2|ctrl|Pstate.exec1inp~q ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux34~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux34~0 .lut_mask = 64'h0C0C0C0C2E0C2E0C;
defparam \U2|dp|RF|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y44_N10
dffeas \U2|dp|RF|MemoryFileH[2][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N13
dffeas \U2|dp|RF|MemoryFileH[1][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y42_N43
dffeas \U2|dp|RF|MemoryFileH[0][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N42
cyclonev_lcell_comb \U2|dp|RF|Mux1~0 (
// Equation(s):
// \U2|dp|RF|Mux1~0_combout  = ( \U2|dp|RF|MemoryFileH[0][6]~q  & ( \U2|dp|RF|MemoryFileH[3][6]~q  & ( (!\U2|dp|IR|out [10] & (((!\U2|dp|IR|out [11])) # (\U2|dp|RF|MemoryFileH[2][6]~q ))) # (\U2|dp|IR|out [10] & (((\U2|dp|IR|out [11]) # 
// (\U2|dp|RF|MemoryFileH[1][6]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][6]~q  & ( \U2|dp|RF|MemoryFileH[3][6]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[2][6]~q  & ((\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & (((\U2|dp|IR|out [11]) # 
// (\U2|dp|RF|MemoryFileH[1][6]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFileH[0][6]~q  & ( !\U2|dp|RF|MemoryFileH[3][6]~q  & ( (!\U2|dp|IR|out [10] & (((!\U2|dp|IR|out [11])) # (\U2|dp|RF|MemoryFileH[2][6]~q ))) # (\U2|dp|IR|out [10] & 
// (((\U2|dp|RF|MemoryFileH[1][6]~q  & !\U2|dp|IR|out [11])))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][6]~q  & ( !\U2|dp|RF|MemoryFileH[3][6]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[2][6]~q  & ((\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & 
// (((\U2|dp|RF|MemoryFileH[1][6]~q  & !\U2|dp|IR|out [11])))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[2][6]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFileH[1][6]~q ),
	.datad(!\U2|dp|IR|out [11]),
	.datae(!\U2|dp|RF|MemoryFileH[0][6]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux1~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux1~0 .lut_mask = 64'h0344CF440377CF77;
defparam \U2|dp|RF|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N15
cyclonev_lcell_comb \U2|dp|AL|Add2~45 (
// Equation(s):
// \U2|dp|AL|Add2~45_sumout  = SUM(( \U2|dp|RF|Mux1~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux17~0_combout ))) ) + ( \U2|dp|AL|Add2~62  ))
// \U2|dp|AL|Add2~46  = CARRY(( \U2|dp|RF|Mux1~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux17~0_combout ))) ) + ( \U2|dp|AL|Add2~62  ))

	.dataa(!\U2|dp|IR|out [6]),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(gnd),
	.datad(!\U2|dp|RF|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux17~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~45_sumout ),
	.cout(\U2|dp|AL|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~45 .extended_lut = "off";
defparam \U2|dp|AL|Add2~45 .lut_mask = 64'h00004477000000FF;
defparam \U2|dp|AL|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N33
cyclonev_lcell_comb \U2|dp|AL|Selector1~0 (
// Equation(s):
// \U2|dp|AL|Selector1~0_combout  = ( \U2|dp|AL|Add2~45_sumout  & ( \U2|dp|AL|Equal7~1_combout  ) )

	.dataa(gnd),
	.datab(!\U2|dp|AL|Equal7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~0 .lut_mask = 64'h0000000033333333;
defparam \U2|dp|AL|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N39
cyclonev_lcell_comb \U2|dp|RF|Mux33~0 (
// Equation(s):
// \U2|dp|RF|Mux33~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & (((\U2|dp|RF|Mux1~0_combout )))) # (\U2|ctrl|RFHwrite~q  & (!\U2|ctrl|sel_aluout_rfin~q  & 
// ((!\U2|ctrl|Pstate.exec1inp~q )))) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & \U2|dp|RF|Mux1~0_combout ) ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|ctrl|RFHwrite~q ),
	.datac(!\U2|dp|RF|Mux1~0_combout ),
	.datad(!\U2|ctrl|Pstate.exec1inp~q ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux33~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux33~0 .lut_mask = 64'h0C0C0C0C2E0C2E0C;
defparam \U2|dp|RF|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N15
cyclonev_lcell_comb \U2|dp|AL|Add0~45 (
// Equation(s):
// \U2|dp|AL|Add0~45_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux17~0_combout ))) ) + ( \U2|dp|RF|Mux1~0_combout  ) + ( \U2|dp|AL|Add0~62  ))
// \U2|dp|AL|Add0~46  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux17~0_combout ))) ) + ( \U2|dp|RF|Mux1~0_combout  ) + ( \U2|dp|AL|Add0~62  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux1~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~45_sumout ),
	.cout(\U2|dp|AL|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~45 .extended_lut = "off";
defparam \U2|dp|AL|Add0~45 .lut_mask = 64'h0000FF0000000A5F;
defparam \U2|dp|AL|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N3
cyclonev_lcell_comb \U2|dp|AL|Selector1~1 (
// Equation(s):
// \U2|dp|AL|Selector1~1_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N42
cyclonev_lcell_comb \U2|dp|AL|Selector1~3 (
// Equation(s):
// \U2|dp|AL|Selector1~3_combout  = ( \U2|dp|OpndBus[14]~10_combout  & ( \U2|dp|AL|Equal1~1_combout  & ( ((\U2|dp|OpndBus[13]~12_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux1~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( 
// \U2|dp|AL|Equal1~1_combout  & ( (!\U2|dp|OpndBus[13]~12_combout  & (\U2|dp|AL|Selector12~0_combout  & (\U2|dp|RF|Mux1~0_combout ))) # (\U2|dp|OpndBus[13]~12_combout  & (((\U2|dp|AL|Selector12~0_combout  & \U2|dp|RF|Mux1~0_combout )) # 
// (\U2|dp|AL|Equal4~0_combout ))) ) ) ) # ( \U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|AL|Equal1~1_combout  & ( (!\U2|dp|OpndBus[13]~12_combout  & (\U2|dp|AL|Selector12~0_combout  & (\U2|dp|RF|Mux1~0_combout ))) # (\U2|dp|OpndBus[13]~12_combout  & 
// (((\U2|dp|AL|Selector12~0_combout  & \U2|dp|RF|Mux1~0_combout )) # (\U2|dp|AL|Equal4~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|AL|Equal1~1_combout  & ( (!\U2|dp|OpndBus[13]~12_combout  & (\U2|dp|AL|Selector12~0_combout  & 
// (\U2|dp|RF|Mux1~0_combout ))) # (\U2|dp|OpndBus[13]~12_combout  & (((\U2|dp|AL|Selector12~0_combout  & \U2|dp|RF|Mux1~0_combout )) # (\U2|dp|AL|Equal4~0_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[13]~12_combout ),
	.datab(!\U2|dp|AL|Selector12~0_combout ),
	.datac(!\U2|dp|RF|Mux1~0_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|OpndBus[14]~10_combout ),
	.dataf(!\U2|dp|AL|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~3 .lut_mask = 64'h0357035703570F5F;
defparam \U2|dp|AL|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N24
cyclonev_lcell_comb \U2|dp|AL|Selector1~5 (
// Equation(s):
// \U2|dp|AL|Selector1~5_combout  = ( \U2|dp|AL|Equal3~2_combout  & ( (!\U2|dp|AL|Selector15~0_combout  & (\U2|dp|OpndBus[14]~10_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[15]~0_combout )))) ) ) # ( !\U2|dp|AL|Equal3~2_combout  & ( 
// (!\U2|dp|AL|Equal5~0_combout  & ((!\U2|dp|AL|Selector15~0_combout ) # ((!\U2|dp|OpndBus[14]~10_combout )))) # (\U2|dp|AL|Equal5~0_combout  & (!\U2|dp|OpndBus[15]~0_combout  & ((!\U2|dp|AL|Selector15~0_combout ) # (!\U2|dp|OpndBus[14]~10_combout )))) ) )

	.dataa(!\U2|dp|AL|Equal5~0_combout ),
	.datab(!\U2|dp|AL|Selector15~0_combout ),
	.datac(!\U2|dp|OpndBus[15]~0_combout ),
	.datad(!\U2|dp|OpndBus[14]~10_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~5 .lut_mask = 64'hFAC8FAC800C800C8;
defparam \U2|dp|AL|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N6
cyclonev_lcell_comb \U2|dp|AL|Selector1~2 (
// Equation(s):
// \U2|dp|AL|Selector1~2_combout  = ( \U2|dp|AL|Mult0~22  & ( \U2|dp|AL|Selector1~5_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~22  & ( 
// \U2|dp|AL|Selector1~5_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(!\U2|dp|AL|Mult0~22 ),
	.dataf(!\U2|dp|AL|Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~2 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N48
cyclonev_lcell_comb \U2|dp|RF|Mux33~1 (
// Equation(s):
// \U2|dp|RF|Mux33~1_combout  = ( \U2|dp|AL|Selector1~3_combout  & ( \U2|dp|AL|Selector1~2_combout  & ( (\U2|dp|RF|Mux39~0_combout ) # (\U2|dp|RF|Mux33~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector1~3_combout  & ( \U2|dp|AL|Selector1~2_combout  & ( 
// ((\U2|dp|RF|Mux39~0_combout  & ((\U2|dp|AL|Selector1~1_combout ) # (\U2|dp|AL|Selector1~0_combout )))) # (\U2|dp|RF|Mux33~0_combout ) ) ) ) # ( \U2|dp|AL|Selector1~3_combout  & ( !\U2|dp|AL|Selector1~2_combout  & ( (\U2|dp|RF|Mux39~0_combout ) # 
// (\U2|dp|RF|Mux33~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector1~3_combout  & ( !\U2|dp|AL|Selector1~2_combout  & ( (\U2|dp|RF|Mux39~0_combout ) # (\U2|dp|RF|Mux33~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Selector1~0_combout ),
	.datab(!\U2|dp|RF|Mux33~0_combout ),
	.datac(!\U2|dp|AL|Selector1~1_combout ),
	.datad(!\U2|dp|RF|Mux39~0_combout ),
	.datae(!\U2|dp|AL|Selector1~3_combout ),
	.dataf(!\U2|dp|AL|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux33~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux33~1 .lut_mask = 64'h33FF33FF337F33FF;
defparam \U2|dp|RF|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y42_N50
dffeas \U2|dp|RF|MemoryFileH[3][6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N11
dffeas \U2|dp|RF|MemoryFileH[2][6]~DUPLICATE (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][6]~DUPLICATE .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N12
cyclonev_lcell_comb \U2|dp|RF|Mux17~0 (
// Equation(s):
// \U2|dp|RF|Mux17~0_combout  = ( \U2|dp|RF|MemoryFileH[1][6]~q  & ( \U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFileH[0][6]~q )))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8])) # 
// (\U2|dp|RF|MemoryFileH[3][6]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][6]~q  & ( \U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileH[0][6]~q  & !\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8])) # 
// (\U2|dp|RF|MemoryFileH[3][6]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][6]~q  & ( !\U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFileH[0][6]~q )))) # (\U2|dp|IR|out [9] & 
// (\U2|dp|RF|MemoryFileH[3][6]~q  & ((\U2|dp|IR|out [8])))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][6]~q  & ( !\U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileH[0][6]~q  & !\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & 
// (\U2|dp|RF|MemoryFileH[3][6]~q  & ((\U2|dp|IR|out [8])))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[3][6]~q ),
	.datab(!\U2|dp|RF|MemoryFileH[0][6]~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFileH[1][6]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[2][6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux17~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux17~0 .lut_mask = 64'h300530F53F053FF5;
defparam \U2|dp|RF|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N27
cyclonev_lcell_comb \U2|dp|OpndBus[14]~10 (
// Equation(s):
// \U2|dp|OpndBus[14]~10_combout  = ( \U2|ctrl|RFright_on_OpndBus~q  & ( \U2|dp|RF|Mux17~0_combout  ) ) # ( !\U2|ctrl|RFright_on_OpndBus~q  & ( \U2|dp|IR|out [6] ) )

	.dataa(!\U2|dp|IR|out [6]),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[14]~10 .extended_lut = "off";
defparam \U2|dp|OpndBus[14]~10 .lut_mask = 64'h555555550F0F0F0F;
defparam \U2|dp|OpndBus[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N27
cyclonev_lcell_comb \U2|dp|AL|Selector2~5 (
// Equation(s):
// \U2|dp|AL|Selector2~5_combout  = ( \U2|dp|AL|Equal3~2_combout  & ( (!\U2|dp|AL|Selector15~0_combout  & (\U2|dp|OpndBus[13]~12_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[14]~10_combout )))) ) ) # ( !\U2|dp|AL|Equal3~2_combout  & ( 
// (!\U2|dp|AL|Equal5~0_combout  & ((!\U2|dp|AL|Selector15~0_combout ) # ((!\U2|dp|OpndBus[13]~12_combout )))) # (\U2|dp|AL|Equal5~0_combout  & (!\U2|dp|OpndBus[14]~10_combout  & ((!\U2|dp|AL|Selector15~0_combout ) # (!\U2|dp|OpndBus[13]~12_combout )))) ) )

	.dataa(!\U2|dp|AL|Equal5~0_combout ),
	.datab(!\U2|dp|AL|Selector15~0_combout ),
	.datac(!\U2|dp|OpndBus[13]~12_combout ),
	.datad(!\U2|dp|OpndBus[14]~10_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~5 .lut_mask = 64'hFCA8FCA80C080C08;
defparam \U2|dp|AL|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N48
cyclonev_lcell_comb \U2|dp|AL|Selector2~2 (
// Equation(s):
// \U2|dp|AL|Selector2~2_combout  = ( \U2|dp|AL|Mult0~21  & ( \U2|dp|AL|Selector2~5_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~21  & ( 
// \U2|dp|AL|Selector2~5_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(!\U2|dp|AL|Mult0~21 ),
	.dataf(!\U2|dp|AL|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~2 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N6
cyclonev_lcell_comb \U2|dp|RF|Mux34~1 (
// Equation(s):
// \U2|dp|RF|Mux34~1_combout  = ( \U2|dp|RF|Mux34~0_combout  & ( \U2|dp|AL|Selector2~2_combout  ) ) # ( !\U2|dp|RF|Mux34~0_combout  & ( \U2|dp|AL|Selector2~2_combout  & ( (\U2|dp|RF|Mux39~0_combout  & (((\U2|dp|AL|Selector2~3_combout ) # 
// (\U2|dp|AL|Selector2~0_combout )) # (\U2|dp|AL|Selector2~1_combout ))) ) ) ) # ( \U2|dp|RF|Mux34~0_combout  & ( !\U2|dp|AL|Selector2~2_combout  ) ) # ( !\U2|dp|RF|Mux34~0_combout  & ( !\U2|dp|AL|Selector2~2_combout  & ( \U2|dp|RF|Mux39~0_combout  ) ) )

	.dataa(!\U2|dp|AL|Selector2~1_combout ),
	.datab(!\U2|dp|RF|Mux39~0_combout ),
	.datac(!\U2|dp|AL|Selector2~0_combout ),
	.datad(!\U2|dp|AL|Selector2~3_combout ),
	.datae(!\U2|dp|RF|Mux34~0_combout ),
	.dataf(!\U2|dp|AL|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux34~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux34~1 .lut_mask = 64'h3333FFFF1333FFFF;
defparam \U2|dp|RF|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y43_N8
dffeas \U2|dp|RF|MemoryFileH[3][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N12
cyclonev_lcell_comb \U2|dp|RF|Mux18~0 (
// Equation(s):
// \U2|dp|RF|Mux18~0_combout  = ( \U2|dp|RF|MemoryFileH[1][5]~q  & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileH[2][5]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileH[3][5]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][5]~q  & ( 
// \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFileH[2][5]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileH[3][5]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][5]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|RF|MemoryFileH[0][5]~q ) # (\U2|dp|IR|out 
// [8]) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][5]~q  & ( !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & \U2|dp|RF|MemoryFileH[0][5]~q ) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[3][5]~q ),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|RF|MemoryFileH[2][5]~q ),
	.datad(!\U2|dp|RF|MemoryFileH[0][5]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[1][5]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux18~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux18~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \U2|dp|RF|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N36
cyclonev_lcell_comb \U2|dp|OpndBus[13]~12 (
// Equation(s):
// \U2|dp|OpndBus[13]~12_combout  = ( \U2|dp|RF|Mux18~0_combout  & ( (\U2|dp|IR|out [5]) # (\U2|ctrl|RFright_on_OpndBus~q ) ) ) # ( !\U2|dp|RF|Mux18~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & \U2|dp|IR|out [5]) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[13]~12 .extended_lut = "off";
defparam \U2|dp|OpndBus[13]~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U2|dp|OpndBus[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N48
cyclonev_lcell_comb \U2|dp|AL|Selector3~5 (
// Equation(s):
// \U2|dp|AL|Selector3~5_combout  = ( \U2|dp|OpndBus[13]~12_combout  & ( (!\U2|dp|AL|Equal5~0_combout  & ((!\U2|dp|OpndBus[12]~15_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[12]~15_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|OpndBus[13]~12_combout  & ( (!\U2|dp|OpndBus[12]~15_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[12]~15_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|OpndBus[12]~15_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|AL|Equal3~2_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~5 .lut_mask = 64'hF5A0F5A0C480C480;
defparam \U2|dp|AL|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N51
cyclonev_lcell_comb \U2|dp|AL|Selector3~2 (
// Equation(s):
// \U2|dp|AL|Selector3~2_combout  = ( \U2|dp|AL|Mult0~20  & ( \U2|dp|AL|Selector3~5_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~20  & ( 
// \U2|dp|AL|Selector3~5_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|ctrl|AcmpB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~20 ),
	.dataf(!\U2|dp|AL|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~2 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N30
cyclonev_lcell_comb \U2|dp|RF|Mux35~1 (
// Equation(s):
// \U2|dp|RF|Mux35~1_combout  = ( \U2|dp|AL|Selector3~2_combout  & ( \U2|dp|RF|Mux39~0_combout  & ( (((\U2|dp|RF|Mux35~0_combout ) # (\U2|dp|AL|Selector3~0_combout )) # (\U2|dp|AL|Selector3~3_combout )) # (\U2|dp|AL|Selector3~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Selector3~2_combout  & ( \U2|dp|RF|Mux39~0_combout  ) ) # ( \U2|dp|AL|Selector3~2_combout  & ( !\U2|dp|RF|Mux39~0_combout  & ( \U2|dp|RF|Mux35~0_combout  ) ) ) # ( !\U2|dp|AL|Selector3~2_combout  & ( !\U2|dp|RF|Mux39~0_combout  & ( 
// \U2|dp|RF|Mux35~0_combout  ) ) )

	.dataa(!\U2|dp|AL|Selector3~1_combout ),
	.datab(!\U2|dp|AL|Selector3~3_combout ),
	.datac(!\U2|dp|AL|Selector3~0_combout ),
	.datad(!\U2|dp|RF|Mux35~0_combout ),
	.datae(!\U2|dp|AL|Selector3~2_combout ),
	.dataf(!\U2|dp|RF|Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux35~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux35~1 .lut_mask = 64'h00FF00FFFFFF7FFF;
defparam \U2|dp|RF|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N50
dffeas \U2|dp|RF|MemoryFileH[0][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux35~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N54
cyclonev_lcell_comb \U2|dp|RF|Mux19~0 (
// Equation(s):
// \U2|dp|RF|Mux19~0_combout  = ( \U2|dp|RF|MemoryFileH[1][4]~q  & ( \U2|dp|RF|MemoryFileH[3][4]~q  & ( ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][4]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][4]~q )))) # (\U2|dp|IR|out [8]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileH[1][4]~q  & ( \U2|dp|RF|MemoryFileH[3][4]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][4]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][4]~q ))))) # (\U2|dp|IR|out [8] & (((\U2|dp|IR|out 
// [9])))) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][4]~q  & ( !\U2|dp|RF|MemoryFileH[3][4]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][4]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][4]~q ))))) # (\U2|dp|IR|out [8] & 
// (((!\U2|dp|IR|out [9])))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][4]~q  & ( !\U2|dp|RF|MemoryFileH[3][4]~q  & ( (!\U2|dp|IR|out [8] & ((!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFileH[0][4]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFileH[2][4]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[0][4]~q ),
	.datab(!\U2|dp|RF|MemoryFileH[2][4]~q ),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|IR|out [9]),
	.datae(!\U2|dp|RF|MemoryFileH[1][4]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux19~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux19~0 .lut_mask = 64'h50305F30503F5F3F;
defparam \U2|dp|RF|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N38
dffeas \U2|dp|AU|PC|out[12] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[12] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~61 (
// Equation(s):
// \U2|dp|AU|AL|Add1~61_sumout  = SUM(( \U2|dp|AU|PC|out [12] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~58  ))
// \U2|dp|AU|AL|Add1~62  = CARRY(( \U2|dp|AU|PC|out [12] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~61_sumout ),
	.cout(\U2|dp|AU|AL|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~61 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N24
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~3 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~3_combout  = ( \U2|dp|AU|AL|Add1~61_sumout  & ( \U2|ctrl|Rplus0~q  & ( ((\U2|dp|RF|Mux19~0_combout  & \U2|ctrl|Rs_on_AddressUnitRSide~q )) # (\U2|ctrl|PCplus1~q ) ) ) ) # ( !\U2|dp|AU|AL|Add1~61_sumout  & ( \U2|ctrl|Rplus0~q  & ( 
// (!\U2|ctrl|PCplus1~q  & (\U2|dp|RF|Mux19~0_combout  & \U2|ctrl|Rs_on_AddressUnitRSide~q )) ) ) ) # ( \U2|dp|AU|AL|Add1~61_sumout  & ( !\U2|ctrl|Rplus0~q  & ( ((\U2|dp|RF|Mux19~0_combout  & (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|ctrl|PCplusI~q ))) # 
// (\U2|ctrl|PCplus1~q ) ) ) ) # ( !\U2|dp|AU|AL|Add1~61_sumout  & ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|dp|RF|Mux19~0_combout  & (\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|ctrl|PCplusI~q ))) ) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|dp|RF|Mux19~0_combout ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|ctrl|PCplusI~q ),
	.datae(!\U2|dp|AU|AL|Add1~61_sumout ),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~3 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~3 .lut_mask = 64'h0002555702025757;
defparam \U2|dp|AU|AL|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~2_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux3~0_combout )) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (\U2|ctrl|PCplusI~q  & 
// (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & \U2|dp|RF|Mux3~0_combout ))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|dp|RF|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~2 .lut_mask = 64'h0020002000A000A0;
defparam \U2|dp|AU|AL|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~61 (
// Equation(s):
// \U2|dp|AU|AL|Add0~61_sumout  = SUM(( \U2|dp|AU|PC|out [12] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~58  ))
// \U2|dp|AU|AL|Add0~62  = CARRY(( \U2|dp|AU|PC|out [12] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~58  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~61_sumout ),
	.cout(\U2|dp|AU|AL|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~61 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~4 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~4_combout  = ( \U2|dp|AU|PC|out [12] & ( \U2|dp|AU|AL|Add0~61_sumout  & ( ((!\U2|dp|AU|AL|Selector3~0_combout ) # ((\U2|ctrl|PCplusI~q ) # (\U2|dp|AU|AL|Selector3~2_combout ))) # (\U2|dp|AU|AL|Selector3~3_combout ) ) ) ) # ( 
// !\U2|dp|AU|PC|out [12] & ( \U2|dp|AU|AL|Add0~61_sumout  & ( (\U2|dp|AU|AL|Selector3~0_combout  & (((\U2|ctrl|PCplusI~q ) # (\U2|dp|AU|AL|Selector3~2_combout )) # (\U2|dp|AU|AL|Selector3~3_combout ))) ) ) ) # ( \U2|dp|AU|PC|out [12] & ( 
// !\U2|dp|AU|AL|Add0~61_sumout  & ( (!\U2|dp|AU|AL|Selector3~0_combout ) # ((!\U2|ctrl|PCplusI~q  & ((\U2|dp|AU|AL|Selector3~2_combout ) # (\U2|dp|AU|AL|Selector3~3_combout )))) ) ) ) # ( !\U2|dp|AU|PC|out [12] & ( !\U2|dp|AU|AL|Add0~61_sumout  & ( 
// (\U2|dp|AU|AL|Selector3~0_combout  & (!\U2|ctrl|PCplusI~q  & ((\U2|dp|AU|AL|Selector3~2_combout ) # (\U2|dp|AU|AL|Selector3~3_combout )))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~3_combout ),
	.datab(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datac(!\U2|dp|AU|AL|Selector3~2_combout ),
	.datad(!\U2|ctrl|PCplusI~q ),
	.datae(!\U2|dp|AU|PC|out [12]),
	.dataf(!\U2|dp|AU|AL|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~4 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~4 .lut_mask = 64'h1300DFCC1333DFFF;
defparam \U2|dp|AU|AL|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N9
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3] = ( \U2|ctrl|WriteMem~q  & ( (\U2|dp|AU|AL|Selector0~5_combout  & (!\U2|dp|AU|AL|Selector1~1_combout  & \U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3] .lut_mask = 64'h0000000000440044;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = ( \U2|dp|AU|AL|Selector0~5_combout  & ( (!\U2|dp|AU|AL|Selector1~1_combout  & \U2|dp|AU|AL|Selector2~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout )) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout )) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h3333333355555555;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N38
dffeas \U2|dp|IR|out[7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[7] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N8
dffeas \U2|dp|RF|MemoryFileH[3][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[3][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N8
dffeas \U2|dp|RF|MemoryFileH[2][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux32~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[2][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y44_N32
dffeas \U2|dp|RF|MemoryFileH[1][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux32~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N6
cyclonev_lcell_comb \U2|dp|RF|Mux16~0 (
// Equation(s):
// \U2|dp|RF|Mux16~0_combout  = ( \U2|dp|RF|MemoryFileH[2][7]~q  & ( \U2|dp|RF|MemoryFileH[1][7]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileH[0][7]~q )) # (\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8]) # 
// ((\U2|dp|RF|MemoryFileH[3][7]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[2][7]~q  & ( \U2|dp|RF|MemoryFileH[1][7]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|RF|MemoryFileH[0][7]~q )) # (\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (\U2|dp|IR|out [8] & 
// ((\U2|dp|RF|MemoryFileH[3][7]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFileH[2][7]~q  & ( !\U2|dp|RF|MemoryFileH[1][7]~q  & ( (!\U2|dp|IR|out [9] & (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileH[0][7]~q ))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8]) # 
// ((\U2|dp|RF|MemoryFileH[3][7]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFileH[2][7]~q  & ( !\U2|dp|RF|MemoryFileH[1][7]~q  & ( (!\U2|dp|IR|out [9] & (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFileH[0][7]~q ))) # (\U2|dp|IR|out [9] & (\U2|dp|IR|out [8] & 
// ((\U2|dp|RF|MemoryFileH[3][7]~q )))) ) ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|RF|MemoryFileH[0][7]~q ),
	.datad(!\U2|dp|RF|MemoryFileH[3][7]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[2][7]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux16~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux16~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \U2|dp|RF|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N45
cyclonev_lcell_comb \U2|dp|OpndBus[15]~0 (
// Equation(s):
// \U2|dp|OpndBus[15]~0_combout  = ( \U2|dp|RF|Mux16~0_combout  & ( (\U2|ctrl|RFright_on_OpndBus~q ) # (\U2|dp|IR|out [7]) ) ) # ( !\U2|dp|RF|Mux16~0_combout  & ( (\U2|dp|IR|out [7] & !\U2|ctrl|RFright_on_OpndBus~q ) ) )

	.dataa(!\U2|dp|IR|out [7]),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[15]~0 .extended_lut = "off";
defparam \U2|dp|OpndBus[15]~0 .lut_mask = 64'h4444444477777777;
defparam \U2|dp|OpndBus[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N36
cyclonev_lcell_comb \U2|dp|AL|Selector0~2 (
// Equation(s):
// \U2|dp|AL|Selector0~2_combout  = ( \U2|dp|AL|Mult0~23  & ( (\U2|dp|AL|Equal8~0_combout  & (!\U2|ctrl|AandB~q  & (\U2|dp|AL|Equal7~0_combout  & !\U2|ctrl|AcmpB~q ))) ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~2 .lut_mask = 64'h0000000004000400;
defparam \U2|dp|AL|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N12
cyclonev_lcell_comb \U2|dp|AL|Selector0~3 (
// Equation(s):
// \U2|dp|AL|Selector0~3_combout  = ( !\U2|dp|AL|Selector0~2_combout  & ( \U2|dp|AL|Equal3~2_combout  & ( (\U2|dp|OpndBus[15]~0_combout  & (!\U2|dp|AL|Selector15~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[0]~2_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Selector0~2_combout  & ( !\U2|dp|AL|Equal3~2_combout  & ( (!\U2|dp|OpndBus[15]~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # ((!\U2|dp|OpndBus[0]~2_combout )))) # (\U2|dp|OpndBus[15]~0_combout  & (!\U2|dp|AL|Selector15~0_combout  & 
// ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[0]~2_combout )))) ) ) )

	.dataa(!\U2|dp|OpndBus[15]~0_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|OpndBus[0]~2_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(!\U2|dp|AL|Selector0~2_combout ),
	.dataf(!\U2|dp|AL|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~3 .lut_mask = 64'hFCA8000054000000;
defparam \U2|dp|AL|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N18
cyclonev_lcell_comb \U2|dp|AL|Add2~33 (
// Equation(s):
// \U2|dp|AL|Add2~33_sumout  = SUM(( \U2|dp|RF|Mux0~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux16~0_combout ))) ) + ( \U2|dp|AL|Add2~46  ))
// \U2|dp|AL|Add2~34  = CARRY(( \U2|dp|RF|Mux0~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux16~0_combout ))) ) + ( \U2|dp|AL|Add2~46  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|RF|Mux0~0_combout ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux16~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~33_sumout ),
	.cout(\U2|dp|AL|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~33 .extended_lut = "off";
defparam \U2|dp|AL|Add2~33 .lut_mask = 64'h00000A5F00003333;
defparam \U2|dp|AL|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N33
cyclonev_lcell_comb \U2|dp|AL|Selector0~0 (
// Equation(s):
// \U2|dp|AL|Selector0~0_combout  = (\U2|dp|AL|Add2~33_sumout  & \U2|dp|AL|Equal7~1_combout )

	.dataa(!\U2|dp|AL|Add2~33_sumout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~0 .lut_mask = 64'h0505050505050505;
defparam \U2|dp|AL|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|Selector0~4 (
// Equation(s):
// \U2|dp|AL|Selector0~4_combout  = ( \U2|dp|OpndBus[14]~10_combout  & ( \U2|dp|AL|Equal4~0_combout  ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( \U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|RF|Mux0~0_combout  & (((\U2|dp|AL|Equal1~1_combout  & 
// \U2|dp|OpndBus[15]~0_combout )) # (\U2|dp|AL|Selector12~0_combout ))) ) ) ) # ( \U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|RF|Mux0~0_combout  & (((\U2|dp|AL|Equal1~1_combout  & \U2|dp|OpndBus[15]~0_combout )) # 
// (\U2|dp|AL|Selector12~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|RF|Mux0~0_combout  & (((\U2|dp|AL|Equal1~1_combout  & \U2|dp|OpndBus[15]~0_combout )) # (\U2|dp|AL|Selector12~0_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|RF|Mux0~0_combout ),
	.datac(!\U2|dp|AL|Selector12~0_combout ),
	.datad(!\U2|dp|OpndBus[15]~0_combout ),
	.datae(!\U2|dp|OpndBus[14]~10_combout ),
	.dataf(!\U2|dp|AL|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~4 .lut_mask = 64'h031303130313FFFF;
defparam \U2|dp|AL|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N54
cyclonev_lcell_comb \U2|dp|RF|Mux32~0 (
// Equation(s):
// \U2|dp|RF|Mux32~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( \U2|ctrl|RFHwrite~q  & ( (!\U2|ctrl|sel_aluout_rfin~q  & !\U2|ctrl|Pstate.exec1inp~q ) ) ) ) # ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( !\U2|ctrl|RFHwrite~q  & ( \U2|dp|RF|Mux0~0_combout  ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( 
// !\U2|ctrl|RFHwrite~q  & ( \U2|dp|RF|Mux0~0_combout  ) ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|dp|RF|Mux0~0_combout ),
	.datac(!\U2|ctrl|Pstate.exec1inp~q ),
	.datad(gnd),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.dataf(!\U2|ctrl|RFHwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux32~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux32~0 .lut_mask = 64'h333333330000A0A0;
defparam \U2|dp|RF|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N18
cyclonev_lcell_comb \U2|dp|AL|Add0~33 (
// Equation(s):
// \U2|dp|AL|Add0~33_sumout  = SUM(( \U2|dp|RF|Mux0~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux16~0_combout ))) ) + ( \U2|dp|AL|Add0~46  ))
// \U2|dp|AL|Add0~34  = CARRY(( \U2|dp|RF|Mux0~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [7])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux16~0_combout ))) ) + ( \U2|dp|AL|Add0~46  ))

	.dataa(!\U2|dp|RF|Mux0~0_combout ),
	.datab(!\U2|dp|IR|out [7]),
	.datac(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux16~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~33_sumout ),
	.cout(\U2|dp|AL|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~33 .extended_lut = "off";
defparam \U2|dp|AL|Add0~33 .lut_mask = 64'h0000CFC000005555;
defparam \U2|dp|AL|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N30
cyclonev_lcell_comb \U2|dp|AL|Selector0~1 (
// Equation(s):
// \U2|dp|AL|Selector0~1_combout  = ( \U2|dp|AL|Add0~33_sumout  & ( \U2|dp|AL|Equal6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N6
cyclonev_lcell_comb \U2|dp|RF|Mux32~1 (
// Equation(s):
// \U2|dp|RF|Mux32~1_combout  = ( \U2|dp|RF|Mux32~0_combout  & ( \U2|dp|AL|Selector0~1_combout  ) ) # ( !\U2|dp|RF|Mux32~0_combout  & ( \U2|dp|AL|Selector0~1_combout  & ( \U2|dp|RF|Mux39~0_combout  ) ) ) # ( \U2|dp|RF|Mux32~0_combout  & ( 
// !\U2|dp|AL|Selector0~1_combout  ) ) # ( !\U2|dp|RF|Mux32~0_combout  & ( !\U2|dp|AL|Selector0~1_combout  & ( (\U2|dp|RF|Mux39~0_combout  & ((!\U2|dp|AL|Selector0~3_combout ) # ((\U2|dp|AL|Selector0~4_combout ) # (\U2|dp|AL|Selector0~0_combout )))) ) ) )

	.dataa(!\U2|dp|RF|Mux39~0_combout ),
	.datab(!\U2|dp|AL|Selector0~3_combout ),
	.datac(!\U2|dp|AL|Selector0~0_combout ),
	.datad(!\U2|dp|AL|Selector0~4_combout ),
	.datae(!\U2|dp|RF|Mux32~0_combout ),
	.dataf(!\U2|dp|AL|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux32~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux32~1 .lut_mask = 64'h4555FFFF5555FFFF;
defparam \U2|dp|RF|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N4
dffeas \U2|dp|RF|MemoryFileH[0][7] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux32~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[0][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N30
cyclonev_lcell_comb \U2|dp|RF|Mux0~0 (
// Equation(s):
// \U2|dp|RF|Mux0~0_combout  = ( \U2|dp|RF|MemoryFileH[1][7]~q  & ( \U2|dp|RF|MemoryFileH[3][7]~q  & ( ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[0][7]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileH[2][7]~q )))) # (\U2|dp|IR|out [10]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileH[1][7]~q  & ( \U2|dp|RF|MemoryFileH[3][7]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[0][7]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileH[2][7]~q ))))) # (\U2|dp|IR|out [10] & (\U2|dp|IR|out 
// [11])) ) ) ) # ( \U2|dp|RF|MemoryFileH[1][7]~q  & ( !\U2|dp|RF|MemoryFileH[3][7]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[0][7]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileH[2][7]~q ))))) # (\U2|dp|IR|out [10] & 
// (!\U2|dp|IR|out [11])) ) ) ) # ( !\U2|dp|RF|MemoryFileH[1][7]~q  & ( !\U2|dp|RF|MemoryFileH[3][7]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileH[0][7]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileH[2][7]~q ))))) ) ) )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(!\U2|dp|IR|out [11]),
	.datac(!\U2|dp|RF|MemoryFileH[0][7]~q ),
	.datad(!\U2|dp|RF|MemoryFileH[2][7]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[1][7]~q ),
	.dataf(!\U2|dp|RF|MemoryFileH[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux0~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux0~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \U2|dp|RF|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N48
cyclonev_lcell_comb \U2|dp|SR|Cout~3 (
// Equation(s):
// \U2|dp|SR|Cout~3_combout  = ( \U2|dp|RF|Mux16~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux0~0_combout  & !\U2|dp|IR|out [7])) ) ) # ( !\U2|dp|RF|Mux16~0_combout  & ( (\U2|dp|RF|Mux0~0_combout  & ((!\U2|dp|IR|out [7]) # 
// (\U2|ctrl|RFright_on_OpndBus~q ))) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux0~0_combout ),
	.datad(!\U2|dp|IR|out [7]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~3 .extended_lut = "off";
defparam \U2|dp|SR|Cout~3 .lut_mask = 64'h0F050F050A000A00;
defparam \U2|dp|SR|Cout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N21
cyclonev_lcell_comb \U2|dp|AL|Add2~69 (
// Equation(s):
// \U2|dp|AL|Add2~69_sumout  = SUM(( VCC ) + ( GND ) + ( \U2|dp|AL|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~69 .extended_lut = "off";
defparam \U2|dp|AL|Add2~69 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U2|dp|AL|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N18
cyclonev_lcell_comb \U2|ctrl|Cset~0 (
// Equation(s):
// \U2|ctrl|Cset~0_combout  = ( \U2|dp|IR|out [8] & ( \U2|ctrl|Pstate.memread~q  & ( (\U2|ctrl|Selector13~0_combout  & (\U1|memDataReady~q  & (!\U2|dp|IR|out [9] & \ExternalReset~input_o ))) ) ) )

	.dataa(!\U2|ctrl|Selector13~0_combout ),
	.datab(!\U1|memDataReady~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\ExternalReset~input_o ),
	.datae(!\U2|dp|IR|out [8]),
	.dataf(!\U2|ctrl|Pstate.memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Cset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Cset~0 .extended_lut = "off";
defparam \U2|ctrl|Cset~0 .lut_mask = 64'h0000000000000010;
defparam \U2|ctrl|Cset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N20
dffeas \U2|ctrl|Cset (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Cset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Cset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Cset .is_wysiwyg = "true";
defparam \U2|ctrl|Cset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N0
cyclonev_lcell_comb \U2|ctrl|Selector13~2 (
// Equation(s):
// \U2|ctrl|Selector13~2_combout  = ( \U2|ctrl|Selector13~0_combout  & ( (\U2|ctrl|Pstate.memread~q  & (\U1|memDataReady~q  & (\U2|dp|IR|out [9] & !\U2|dp|IR|out [8]))) ) )

	.dataa(!\U2|ctrl|Pstate.memread~q ),
	.datab(!\U1|memDataReady~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector13~2 .extended_lut = "off";
defparam \U2|ctrl|Selector13~2 .lut_mask = 64'h0000000001000100;
defparam \U2|ctrl|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N57
cyclonev_lcell_comb \U2|ctrl|Pstate.incpc~_wirecell (
// Equation(s):
// \U2|ctrl|Pstate.incpc~_wirecell_combout  = ( !\U2|ctrl|Pstate.incpc~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|Pstate.incpc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Pstate.incpc~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Pstate.incpc~_wirecell .extended_lut = "off";
defparam \U2|ctrl|Pstate.incpc~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \U2|ctrl|Pstate.incpc~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N2
dffeas \U2|ctrl|Creset (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector13~2_combout ),
	.asdata(\U2|ctrl|Pstate.incpc~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ExternalReset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Creset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Creset .is_wysiwyg = "true";
defparam \U2|ctrl|Creset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N33
cyclonev_lcell_comb \U2|dp|SR|Cout~2 (
// Equation(s):
// \U2|dp|SR|Cout~2_combout  = ( \U2|dp|SR|Cout~q  & ( (!\U2|ctrl|Cset~q  & \U2|ctrl|Creset~q ) ) ) # ( !\U2|dp|SR|Cout~q  & ( !\U2|ctrl|Cset~q  ) )

	.dataa(!\U2|ctrl|Cset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|ctrl|Creset~q ),
	.datae(gnd),
	.dataf(!\U2|dp|SR|Cout~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~2 .extended_lut = "off";
defparam \U2|dp|SR|Cout~2 .lut_mask = 64'hAAAAAAAA00AA00AA;
defparam \U2|dp|SR|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N54
cyclonev_lcell_comb \U2|dp|SR|Cout~4 (
// Equation(s):
// \U2|dp|SR|Cout~4_combout  = ( \U2|dp|AL|Add2~69_sumout  & ( \U2|dp|SR|Cout~2_combout  & ( (\U2|ctrl|SRload~q  & (((\U2|dp|AL|Equal9~1_combout  & \U2|dp|SR|Cout~3_combout )) # (\U2|dp|AL|Equal7~1_combout ))) ) ) ) # ( !\U2|dp|AL|Add2~69_sumout  & ( 
// \U2|dp|SR|Cout~2_combout  & ( (\U2|ctrl|SRload~q  & (\U2|dp|AL|Equal9~1_combout  & \U2|dp|SR|Cout~3_combout )) ) ) ) # ( \U2|dp|AL|Add2~69_sumout  & ( !\U2|dp|SR|Cout~2_combout  & ( (!\U2|ctrl|SRload~q ) # (((\U2|dp|AL|Equal9~1_combout  & 
// \U2|dp|SR|Cout~3_combout )) # (\U2|dp|AL|Equal7~1_combout )) ) ) ) # ( !\U2|dp|AL|Add2~69_sumout  & ( !\U2|dp|SR|Cout~2_combout  & ( (!\U2|ctrl|SRload~q ) # ((\U2|dp|AL|Equal9~1_combout  & \U2|dp|SR|Cout~3_combout )) ) ) )

	.dataa(!\U2|ctrl|SRload~q ),
	.datab(!\U2|dp|AL|Equal7~1_combout ),
	.datac(!\U2|dp|AL|Equal9~1_combout ),
	.datad(!\U2|dp|SR|Cout~3_combout ),
	.datae(!\U2|dp|AL|Add2~69_sumout ),
	.dataf(!\U2|dp|SR|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~4 .extended_lut = "off";
defparam \U2|dp|SR|Cout~4 .lut_mask = 64'hAAAFBBBF00051115;
defparam \U2|dp|SR|Cout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N45
cyclonev_lcell_comb \U2|dp|AL|LessThan0~7 (
// Equation(s):
// \U2|dp|AL|LessThan0~7_combout  = ( \U2|dp|RF|Mux1~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux17~0_combout ))) ) ) # ( !\U2|dp|RF|Mux1~0_combout  & ( 
// (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [6])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|RF|Mux17~0_combout ))) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~7 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~7 .lut_mask = 64'h0A5F0A5FF5A0F5A0;
defparam \U2|dp|AL|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|LessThan0~10 (
// Equation(s):
// \U2|dp|AL|LessThan0~10_combout  = ( \U2|dp|RF|Mux5~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|RF|Mux21~0_combout )) ) ) # ( !\U2|dp|RF|Mux5~0_combout  & ( 
// (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux21~0_combout )) ) )

	.dataa(gnd),
	.datab(!\U2|dp|RF|Mux21~0_combout ),
	.datac(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datad(!\U2|dp|IR|out [2]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~10 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~10 .lut_mask = 64'h03F303F3FC0CFC0C;
defparam \U2|dp|AL|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N42
cyclonev_lcell_comb \U2|dp|AL|LessThan0~9 (
// Equation(s):
// \U2|dp|AL|LessThan0~9_combout  = ( \U2|dp|IR|out [4] & ( !\U2|dp|RF|Mux3~0_combout  $ (((\U2|ctrl|RFright_on_OpndBus~q  & !\U2|dp|RF|Mux19~0_combout ))) ) ) # ( !\U2|dp|IR|out [4] & ( !\U2|dp|RF|Mux3~0_combout  $ (((!\U2|ctrl|RFright_on_OpndBus~q ) # 
// (!\U2|dp|RF|Mux19~0_combout ))) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux19~0_combout ),
	.datad(!\U2|dp|RF|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~9 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~9 .lut_mask = 64'h05FA05FAAF50AF50;
defparam \U2|dp|AL|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N51
cyclonev_lcell_comb \U2|dp|AL|LessThan0~8 (
// Equation(s):
// \U2|dp|AL|LessThan0~8_combout  = !\U2|dp|RF|Mux2~0_combout  $ (((!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux18~0_combout )))))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [5]),
	.datac(!\U2|dp|RF|Mux18~0_combout ),
	.datad(!\U2|dp|RF|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~8 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~8 .lut_mask = 64'h27D827D827D827D8;
defparam \U2|dp|AL|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N30
cyclonev_lcell_comb \U2|dp|AL|LessThan0~11 (
// Equation(s):
// \U2|dp|AL|LessThan0~11_combout  = ( \U2|dp|RF|Mux4~0_combout  & ( !\U2|dp|AL|LessThan0~8_combout  & ( (\U2|dp|OpndBus[11]~14_combout  & (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~10_combout  & !\U2|dp|AL|LessThan0~9_combout ))) ) ) ) # ( 
// !\U2|dp|RF|Mux4~0_combout  & ( !\U2|dp|AL|LessThan0~8_combout  & ( (!\U2|dp|OpndBus[11]~14_combout  & (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~10_combout  & !\U2|dp|AL|LessThan0~9_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[11]~14_combout ),
	.datab(!\U2|dp|AL|LessThan0~7_combout ),
	.datac(!\U2|dp|AL|LessThan0~10_combout ),
	.datad(!\U2|dp|AL|LessThan0~9_combout ),
	.datae(!\U2|dp|RF|Mux4~0_combout ),
	.dataf(!\U2|dp|AL|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~11 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~11 .lut_mask = 64'h8000400000000000;
defparam \U2|dp|AL|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y41_N0
cyclonev_lcell_comb \U2|dp|AL|LessThan0~12 (
// Equation(s):
// \U2|dp|AL|LessThan0~12_combout  = ( \U2|dp|OpndBus[8]~9_combout  & ( \U2|dp|RF|Mux7~0_combout  & ( (\U2|dp|AL|LessThan0~11_combout  & (!\U2|dp|OpndBus[9]~11_combout  $ (\U2|dp|RF|Mux6~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[8]~9_combout  & ( 
// !\U2|dp|RF|Mux7~0_combout  & ( (\U2|dp|AL|LessThan0~11_combout  & (!\U2|dp|OpndBus[9]~11_combout  $ (\U2|dp|RF|Mux6~0_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[9]~11_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|LessThan0~11_combout ),
	.datad(!\U2|dp|RF|Mux6~0_combout ),
	.datae(!\U2|dp|OpndBus[8]~9_combout ),
	.dataf(!\U2|dp|RF|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~12 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~12 .lut_mask = 64'h0A05000000000A05;
defparam \U2|dp|AL|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N36
cyclonev_lcell_comb \U2|dp|AL|LessThan0~13 (
// Equation(s):
// \U2|dp|AL|LessThan0~13_combout  = (\U2|dp|RF|Mux7~0_combout  & ((!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux23~0_combout )))))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [0]),
	.datac(!\U2|dp|RF|Mux7~0_combout ),
	.datad(!\U2|dp|RF|Mux23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~13 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~13 .lut_mask = 64'h0D080D080D080D08;
defparam \U2|dp|AL|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N24
cyclonev_lcell_comb \U2|dp|AL|LessThan0~14 (
// Equation(s):
// \U2|dp|AL|LessThan0~14_combout  = ( \U2|dp|OpndBus[14]~10_combout  & ( \U2|dp|OpndBus[12]~15_combout  & ( (\U2|dp|RF|Mux1~0_combout  & (\U2|dp|RF|Mux2~0_combout  & !\U2|dp|OpndBus[13]~12_combout )) ) ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( 
// \U2|dp|OpndBus[12]~15_combout  & ( ((\U2|dp|RF|Mux2~0_combout  & !\U2|dp|OpndBus[13]~12_combout )) # (\U2|dp|RF|Mux1~0_combout ) ) ) ) # ( \U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|OpndBus[12]~15_combout  & ( (\U2|dp|RF|Mux1~0_combout  & 
// ((!\U2|dp|RF|Mux2~0_combout  & (!\U2|dp|OpndBus[13]~12_combout  & \U2|dp|RF|Mux3~0_combout )) # (\U2|dp|RF|Mux2~0_combout  & ((!\U2|dp|OpndBus[13]~12_combout ) # (\U2|dp|RF|Mux3~0_combout ))))) ) ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( 
// !\U2|dp|OpndBus[12]~15_combout  & ( ((!\U2|dp|RF|Mux2~0_combout  & (!\U2|dp|OpndBus[13]~12_combout  & \U2|dp|RF|Mux3~0_combout )) # (\U2|dp|RF|Mux2~0_combout  & ((!\U2|dp|OpndBus[13]~12_combout ) # (\U2|dp|RF|Mux3~0_combout )))) # 
// (\U2|dp|RF|Mux1~0_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux1~0_combout ),
	.datab(!\U2|dp|RF|Mux2~0_combout ),
	.datac(!\U2|dp|OpndBus[13]~12_combout ),
	.datad(!\U2|dp|RF|Mux3~0_combout ),
	.datae(!\U2|dp|OpndBus[14]~10_combout ),
	.dataf(!\U2|dp|OpndBus[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~14 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~14 .lut_mask = 64'h75F7105175751010;
defparam \U2|dp|AL|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N57
cyclonev_lcell_comb \U2|dp|AL|LessThan0~15 (
// Equation(s):
// \U2|dp|AL|LessThan0~15_combout  = ( \U2|dp|RF|Mux5~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|RF|Mux21~0_combout )) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|RF|Mux21~0_combout ),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [2]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~15 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~15 .lut_mask = 64'h00000000EE44EE44;
defparam \U2|dp|AL|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N24
cyclonev_lcell_comb \U2|dp|AL|LessThan0~16 (
// Equation(s):
// \U2|dp|AL|LessThan0~16_combout  = ( \U2|dp|AL|LessThan0~15_combout  & ( \U2|dp|RF|Mux4~0_combout  & ( (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~8_combout  & !\U2|dp|AL|LessThan0~9_combout )) ) ) ) # ( !\U2|dp|AL|LessThan0~15_combout  & ( 
// \U2|dp|RF|Mux4~0_combout  & ( (!\U2|dp|OpndBus[11]~14_combout  & (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~8_combout  & !\U2|dp|AL|LessThan0~9_combout ))) ) ) ) # ( \U2|dp|AL|LessThan0~15_combout  & ( !\U2|dp|RF|Mux4~0_combout  & ( 
// (!\U2|dp|OpndBus[11]~14_combout  & (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~8_combout  & !\U2|dp|AL|LessThan0~9_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[11]~14_combout ),
	.datab(!\U2|dp|AL|LessThan0~7_combout ),
	.datac(!\U2|dp|AL|LessThan0~8_combout ),
	.datad(!\U2|dp|AL|LessThan0~9_combout ),
	.datae(!\U2|dp|AL|LessThan0~15_combout ),
	.dataf(!\U2|dp|RF|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~16 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~16 .lut_mask = 64'h000080008000C000;
defparam \U2|dp|AL|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y41_N6
cyclonev_lcell_comb \U2|dp|AL|LessThan0~17 (
// Equation(s):
// \U2|dp|AL|LessThan0~17_combout  = ( !\U2|dp|AL|LessThan0~16_combout  & ( \U2|dp|OpndBus[9]~11_combout  & ( (!\U2|dp|AL|LessThan0~14_combout  & ((!\U2|dp|AL|LessThan0~13_combout ) # ((!\U2|dp|AL|LessThan0~11_combout ) # (!\U2|dp|RF|Mux6~0_combout )))) ) ) 
// ) # ( !\U2|dp|AL|LessThan0~16_combout  & ( !\U2|dp|OpndBus[9]~11_combout  & ( (!\U2|dp|AL|LessThan0~14_combout  & ((!\U2|dp|AL|LessThan0~11_combout ) # ((!\U2|dp|AL|LessThan0~13_combout  & !\U2|dp|RF|Mux6~0_combout )))) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~13_combout ),
	.datab(!\U2|dp|AL|LessThan0~14_combout ),
	.datac(!\U2|dp|AL|LessThan0~11_combout ),
	.datad(!\U2|dp|RF|Mux6~0_combout ),
	.datae(!\U2|dp|AL|LessThan0~16_combout ),
	.dataf(!\U2|dp|OpndBus[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~17 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~17 .lut_mask = 64'hC8C00000CCC80000;
defparam \U2|dp|AL|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N45
cyclonev_lcell_comb \U2|dp|SR|Cout~1 (
// Equation(s):
// \U2|dp|SR|Cout~1_combout  = ( \U2|ctrl|SRload~q  & ( (\U2|dp|AL|Equal9~1_combout  & (!\U2|dp|RF|Mux0~0_combout  $ (\U2|dp|OpndBus[15]~0_combout ))) ) )

	.dataa(!\U2|dp|RF|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\U2|dp|OpndBus[15]~0_combout ),
	.datad(!\U2|dp|AL|Equal9~1_combout ),
	.datae(!\U2|ctrl|SRload~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~1 .extended_lut = "off";
defparam \U2|dp|SR|Cout~1 .lut_mask = 64'h000000A5000000A5;
defparam \U2|dp|SR|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N18
cyclonev_lcell_comb \U2|dp|AL|LessThan0~5 (
// Equation(s):
// \U2|dp|AL|LessThan0~5_combout  = ( \U2|dp|RF|Mux8~0_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout ) # ((!\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  & !\U2|dp|OpndBus[6]~7_combout )) # (\U2|dp|RF|Mux9~0_combout  
// & ((!\U2|dp|OpndBus[5]~6_combout ) # (!\U2|dp|OpndBus[6]~7_combout )))) ) ) ) # ( !\U2|dp|RF|Mux8~0_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout  & ((!\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  & 
// !\U2|dp|OpndBus[6]~7_combout )) # (\U2|dp|RF|Mux9~0_combout  & ((!\U2|dp|OpndBus[5]~6_combout ) # (!\U2|dp|OpndBus[6]~7_combout ))))) ) ) ) # ( \U2|dp|RF|Mux8~0_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout ) # 
// ((\U2|dp|RF|Mux9~0_combout  & !\U2|dp|OpndBus[6]~7_combout )) ) ) ) # ( !\U2|dp|RF|Mux8~0_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( (\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[7]~8_combout  & !\U2|dp|OpndBus[6]~7_combout )) ) ) )

	.dataa(!\U2|dp|RF|Mux9~0_combout ),
	.datab(!\U2|dp|OpndBus[5]~6_combout ),
	.datac(!\U2|dp|OpndBus[7]~8_combout ),
	.datad(!\U2|dp|OpndBus[6]~7_combout ),
	.datae(!\U2|dp|RF|Mux8~0_combout ),
	.dataf(!\U2|dp|RF|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~5 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~5 .lut_mask = 64'h5000F5F0D040FDF4;
defparam \U2|dp|AL|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N12
cyclonev_lcell_comb \U2|dp|AL|LessThan0~0 (
// Equation(s):
// \U2|dp|AL|LessThan0~0_combout  = ( \U2|dp|RF|Mux8~0_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (\U2|dp|OpndBus[5]~6_combout  & (\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|RF|Mux9~0_combout  $ (\U2|dp|OpndBus[6]~7_combout )))) ) ) ) # ( 
// !\U2|dp|RF|Mux8~0_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (\U2|dp|OpndBus[5]~6_combout  & (!\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|RF|Mux9~0_combout  $ (\U2|dp|OpndBus[6]~7_combout )))) ) ) ) # ( \U2|dp|RF|Mux8~0_combout  & ( 
// !\U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|OpndBus[5]~6_combout  & (\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|RF|Mux9~0_combout  $ (\U2|dp|OpndBus[6]~7_combout )))) ) ) ) # ( !\U2|dp|RF|Mux8~0_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( 
// (!\U2|dp|OpndBus[5]~6_combout  & (!\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|RF|Mux9~0_combout  $ (\U2|dp|OpndBus[6]~7_combout )))) ) ) )

	.dataa(!\U2|dp|RF|Mux9~0_combout ),
	.datab(!\U2|dp|OpndBus[5]~6_combout ),
	.datac(!\U2|dp|OpndBus[7]~8_combout ),
	.datad(!\U2|dp|OpndBus[6]~7_combout ),
	.datae(!\U2|dp|RF|Mux8~0_combout ),
	.dataf(!\U2|dp|RF|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~0 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~0 .lut_mask = 64'h8040080420100201;
defparam \U2|dp|AL|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N0
cyclonev_lcell_comb \U2|dp|AL|LessThan0~4 (
// Equation(s):
// \U2|dp|AL|LessThan0~4_combout  = ( \U2|dp|RF|Mux13~0_combout  & ( (!\U2|dp|OpndBus[2]~3_combout  & ((!\U2|dp|OpndBus[3]~4_combout ) # (\U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|OpndBus[2]~3_combout  & (\U2|dp|RF|Mux12~0_combout  & 
// !\U2|dp|OpndBus[3]~4_combout )) ) ) # ( !\U2|dp|RF|Mux13~0_combout  & ( (\U2|dp|RF|Mux12~0_combout  & !\U2|dp|OpndBus[3]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|OpndBus[2]~3_combout ),
	.datac(!\U2|dp|RF|Mux12~0_combout ),
	.datad(!\U2|dp|OpndBus[3]~4_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~4 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~4 .lut_mask = 64'h0F000F00CF0CCF0C;
defparam \U2|dp|AL|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N54
cyclonev_lcell_comb \U2|dp|AL|LessThan0~1 (
// Equation(s):
// \U2|dp|AL|LessThan0~1_combout  = ( \U2|dp|RF|Mux12~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|IR|out [3]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|RF|Mux28~0_combout )) ) ) # ( !\U2|dp|RF|Mux12~0_combout  & ( 
// (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [3]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux28~0_combout )) ) )

	.dataa(gnd),
	.datab(!\U2|dp|RF|Mux28~0_combout ),
	.datac(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datad(!\U2|dp|IR|out [3]),
	.datae(!\U2|dp|RF|Mux12~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~1 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~1 .lut_mask = 64'h03F3FC0C03F3FC0C;
defparam \U2|dp|AL|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N9
cyclonev_lcell_comb \U2|dp|AL|LessThan0~2 (
// Equation(s):
// \U2|dp|AL|LessThan0~2_combout  = ( \U2|dp|RF|Mux13~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|RF|Mux29~0_combout )) ) ) # ( !\U2|dp|RF|Mux13~0_combout  & ( 
// (!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out [2]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux29~0_combout )) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|RF|Mux29~0_combout ),
	.datad(!\U2|dp|IR|out [2]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~2 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~2 .lut_mask = 64'h03CF03CFFC30FC30;
defparam \U2|dp|AL|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N42
cyclonev_lcell_comb \U2|dp|AL|LessThan0~3 (
// Equation(s):
// \U2|dp|AL|LessThan0~3_combout  = ( \U2|dp|RF|Mux15~0_combout  & ( \U2|dp|OpndBus[1]~1_combout  & ( (!\U2|dp|AL|LessThan0~1_combout  & (!\U2|dp|OpndBus[0]~2_combout  & (\U2|dp|RF|Mux14~0_combout  & !\U2|dp|AL|LessThan0~2_combout ))) ) ) ) # ( 
// \U2|dp|RF|Mux15~0_combout  & ( !\U2|dp|OpndBus[1]~1_combout  & ( (!\U2|dp|AL|LessThan0~1_combout  & (!\U2|dp|AL|LessThan0~2_combout  & ((!\U2|dp|OpndBus[0]~2_combout ) # (\U2|dp|RF|Mux14~0_combout )))) ) ) ) # ( !\U2|dp|RF|Mux15~0_combout  & ( 
// !\U2|dp|OpndBus[1]~1_combout  & ( (!\U2|dp|AL|LessThan0~1_combout  & (\U2|dp|RF|Mux14~0_combout  & !\U2|dp|AL|LessThan0~2_combout )) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~1_combout ),
	.datab(!\U2|dp|OpndBus[0]~2_combout ),
	.datac(!\U2|dp|RF|Mux14~0_combout ),
	.datad(!\U2|dp|AL|LessThan0~2_combout ),
	.datae(!\U2|dp|RF|Mux15~0_combout ),
	.dataf(!\U2|dp|OpndBus[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~3 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~3 .lut_mask = 64'h0A008A0000000800;
defparam \U2|dp|AL|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N24
cyclonev_lcell_comb \U2|dp|AL|LessThan0~6 (
// Equation(s):
// \U2|dp|AL|LessThan0~6_combout  = ( \U2|dp|OpndBus[4]~5_combout  & ( \U2|dp|AL|LessThan0~3_combout  & ( (!\U2|dp|AL|LessThan0~5_combout  & ((!\U2|dp|AL|LessThan0~0_combout ) # (!\U2|dp|RF|Mux11~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[4]~5_combout  & ( 
// \U2|dp|AL|LessThan0~3_combout  & ( (!\U2|dp|AL|LessThan0~5_combout  & !\U2|dp|AL|LessThan0~0_combout ) ) ) ) # ( \U2|dp|OpndBus[4]~5_combout  & ( !\U2|dp|AL|LessThan0~3_combout  & ( (!\U2|dp|AL|LessThan0~5_combout  & ((!\U2|dp|AL|LessThan0~0_combout ) # 
// ((!\U2|dp|AL|LessThan0~4_combout ) # (!\U2|dp|RF|Mux11~0_combout )))) ) ) ) # ( !\U2|dp|OpndBus[4]~5_combout  & ( !\U2|dp|AL|LessThan0~3_combout  & ( (!\U2|dp|AL|LessThan0~5_combout  & ((!\U2|dp|AL|LessThan0~0_combout ) # ((!\U2|dp|AL|LessThan0~4_combout  
// & !\U2|dp|RF|Mux11~0_combout )))) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~5_combout ),
	.datab(!\U2|dp|AL|LessThan0~0_combout ),
	.datac(!\U2|dp|AL|LessThan0~4_combout ),
	.datad(!\U2|dp|RF|Mux11~0_combout ),
	.datae(!\U2|dp|OpndBus[4]~5_combout ),
	.dataf(!\U2|dp|AL|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~6 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~6 .lut_mask = 64'hA888AAA88888AA88;
defparam \U2|dp|AL|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N21
cyclonev_lcell_comb \U2|dp|AL|Add0~69 (
// Equation(s):
// \U2|dp|AL|Add0~69_sumout  = SUM(( GND ) + ( GND ) + ( \U2|dp|AL|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~69 .extended_lut = "off";
defparam \U2|dp|AL|Add0~69 .lut_mask = 64'h0000FFFF00000000;
defparam \U2|dp|AL|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N30
cyclonev_lcell_comb \U2|dp|SR|Cout~0 (
// Equation(s):
// \U2|dp|SR|Cout~0_combout  = (\U2|dp|AL|Add0~69_sumout  & (\U2|ctrl|SRload~q  & \U2|dp|AL|Equal6~1_combout ))

	.dataa(gnd),
	.datab(!\U2|dp|AL|Add0~69_sumout ),
	.datac(!\U2|ctrl|SRload~q ),
	.datad(!\U2|dp|AL|Equal6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~0 .extended_lut = "off";
defparam \U2|dp|SR|Cout~0 .lut_mask = 64'h0003000300030003;
defparam \U2|dp|SR|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N48
cyclonev_lcell_comb \U2|dp|SR|Cout~5 (
// Equation(s):
// \U2|dp|SR|Cout~5_combout  = ( \U2|dp|AL|LessThan0~6_combout  & ( \U2|dp|SR|Cout~0_combout  ) ) # ( !\U2|dp|AL|LessThan0~6_combout  & ( \U2|dp|SR|Cout~0_combout  ) ) # ( \U2|dp|AL|LessThan0~6_combout  & ( !\U2|dp|SR|Cout~0_combout  & ( 
// ((!\U2|dp|AL|LessThan0~17_combout  & \U2|dp|SR|Cout~1_combout )) # (\U2|dp|SR|Cout~4_combout ) ) ) ) # ( !\U2|dp|AL|LessThan0~6_combout  & ( !\U2|dp|SR|Cout~0_combout  & ( ((\U2|dp|SR|Cout~1_combout  & ((!\U2|dp|AL|LessThan0~17_combout ) # 
// (\U2|dp|AL|LessThan0~12_combout )))) # (\U2|dp|SR|Cout~4_combout ) ) ) )

	.dataa(!\U2|dp|SR|Cout~4_combout ),
	.datab(!\U2|dp|AL|LessThan0~12_combout ),
	.datac(!\U2|dp|AL|LessThan0~17_combout ),
	.datad(!\U2|dp|SR|Cout~1_combout ),
	.datae(!\U2|dp|AL|LessThan0~6_combout ),
	.dataf(!\U2|dp|SR|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~5 .extended_lut = "off";
defparam \U2|dp|SR|Cout~5 .lut_mask = 64'h55F755F5FFFFFFFF;
defparam \U2|dp|SR|Cout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N50
dffeas \U2|dp|SR|Cout (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|SR|Cout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|SR|Cout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|SR|Cout .is_wysiwyg = "true";
defparam \U2|dp|SR|Cout .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N30
cyclonev_lcell_comb \U2|dp|AL|Add2~38 (
// Equation(s):
// \U2|dp|AL|Add2~38_cout  = CARRY(( !\U2|dp|SR|Cout~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|dp|SR|Cout~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U2|dp|AL|Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~38 .extended_lut = "off";
defparam \U2|dp|AL|Add2~38 .lut_mask = 64'h000000000000FF00;
defparam \U2|dp|AL|Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N33
cyclonev_lcell_comb \U2|dp|AL|Add2~1 (
// Equation(s):
// \U2|dp|AL|Add2~1_sumout  = SUM(( \U2|dp|RF|Mux15~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux31~0_combout ))) ) + ( \U2|dp|AL|Add2~38_cout  ))
// \U2|dp|AL|Add2~2  = CARRY(( \U2|dp|RF|Mux15~0_combout  ) + ( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux31~0_combout ))) ) + ( \U2|dp|AL|Add2~38_cout  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|RF|Mux15~0_combout ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux31~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~1_sumout ),
	.cout(\U2|dp|AL|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~1 .extended_lut = "off";
defparam \U2|dp|AL|Add2~1 .lut_mask = 64'h00000A5F00003333;
defparam \U2|dp|AL|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N36
cyclonev_lcell_comb \U2|dp|AL|Add2~5 (
// Equation(s):
// \U2|dp|AL|Add2~5_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux30~0_combout ))) ) + ( \U2|dp|RF|Mux14~0_combout  ) + ( \U2|dp|AL|Add2~2  ))
// \U2|dp|AL|Add2~6  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [1])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux30~0_combout ))) ) + ( \U2|dp|RF|Mux14~0_combout  ) + ( \U2|dp|AL|Add2~2  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|dp|RF|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux14~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~5_sumout ),
	.cout(\U2|dp|AL|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~5 .extended_lut = "off";
defparam \U2|dp|AL|Add2~5 .lut_mask = 64'h0000FF000000F5A0;
defparam \U2|dp|AL|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N39
cyclonev_lcell_comb \U2|dp|AL|Add2~9 (
// Equation(s):
// \U2|dp|AL|Add2~9_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [2])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux29~0_combout ))) ) + ( \U2|dp|RF|Mux13~0_combout  ) + ( \U2|dp|AL|Add2~6  ))
// \U2|dp|AL|Add2~10  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [2])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux29~0_combout ))) ) + ( \U2|dp|RF|Mux13~0_combout  ) + ( \U2|dp|AL|Add2~6  ))

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|IR|out [2]),
	.datac(!\U2|dp|RF|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~9_sumout ),
	.cout(\U2|dp|AL|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~9 .extended_lut = "off";
defparam \U2|dp|AL|Add2~9 .lut_mask = 64'h0000FF000000D8D8;
defparam \U2|dp|AL|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N42
cyclonev_lcell_comb \U2|dp|AL|Add2~13 (
// Equation(s):
// \U2|dp|AL|Add2~13_sumout  = SUM(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux28~0_combout ))) ) + ( \U2|dp|RF|Mux12~0_combout  ) + ( \U2|dp|AL|Add2~10  ))
// \U2|dp|AL|Add2~14  = CARRY(( (!\U2|ctrl|RFright_on_OpndBus~q  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|RFright_on_OpndBus~q  & ((!\U2|dp|RF|Mux28~0_combout ))) ) + ( \U2|dp|RF|Mux12~0_combout  ) + ( \U2|dp|AL|Add2~10  ))

	.dataa(gnd),
	.datab(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux12~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~13_sumout ),
	.cout(\U2|dp|AL|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~13 .extended_lut = "off";
defparam \U2|dp|AL|Add2~13 .lut_mask = 64'h0000FF000000F3C0;
defparam \U2|dp|AL|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N36
cyclonev_lcell_comb \U2|dp|AL|Selector11~3 (
// Equation(s):
// \U2|dp|AL|Selector11~3_combout  = ( \U2|dp|AL|Equal3~2_combout  & ( (\U2|dp|OpndBus[4]~5_combout  & (!\U2|dp|AL|Selector15~0_combout  & ((!\U2|dp|OpndBus[5]~6_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) ) ) # ( !\U2|dp|AL|Equal3~2_combout  & ( 
// (!\U2|dp|OpndBus[5]~6_combout  & (((!\U2|dp|OpndBus[4]~5_combout ) # (!\U2|dp|AL|Selector15~0_combout )))) # (\U2|dp|OpndBus[5]~6_combout  & (!\U2|dp|AL|Equal5~0_combout  & ((!\U2|dp|OpndBus[4]~5_combout ) # (!\U2|dp|AL|Selector15~0_combout )))) ) )

	.dataa(!\U2|dp|OpndBus[5]~6_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|OpndBus[4]~5_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~3 .lut_mask = 64'hEEE0EEE00E000E00;
defparam \U2|dp|AL|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N21
cyclonev_lcell_comb \U2|dp|AL|Selector11~0 (
// Equation(s):
// \U2|dp|AL|Selector11~0_combout  = ( \U2|dp|AL|Mult0~12  & ( \U2|dp|AL|Selector11~3_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~q )) # (\U2|ctrl|AcmpB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~12  & ( 
// \U2|dp|AL|Selector11~3_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AcmpB~q ),
	.datac(!\U2|ctrl|AandB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~12 ),
	.dataf(!\U2|dp|AL|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~0 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N6
cyclonev_lcell_comb \U2|dp|AL|Selector11~1 (
// Equation(s):
// \U2|dp|AL|Selector11~1_combout  = ( \U2|dp|RF|Mux11~0_combout  & ( \U2|dp|AL|Selector12~0_combout  ) ) # ( !\U2|dp|RF|Mux11~0_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[3]~4_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) ) # ( 
// \U2|dp|RF|Mux11~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (!\U2|dp|AL|Equal1~1_combout  & (\U2|dp|OpndBus[3]~4_combout  & ((\U2|dp|AL|Equal4~0_combout )))) # (\U2|dp|AL|Equal1~1_combout  & (((\U2|dp|OpndBus[3]~4_combout  & 
// \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|OpndBus[4]~5_combout ))) ) ) ) # ( !\U2|dp|RF|Mux11~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[3]~4_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|OpndBus[3]~4_combout ),
	.datac(!\U2|dp|OpndBus[4]~5_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|RF|Mux11~0_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~1 .lut_mask = 64'h003305370033FFFF;
defparam \U2|dp|AL|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N48
cyclonev_lcell_comb \U2|dp|AL|Selector11~2 (
// Equation(s):
// \U2|dp|AL|Selector11~2_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( ((!\U2|dp|AL|Selector11~0_combout ) # ((\U2|dp|AL|Selector11~1_combout ) # (\U2|dp|AL|Add0~17_sumout ))) # (\U2|dp|AL|Add2~17_sumout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( ((!\U2|dp|AL|Selector11~0_combout ) # (\U2|dp|AL|Selector11~1_combout )) # (\U2|dp|AL|Add2~17_sumout ) ) ) ) # ( \U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( 
// (!\U2|dp|AL|Selector11~0_combout ) # ((\U2|dp|AL|Selector11~1_combout ) # (\U2|dp|AL|Add0~17_sumout )) ) ) ) # ( !\U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector11~0_combout ) # (\U2|dp|AL|Selector11~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Add2~17_sumout ),
	.datab(!\U2|dp|AL|Selector11~0_combout ),
	.datac(!\U2|dp|AL|Add0~17_sumout ),
	.datad(!\U2|dp|AL|Selector11~1_combout ),
	.datae(!\U2|dp|AL|Equal6~1_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~2 .lut_mask = 64'hCCFFCFFFDDFFDFFF;
defparam \U2|dp|AL|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout  & 
// \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00530F53F053FF53;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N9
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N24
cyclonev_lcell_comb \U2|dp|RF|Mux67~0 (
// Equation(s):
// \U2|dp|RF|Mux67~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector11~2_combout  & ( (!\U2|dp|RF|Mux71~1_combout  & (((\U2|dp|RF|Mux71~0_combout )) # (\U2|dp|RF|Mux11~0_combout ))) # 
// (\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout ) # (IO_datain[4])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector11~2_combout  & ( (!\U2|dp|RF|Mux71~1_combout  & 
// (((\U2|dp|RF|Mux71~0_combout )) # (\U2|dp|RF|Mux11~0_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (((\U2|dp|RF|Mux71~0_combout  & IO_datain[4])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( 
// !\U2|dp|AL|Selector11~2_combout  & ( (!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|RF|Mux11~0_combout  & (!\U2|dp|RF|Mux71~0_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout ) # (IO_datain[4])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector11~2_combout  & ( (!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|RF|Mux11~0_combout  & (!\U2|dp|RF|Mux71~0_combout ))) # (\U2|dp|RF|Mux71~1_combout  & 
// (((\U2|dp|RF|Mux71~0_combout  & IO_datain[4])))) ) ) )

	.dataa(!\U2|dp|RF|Mux11~0_combout ),
	.datab(!\U2|dp|RF|Mux71~1_combout ),
	.datac(!\U2|dp|RF|Mux71~0_combout ),
	.datad(!IO_datain[4]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux67~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux67~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \U2|dp|RF|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y43_N26
dffeas \U2|dp|RF|MemoryFileL[3][4] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N18
cyclonev_lcell_comb \U2|dp|RF|Mux11~0 (
// Equation(s):
// \U2|dp|RF|Mux11~0_combout  = ( \U2|dp|RF|MemoryFileL[0][4]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][4]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][4]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][4]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][4]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][4]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileL[0][4]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileL[1][4]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][4]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFileL[1][4]~q ) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[3][4]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFileL[1][4]~q ),
	.datad(!\U2|dp|RF|MemoryFileL[2][4]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[0][4]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux11~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux11~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \U2|dp|RF|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector11~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector11~0_combout  = ( \U2|dp|RF|Mux27~0_combout  & ( \U2|dp|AU|AL|Selector3~1_combout  & ( (\U2|dp|RF|Mux11~0_combout ) # (\U2|dp|AU|AL|Selector15~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux27~0_combout  & ( \U2|dp|AU|AL|Selector3~1_combout  & ( 
// (!\U2|dp|AU|AL|Selector15~0_combout  & \U2|dp|RF|Mux11~0_combout ) ) ) ) # ( \U2|dp|RF|Mux27~0_combout  & ( !\U2|dp|AU|AL|Selector3~1_combout  & ( (!\U2|dp|AU|AL|Selector15~0_combout  & (\U2|dp|AU|AL|Add1~29_sumout )) # (\U2|dp|AU|AL|Selector15~0_combout  
// & ((\U2|dp|IR|out [4]))) ) ) ) # ( !\U2|dp|RF|Mux27~0_combout  & ( !\U2|dp|AU|AL|Selector3~1_combout  & ( (!\U2|dp|AU|AL|Selector15~0_combout  & (\U2|dp|AU|AL|Add1~29_sumout )) # (\U2|dp|AU|AL|Selector15~0_combout  & ((\U2|dp|IR|out [4]))) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~0_combout ),
	.datab(!\U2|dp|AU|AL|Add1~29_sumout ),
	.datac(!\U2|dp|RF|Mux11~0_combout ),
	.datad(!\U2|dp|IR|out [4]),
	.datae(!\U2|dp|RF|Mux27~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector11~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector11~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \U2|dp|AU|AL|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector11~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector11~1_combout  = ( \U2|dp|AU|AL|Selector15~2_combout  & ( (\U2|dp|AU|AL|Add0~29_sumout  & !\U2|dp|AU|AL|Selector15~3_combout ) ) ) # ( !\U2|dp|AU|AL|Selector15~2_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((\U2|dp|AU|PC|out 
// [4]))) # (\U2|dp|AU|AL|Selector15~3_combout  & (\U2|dp|AU|AL|Selector11~0_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector11~0_combout ),
	.datab(!\U2|dp|AU|AL|Add0~29_sumout ),
	.datac(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datad(!\U2|dp|AU|PC|out [4]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector11~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector11~1 .lut_mask = 64'h05F505F530303030;
defparam \U2|dp|AU|AL|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout ) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h03034477CFCF4477;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N45
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h00FF00FF33333333;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y44_N28
dffeas \IO_datain[5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[5] .is_wysiwyg = "true";
defparam \IO_datain[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N0
cyclonev_lcell_comb \U2|dp|RF|Mux66~0 (
// Equation(s):
// \U2|dp|RF|Mux66~0_combout  = ( \U2|dp|AL|Selector10~2_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|RF|Mux71~1_combout ) # ((!\U2|dp|RF|Mux71~0_combout  & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout )) # 
// (\U2|dp|RF|Mux71~0_combout  & ((IO_datain[5])))) ) ) ) # ( !\U2|dp|AL|Selector10~2_combout  & ( \U2|dp|RF|Mux10~0_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout ) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout )))) # (\U2|dp|RF|Mux71~0_combout  & (\U2|dp|RF|Mux71~1_combout  & ((IO_datain[5])))) ) ) ) # ( \U2|dp|AL|Selector10~2_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( 
// (!\U2|dp|RF|Mux71~0_combout  & (\U2|dp|RF|Mux71~1_combout  & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ))) # (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout ) # ((IO_datain[5])))) ) ) ) # ( 
// !\U2|dp|AL|Selector10~2_combout  & ( !\U2|dp|RF|Mux10~0_combout  & ( (\U2|dp|RF|Mux71~1_combout  & ((!\U2|dp|RF|Mux71~0_combout  & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout )) # (\U2|dp|RF|Mux71~0_combout  & 
// ((IO_datain[5]))))) ) ) )

	.dataa(!\U2|dp|RF|Mux71~0_combout ),
	.datab(!\U2|dp|RF|Mux71~1_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!IO_datain[5]),
	.datae(!\U2|dp|AL|Selector10~2_combout ),
	.dataf(!\U2|dp|RF|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux66~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux66~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \U2|dp|RF|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y44_N2
dffeas \U2|dp|RF|MemoryFileL[3][5] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|RF|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[3][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N18
cyclonev_lcell_comb \U2|dp|RF|Mux10~0 (
// Equation(s):
// \U2|dp|RF|Mux10~0_combout  = ( \U2|dp|RF|MemoryFileL[0][5]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][5]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][5]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][5]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][5]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][5]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileL[0][5]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileL[1][5]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][5]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFileL[1][5]~q ) ) ) )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(!\U2|dp|RF|MemoryFileL[3][5]~q ),
	.datac(!\U2|dp|RF|MemoryFileL[2][5]~q ),
	.datad(!\U2|dp|RF|MemoryFileL[1][5]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[0][5]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux10~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux10~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \U2|dp|RF|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N0
cyclonev_lcell_comb \U2|dp|AL|Selector10~1 (
// Equation(s):
// \U2|dp|AL|Selector10~1_combout  = ( \U2|dp|OpndBus[5]~6_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[4]~5_combout )) # (\U2|dp|RF|Mux10~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[5]~6_combout  & ( 
// \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[4]~5_combout )) # (\U2|dp|RF|Mux10~0_combout ) ) ) ) # ( \U2|dp|OpndBus[5]~6_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (!\U2|dp|RF|Mux10~0_combout  & 
// (\U2|dp|AL|Equal4~0_combout  & ((\U2|dp|OpndBus[4]~5_combout )))) # (\U2|dp|RF|Mux10~0_combout  & (((\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[4]~5_combout )) # (\U2|dp|AL|Equal1~1_combout ))) ) ) ) # ( !\U2|dp|OpndBus[5]~6_combout  & ( 
// !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[4]~5_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux10~0_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|AL|Equal1~1_combout ),
	.datad(!\U2|dp|OpndBus[4]~5_combout ),
	.datae(!\U2|dp|OpndBus[5]~6_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~1 .lut_mask = 64'h0033053755775577;
defparam \U2|dp|AL|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N39
cyclonev_lcell_comb \U2|dp|AL|Selector10~3 (
// Equation(s):
// \U2|dp|AL|Selector10~3_combout  = ( \U2|dp|AL|Equal3~2_combout  & ( (\U2|dp|OpndBus[5]~6_combout  & (!\U2|dp|AL|Selector15~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[6]~7_combout )))) ) ) # ( !\U2|dp|AL|Equal3~2_combout  & ( 
// (!\U2|dp|OpndBus[5]~6_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # ((!\U2|dp|OpndBus[6]~7_combout )))) # (\U2|dp|OpndBus[5]~6_combout  & (!\U2|dp|AL|Selector15~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[6]~7_combout )))) ) )

	.dataa(!\U2|dp|OpndBus[5]~6_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|OpndBus[6]~7_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~3 .lut_mask = 64'hFCA8FCA854005400;
defparam \U2|dp|AL|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|Selector10~0 (
// Equation(s):
// \U2|dp|AL|Selector10~0_combout  = ( \U2|dp|AL|Mult0~13  & ( \U2|dp|AL|Selector10~3_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~13  & ( 
// \U2|dp|AL|Selector10~3_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(!\U2|dp|AL|Mult0~13 ),
	.dataf(!\U2|dp|AL|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~0 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N54
cyclonev_lcell_comb \U2|dp|AL|Selector10~2 (
// Equation(s):
// \U2|dp|AL|Selector10~2_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( ((!\U2|dp|AL|Selector10~0_combout ) # ((\U2|dp|AL|Add2~21_sumout ) # (\U2|dp|AL|Add0~21_sumout ))) # (\U2|dp|AL|Selector10~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( ((!\U2|dp|AL|Selector10~0_combout ) # (\U2|dp|AL|Add2~21_sumout )) # (\U2|dp|AL|Selector10~1_combout ) ) ) ) # ( \U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( 
// ((!\U2|dp|AL|Selector10~0_combout ) # (\U2|dp|AL|Add0~21_sumout )) # (\U2|dp|AL|Selector10~1_combout ) ) ) ) # ( !\U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector10~0_combout ) # (\U2|dp|AL|Selector10~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Selector10~1_combout ),
	.datab(!\U2|dp|AL|Selector10~0_combout ),
	.datac(!\U2|dp|AL|Add0~21_sumout ),
	.datad(!\U2|dp|AL|Add2~21_sumout ),
	.datae(!\U2|dp|AL|Equal6~1_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~2 .lut_mask = 64'hDDDDDFDFDDFFDFFF;
defparam \U2|dp|AL|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N30
cyclonev_lcell_comb \U2|dp|AL|Selector15~1 (
// Equation(s):
// \U2|dp|AL|Selector15~1_combout  = ( \U2|dp|AL|Equal1~1_combout  & ( \U2|dp|RF|Mux31~0_combout  & ( (!\U2|dp|RF|Mux15~0_combout  & (\U2|dp|AL|Selector15~0_combout  & ((\U2|dp|IR|out [0]) # (\U2|ctrl|RFright_on_OpndBus~q )))) # (\U2|dp|RF|Mux15~0_combout  & 
// (((\U2|dp|IR|out [0]) # (\U2|ctrl|RFright_on_OpndBus~q )))) ) ) ) # ( !\U2|dp|AL|Equal1~1_combout  & ( \U2|dp|RF|Mux31~0_combout  & ( (\U2|dp|AL|Selector15~0_combout  & ((\U2|dp|IR|out [0]) # (\U2|ctrl|RFright_on_OpndBus~q ))) ) ) ) # ( 
// \U2|dp|AL|Equal1~1_combout  & ( !\U2|dp|RF|Mux31~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|IR|out [0] & ((\U2|dp|AL|Selector15~0_combout ) # (\U2|dp|RF|Mux15~0_combout )))) ) ) ) # ( !\U2|dp|AL|Equal1~1_combout  & ( 
// !\U2|dp|RF|Mux31~0_combout  & ( (\U2|dp|AL|Selector15~0_combout  & (!\U2|ctrl|RFright_on_OpndBus~q  & \U2|dp|IR|out [0])) ) ) )

	.dataa(!\U2|dp|RF|Mux15~0_combout ),
	.datab(!\U2|dp|AL|Selector15~0_combout ),
	.datac(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datad(!\U2|dp|IR|out [0]),
	.datae(!\U2|dp|AL|Equal1~1_combout ),
	.dataf(!\U2|dp|RF|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~1 .lut_mask = 64'h0030007003330777;
defparam \U2|dp|AL|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N12
cyclonev_lcell_comb \U2|dp|AL|Selector15~2 (
// Equation(s):
// \U2|dp|AL|Selector15~2_combout  = ( !\U2|dp|AL|Selector12~0_combout  & ( \U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|AL|Equal7~1_combout  & ((!\U2|dp|AL|Add0~1_sumout ) # ((!\U2|dp|AL|Equal6~1_combout )))) # (\U2|dp|AL|Equal7~1_combout  & 
// (!\U2|dp|AL|Add2~1_sumout  & ((!\U2|dp|AL|Add0~1_sumout ) # (!\U2|dp|AL|Equal6~1_combout )))) ) ) ) # ( \U2|dp|AL|Selector12~0_combout  & ( !\U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|AL|Equal7~1_combout  & ((!\U2|dp|AL|Add0~1_sumout ) # 
// ((!\U2|dp|AL|Equal6~1_combout )))) # (\U2|dp|AL|Equal7~1_combout  & (!\U2|dp|AL|Add2~1_sumout  & ((!\U2|dp|AL|Add0~1_sumout ) # (!\U2|dp|AL|Equal6~1_combout )))) ) ) ) # ( !\U2|dp|AL|Selector12~0_combout  & ( !\U2|dp|RF|Mux15~0_combout  & ( 
// (!\U2|dp|AL|Equal7~1_combout  & ((!\U2|dp|AL|Add0~1_sumout ) # ((!\U2|dp|AL|Equal6~1_combout )))) # (\U2|dp|AL|Equal7~1_combout  & (!\U2|dp|AL|Add2~1_sumout  & ((!\U2|dp|AL|Add0~1_sumout ) # (!\U2|dp|AL|Equal6~1_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Add0~1_sumout ),
	.datac(!\U2|dp|AL|Equal6~1_combout ),
	.datad(!\U2|dp|AL|Add2~1_sumout ),
	.datae(!\U2|dp|AL|Selector12~0_combout ),
	.dataf(!\U2|dp|RF|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~2 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \U2|dp|AL|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N39
cyclonev_lcell_comb \U2|dp|AL|Equal8~1 (
// Equation(s):
// \U2|dp|AL|Equal8~1_combout  = ( !\U2|ctrl|AcmpB~q  & ( (\U2|dp|AL|Equal8~0_combout  & (!\U2|ctrl|AandB~q  & \U2|dp|AL|Equal7~0_combout )) ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(gnd),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|AcmpB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal8~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal8~1 .lut_mask = 64'h0044004400000000;
defparam \U2|dp|AL|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N18
cyclonev_lcell_comb \U2|dp|SR|Zout~7 (
// Equation(s):
// \U2|dp|SR|Zout~7_combout  = ( !\U2|dp|AL|Equal4~0_combout  & ( \U2|dp|OpndBus[15]~0_combout  & ( (!\U2|dp|AL|Equal3~2_combout  & (((!\U2|dp|OpndBus[1]~1_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) # (\U2|dp|AL|Equal3~2_combout  & 
// (\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|OpndBus[1]~1_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) ) ) ) # ( \U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|OpndBus[15]~0_combout  & ( (!\U2|dp|AL|Equal3~2_combout  & (((!\U2|dp|OpndBus[1]~1_combout ) # 
// (!\U2|dp|AL|Equal5~0_combout )))) # (\U2|dp|AL|Equal3~2_combout  & (\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|OpndBus[1]~1_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) ) ) ) # ( !\U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|OpndBus[15]~0_combout  & ( 
// (!\U2|dp|AL|Equal3~2_combout  & (((!\U2|dp|OpndBus[1]~1_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) # (\U2|dp|AL|Equal3~2_combout  & (\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|OpndBus[1]~1_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[0]~2_combout ),
	.datac(!\U2|dp|OpndBus[1]~1_combout ),
	.datad(!\U2|dp|AL|Equal5~0_combout ),
	.datae(!\U2|dp|AL|Equal4~0_combout ),
	.dataf(!\U2|dp|OpndBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~7 .extended_lut = "off";
defparam \U2|dp|SR|Zout~7 .lut_mask = 64'hBBB0BBB0BBB00000;
defparam \U2|dp|SR|Zout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N48
cyclonev_lcell_comb \U2|dp|SR|Zout~2 (
// Equation(s):
// \U2|dp|SR|Zout~2_combout  = ( \U2|dp|AL|Equal8~1_combout  & ( \U2|dp|SR|Zout~7_combout  & ( (!\U2|dp|AL|Mult0~8_resulta  & (!\U2|dp|AL|Selector15~1_combout  & (\U2|ctrl|SRload~q  & \U2|dp|AL|Selector15~2_combout ))) ) ) ) # ( !\U2|dp|AL|Equal8~1_combout  
// & ( \U2|dp|SR|Zout~7_combout  & ( (!\U2|dp|AL|Selector15~1_combout  & (\U2|ctrl|SRload~q  & \U2|dp|AL|Selector15~2_combout )) ) ) )

	.dataa(!\U2|dp|AL|Mult0~8_resulta ),
	.datab(!\U2|dp|AL|Selector15~1_combout ),
	.datac(!\U2|ctrl|SRload~q ),
	.datad(!\U2|dp|AL|Selector15~2_combout ),
	.datae(!\U2|dp|AL|Equal8~1_combout ),
	.dataf(!\U2|dp|SR|Zout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~2 .extended_lut = "off";
defparam \U2|dp|SR|Zout~2 .lut_mask = 64'h00000000000C0008;
defparam \U2|dp|SR|Zout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N24
cyclonev_lcell_comb \U2|dp|SR|Zout~3 (
// Equation(s):
// \U2|dp|SR|Zout~3_combout  = ( !\U2|dp|AL|Selector6~2_combout  & ( \U2|dp|SR|Zout~2_combout  & ( (!\U2|dp|AL|Selector10~2_combout  & (!\U2|dp|AL|Selector8~2_combout  & (!\U2|dp|AL|Selector9~2_combout  & !\U2|dp|AL|Selector7~3_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Selector10~2_combout ),
	.datab(!\U2|dp|AL|Selector8~2_combout ),
	.datac(!\U2|dp|AL|Selector9~2_combout ),
	.datad(!\U2|dp|AL|Selector7~3_combout ),
	.datae(!\U2|dp|AL|Selector6~2_combout ),
	.dataf(!\U2|dp|SR|Zout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~3 .extended_lut = "off";
defparam \U2|dp|SR|Zout~3 .lut_mask = 64'h0000000080000000;
defparam \U2|dp|SR|Zout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N24
cyclonev_lcell_comb \U2|dp|AL|Selector1~4 (
// Equation(s):
// \U2|dp|AL|Selector1~4_combout  = ( \U2|dp|AL|Selector1~3_combout  & ( \U2|dp|AL|Add2~45_sumout  ) ) # ( !\U2|dp|AL|Selector1~3_combout  & ( \U2|dp|AL|Add2~45_sumout  & ( (!\U2|dp|AL|Selector1~2_combout ) # (((\U2|dp|AL|Add0~45_sumout  & 
// \U2|dp|AL|Equal6~1_combout )) # (\U2|dp|AL|Equal7~1_combout )) ) ) ) # ( \U2|dp|AL|Selector1~3_combout  & ( !\U2|dp|AL|Add2~45_sumout  ) ) # ( !\U2|dp|AL|Selector1~3_combout  & ( !\U2|dp|AL|Add2~45_sumout  & ( (!\U2|dp|AL|Selector1~2_combout ) # 
// ((\U2|dp|AL|Add0~45_sumout  & \U2|dp|AL|Equal6~1_combout )) ) ) )

	.dataa(!\U2|dp|AL|Add0~45_sumout ),
	.datab(!\U2|dp|AL|Equal6~1_combout ),
	.datac(!\U2|dp|AL|Selector1~2_combout ),
	.datad(!\U2|dp|AL|Equal7~1_combout ),
	.datae(!\U2|dp|AL|Selector1~3_combout ),
	.dataf(!\U2|dp|AL|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~4 .lut_mask = 64'hF1F1FFFFF1FFFFFF;
defparam \U2|dp|AL|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N24
cyclonev_lcell_comb \U2|dp|AL|Selector3~4 (
// Equation(s):
// \U2|dp|AL|Selector3~4_combout  = ( \U2|dp|AL|Add2~65_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( (!\U2|dp|AL|Selector3~2_combout ) # (((\U2|dp|AL|Selector3~3_combout ) # (\U2|dp|AL|Equal7~1_combout )) # (\U2|dp|AL|Add0~65_sumout )) ) ) ) # ( 
// !\U2|dp|AL|Add2~65_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( (!\U2|dp|AL|Selector3~2_combout ) # ((\U2|dp|AL|Selector3~3_combout ) # (\U2|dp|AL|Add0~65_sumout )) ) ) ) # ( \U2|dp|AL|Add2~65_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( 
// (!\U2|dp|AL|Selector3~2_combout ) # ((\U2|dp|AL|Selector3~3_combout ) # (\U2|dp|AL|Equal7~1_combout )) ) ) ) # ( !\U2|dp|AL|Add2~65_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( (!\U2|dp|AL|Selector3~2_combout ) # (\U2|dp|AL|Selector3~3_combout ) ) ) )

	.dataa(!\U2|dp|AL|Selector3~2_combout ),
	.datab(!\U2|dp|AL|Add0~65_sumout ),
	.datac(!\U2|dp|AL|Equal7~1_combout ),
	.datad(!\U2|dp|AL|Selector3~3_combout ),
	.datae(!\U2|dp|AL|Add2~65_sumout ),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~4 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \U2|dp|AL|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N18
cyclonev_lcell_comb \U2|dp|SR|Zout~1 (
// Equation(s):
// \U2|dp|SR|Zout~1_combout  = ( !\U2|dp|AL|Selector3~4_combout  & ( !\U2|dp|AL|Selector12~3_combout  & ( (!\U2|dp|AL|Selector14~2_combout  & (!\U2|dp|AL|Selector4~2_combout  & (!\U2|dp|AL|Selector13~2_combout  & !\U2|dp|AL|Selector11~2_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Selector14~2_combout ),
	.datab(!\U2|dp|AL|Selector4~2_combout ),
	.datac(!\U2|dp|AL|Selector13~2_combout ),
	.datad(!\U2|dp|AL|Selector11~2_combout ),
	.datae(!\U2|dp|AL|Selector3~4_combout ),
	.dataf(!\U2|dp|AL|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~1 .extended_lut = "off";
defparam \U2|dp|SR|Zout~1 .lut_mask = 64'h8000000000000000;
defparam \U2|dp|SR|Zout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N8
dffeas \U2|dp|SR|Zout~DUPLICATE (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|SR|Zout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|SR|Zout~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|SR|Zout~DUPLICATE .is_wysiwyg = "true";
defparam \U2|dp|SR|Zout~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N42
cyclonev_lcell_comb \U2|dp|SR|Zout~0 (
// Equation(s):
// \U2|dp|SR|Zout~0_combout  = (\U2|dp|SR|Zout~DUPLICATE_q  & !\U2|ctrl|SRload~q )

	.dataa(gnd),
	.datab(!\U2|dp|SR|Zout~DUPLICATE_q ),
	.datac(!\U2|ctrl|SRload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~0 .extended_lut = "off";
defparam \U2|dp|SR|Zout~0 .lut_mask = 64'h3030303030303030;
defparam \U2|dp|SR|Zout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N54
cyclonev_lcell_comb \U2|dp|AL|Selector2~4 (
// Equation(s):
// \U2|dp|AL|Selector2~4_combout  = ( \U2|dp|AL|Add0~61_sumout  & ( \U2|dp|AL|Equal6~1_combout  ) ) # ( !\U2|dp|AL|Add0~61_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( ((!\U2|dp|AL|Selector2~2_combout ) # ((\U2|dp|AL|Equal7~1_combout  & 
// \U2|dp|AL|Add2~61_sumout ))) # (\U2|dp|AL|Selector2~3_combout ) ) ) ) # ( \U2|dp|AL|Add0~61_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( ((!\U2|dp|AL|Selector2~2_combout ) # ((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~61_sumout ))) # 
// (\U2|dp|AL|Selector2~3_combout ) ) ) ) # ( !\U2|dp|AL|Add0~61_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( ((!\U2|dp|AL|Selector2~2_combout ) # ((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~61_sumout ))) # (\U2|dp|AL|Selector2~3_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Selector2~3_combout ),
	.datac(!\U2|dp|AL|Selector2~2_combout ),
	.datad(!\U2|dp|AL|Add2~61_sumout ),
	.datae(!\U2|dp|AL|Add0~61_sumout ),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~4 .lut_mask = 64'hF3F7F3F7F3F7FFFF;
defparam \U2|dp|AL|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N54
cyclonev_lcell_comb \U2|dp|SR|Zout~6 (
// Equation(s):
// \U2|dp|SR|Zout~6_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[14]~10_combout  & (!\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|AL|Add0~33_sumout ) # (!\U2|dp|AL|Equal6~1_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|AL|Add0~33_sumout ) # (!\U2|dp|AL|Equal6~1_combout ))) ) ) ) # ( \U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( 
// (!\U2|dp|OpndBus[14]~10_combout  & ((!\U2|dp|AL|Add0~33_sumout ) # (!\U2|dp|AL|Equal6~1_combout ))) ) ) ) # ( !\U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|AL|Add0~33_sumout ) # (!\U2|dp|AL|Equal6~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Add0~33_sumout ),
	.datab(!\U2|dp|OpndBus[14]~10_combout ),
	.datac(!\U2|dp|AL|Equal6~1_combout ),
	.datad(!\U2|dp|OpndBus[0]~2_combout ),
	.datae(!\U2|dp|AL|Equal4~0_combout ),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~6 .extended_lut = "off";
defparam \U2|dp|SR|Zout~6 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \U2|dp|SR|Zout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N30
cyclonev_lcell_comb \U2|dp|AL|Selector0~8 (
// Equation(s):
// \U2|dp|AL|Selector0~8_combout  = ( \U2|ctrl|RFright_on_OpndBus~q  & ( (!\U2|dp|RF|Mux16~0_combout  & ((\U2|dp|AL|Equal3~2_combout ))) # (\U2|dp|RF|Mux16~0_combout  & (\U2|dp|AL|Selector15~0_combout )) ) ) # ( !\U2|ctrl|RFright_on_OpndBus~q  & ( 
// (!\U2|dp|IR|out [7] & ((\U2|dp|AL|Equal3~2_combout ))) # (\U2|dp|IR|out [7] & (\U2|dp|AL|Selector15~0_combout )) ) )

	.dataa(!\U2|dp|AL|Selector15~0_combout ),
	.datab(!\U2|dp|AL|Equal3~2_combout ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|dp|RF|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~8 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~8 .lut_mask = 64'h3535353533553355;
defparam \U2|dp|AL|Selector0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N24
cyclonev_lcell_comb \U2|dp|AL|Selector0~7 (
// Equation(s):
// \U2|dp|AL|Selector0~7_combout  = ( \U2|ctrl|AandB~q  & ( !\U2|dp|AL|Selector0~8_combout  ) ) # ( !\U2|ctrl|AandB~q  & ( !\U2|dp|AL|Selector0~8_combout  & ( (!\U2|dp|AL|Equal7~0_combout ) # ((!\U2|dp|AL|Mult0~23 ) # ((!\U2|dp|AL|Equal8~0_combout ) # 
// (\U2|ctrl|AcmpB~q ))) ) ) )

	.dataa(!\U2|dp|AL|Equal7~0_combout ),
	.datab(!\U2|dp|AL|Mult0~23 ),
	.datac(!\U2|dp|AL|Equal8~0_combout ),
	.datad(!\U2|ctrl|AcmpB~q ),
	.datae(!\U2|ctrl|AandB~q ),
	.dataf(!\U2|dp|AL|Selector0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~7 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~7 .lut_mask = 64'hFEFFFFFF00000000;
defparam \U2|dp|AL|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N36
cyclonev_lcell_comb \U2|dp|AL|Selector0~6 (
// Equation(s):
// \U2|dp|AL|Selector0~6_combout  = ( \U2|dp|RF|Mux0~0_combout  & ( \U2|dp|AL|Selector12~0_combout  ) ) # ( \U2|dp|RF|Mux0~0_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|AL|Equal1~1_combout  & ((!\U2|ctrl|RFright_on_OpndBus~q  & ((\U2|dp|IR|out 
// [7]))) # (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|RF|Mux16~0_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|RF|Mux16~0_combout ),
	.datac(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datad(!\U2|dp|IR|out [7]),
	.datae(!\U2|dp|RF|Mux0~0_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~6 .lut_mask = 64'h000001510000FFFF;
defparam \U2|dp|AL|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N36
cyclonev_lcell_comb \U2|dp|SR|Zout~4 (
// Equation(s):
// \U2|dp|SR|Zout~4_combout  = ( !\U2|dp|AL|Selector0~6_combout  & ( !\U2|dp|AL|Selector5~2_combout  & ( (\U2|dp|SR|Zout~6_combout  & (\U2|dp|AL|Selector0~7_combout  & ((!\U2|dp|AL|Add2~33_sumout ) # (!\U2|dp|AL|Equal7~1_combout )))) ) ) )

	.dataa(!\U2|dp|SR|Zout~6_combout ),
	.datab(!\U2|dp|AL|Selector0~7_combout ),
	.datac(!\U2|dp|AL|Add2~33_sumout ),
	.datad(!\U2|dp|AL|Equal7~1_combout ),
	.datae(!\U2|dp|AL|Selector0~6_combout ),
	.dataf(!\U2|dp|AL|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~4 .extended_lut = "off";
defparam \U2|dp|SR|Zout~4 .lut_mask = 64'h1110000000000000;
defparam \U2|dp|SR|Zout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N6
cyclonev_lcell_comb \U2|dp|SR|Zout~5 (
// Equation(s):
// \U2|dp|SR|Zout~5_combout  = ( \U2|dp|AL|Selector2~4_combout  & ( \U2|dp|SR|Zout~4_combout  & ( \U2|dp|SR|Zout~0_combout  ) ) ) # ( !\U2|dp|AL|Selector2~4_combout  & ( \U2|dp|SR|Zout~4_combout  & ( ((\U2|dp|SR|Zout~3_combout  & 
// (!\U2|dp|AL|Selector1~4_combout  & \U2|dp|SR|Zout~1_combout ))) # (\U2|dp|SR|Zout~0_combout ) ) ) ) # ( \U2|dp|AL|Selector2~4_combout  & ( !\U2|dp|SR|Zout~4_combout  & ( \U2|dp|SR|Zout~0_combout  ) ) ) # ( !\U2|dp|AL|Selector2~4_combout  & ( 
// !\U2|dp|SR|Zout~4_combout  & ( \U2|dp|SR|Zout~0_combout  ) ) )

	.dataa(!\U2|dp|SR|Zout~3_combout ),
	.datab(!\U2|dp|AL|Selector1~4_combout ),
	.datac(!\U2|dp|SR|Zout~1_combout ),
	.datad(!\U2|dp|SR|Zout~0_combout ),
	.datae(!\U2|dp|AL|Selector2~4_combout ),
	.dataf(!\U2|dp|SR|Zout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~5 .extended_lut = "off";
defparam \U2|dp|SR|Zout~5 .lut_mask = 64'h00FF00FF04FF00FF;
defparam \U2|dp|SR|Zout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N7
dffeas \U2|dp|SR|Zout (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|SR|Zout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|SR|Zout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|SR|Zout .is_wysiwyg = "true";
defparam \U2|dp|SR|Zout .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N30
cyclonev_lcell_comb \U2|ctrl|RplusI~1 (
// Equation(s):
// \U2|ctrl|RplusI~1_combout  = ( \U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [9] & (!\U2|dp|IR|out [8] & !\U2|dp|SR|Zout~q )) ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [9]),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|SR|Zout~q ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~1 .extended_lut = "off";
defparam \U2|ctrl|RplusI~1 .lut_mask = 64'h00000000C000C000;
defparam \U2|ctrl|RplusI~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N54
cyclonev_lcell_comb \U2|ctrl|Selector13~1 (
// Equation(s):
// \U2|ctrl|Selector13~1_combout  = ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [13] & (!\U2|dp|IR|out [12] & !\U2|dp|IR|out [15]))) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector13~1 .extended_lut = "off";
defparam \U2|ctrl|Selector13~1 .lut_mask = 64'h8000800000000000;
defparam \U2|ctrl|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N0
cyclonev_lcell_comb \U2|ctrl|RplusI~2 (
// Equation(s):
// \U2|ctrl|RplusI~2_combout  = ( \U1|memDataReady~q  & ( \ExternalReset~input_o  & ( (\U2|ctrl|Pstate.memread~q  & (((\U2|ctrl|RplusI~1_combout  & \U2|ctrl|Selector13~1_combout )) # (\U2|ctrl|RplusI~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|RplusI~0_combout ),
	.datab(!\U2|ctrl|RplusI~1_combout ),
	.datac(!\U2|ctrl|Selector13~1_combout ),
	.datad(!\U2|ctrl|Pstate.memread~q ),
	.datae(!\U1|memDataReady~q ),
	.dataf(!\ExternalReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~2 .extended_lut = "off";
defparam \U2|ctrl|RplusI~2 .lut_mask = 64'h0000000000000057;
defparam \U2|ctrl|RplusI~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N2
dffeas \U2|ctrl|RplusI (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|RplusI~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|RplusI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|RplusI .is_wysiwyg = "true";
defparam \U2|ctrl|RplusI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~1_combout  = ( !\U2|ctrl|RplusI~q  & ( !\U2|ctrl|PCplus1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|PCplus1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|RplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \U2|dp|AU|AL|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Selector14~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector14~0_combout  = ( \U2|dp|AU|AL|Add1~17_sumout  & ( \U2|dp|AU|AL|Selector15~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|IR|out [1])) # (\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|RF|Mux30~0_combout ))) ) ) ) # ( 
// !\U2|dp|AU|AL|Add1~17_sumout  & ( \U2|dp|AU|AL|Selector15~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|IR|out [1])) # (\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|RF|Mux30~0_combout ))) ) ) ) # ( \U2|dp|AU|AL|Add1~17_sumout  & ( 
// !\U2|dp|AU|AL|Selector15~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout ) # (\U2|dp|RF|Mux14~0_combout ) ) ) ) # ( !\U2|dp|AU|AL|Add1~17_sumout  & ( !\U2|dp|AU|AL|Selector15~0_combout  & ( (\U2|dp|AU|AL|Selector3~1_combout  & \U2|dp|RF|Mux14~0_combout 
// ) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~1_combout ),
	.datab(!\U2|dp|IR|out [1]),
	.datac(!\U2|dp|RF|Mux30~0_combout ),
	.datad(!\U2|dp|RF|Mux14~0_combout ),
	.datae(!\U2|dp|AU|AL|Add1~17_sumout ),
	.dataf(!\U2|dp|AU|AL|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector14~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector14~0 .lut_mask = 64'h0055AAFF27272727;
defparam \U2|dp|AU|AL|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N21
cyclonev_lcell_comb \U2|dp|AU|AL|Selector14~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector14~1_combout  = ( \U2|dp|AU|AL|Selector15~3_combout  & ( (\U2|dp|AU|AL|Selector14~0_combout  & !\U2|dp|AU|AL|Selector15~2_combout ) ) ) # ( !\U2|dp|AU|AL|Selector15~3_combout  & ( (!\U2|dp|AU|AL|Selector15~2_combout  & 
// ((\U2|dp|AU|PC|out [1]))) # (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~17_sumout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector14~0_combout ),
	.datab(!\U2|dp|AU|AL|Add0~17_sumout ),
	.datac(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datad(!\U2|dp|AU|PC|out [1]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector14~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector14~1 .lut_mask = 64'h03F303F350505050;
defparam \U2|dp|AU|AL|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0055330FFF55330F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N9
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N11
dffeas \U2|dp|IR|out[6] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[6] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N36
cyclonev_lcell_comb \U2|dp|AL|Selector9~1 (
// Equation(s):
// \U2|dp|AL|Selector9~1_combout  = ( \U2|dp|OpndBus[6]~7_combout  & ( \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|OpndBus[5]~6_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux9~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( 
// \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|OpndBus[5]~6_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|RF|Mux9~0_combout ) ) ) ) # ( \U2|dp|OpndBus[6]~7_combout  & ( !\U2|dp|AL|Selector12~0_combout  & ( (!\U2|dp|OpndBus[5]~6_combout  & 
// (((\U2|dp|AL|Equal1~1_combout  & \U2|dp|RF|Mux9~0_combout )))) # (\U2|dp|OpndBus[5]~6_combout  & (((\U2|dp|AL|Equal1~1_combout  & \U2|dp|RF|Mux9~0_combout )) # (\U2|dp|AL|Equal4~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( 
// !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[5]~6_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) )

	.dataa(!\U2|dp|OpndBus[5]~6_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|AL|Equal1~1_combout ),
	.datad(!\U2|dp|RF|Mux9~0_combout ),
	.datae(!\U2|dp|OpndBus[6]~7_combout ),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~1 .lut_mask = 64'h1111111F11FF11FF;
defparam \U2|dp|AL|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N42
cyclonev_lcell_comb \U2|dp|AL|Selector9~3 (
// Equation(s):
// \U2|dp|AL|Selector9~3_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout  & ((!\U2|dp|OpndBus[6]~7_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[6]~7_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( (!\U2|dp|OpndBus[6]~7_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[6]~7_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[7]~8_combout ),
	.datac(!\U2|dp|AL|Selector15~0_combout ),
	.datad(!\U2|dp|OpndBus[6]~7_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~3 .lut_mask = 64'hAAF0AAF088C088C0;
defparam \U2|dp|AL|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N57
cyclonev_lcell_comb \U2|dp|AL|Selector9~0 (
// Equation(s):
// \U2|dp|AL|Selector9~0_combout  = ( \U2|dp|AL|Mult0~14  & ( \U2|dp|AL|Selector9~3_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~14  & ( 
// \U2|dp|AL|Selector9~3_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|ctrl|AcmpB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~14 ),
	.dataf(!\U2|dp|AL|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~0 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N0
cyclonev_lcell_comb \U2|dp|AL|Selector9~2 (
// Equation(s):
// \U2|dp|AL|Selector9~2_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (((!\U2|dp|AL|Selector9~0_combout ) # (\U2|dp|AL|Selector9~1_combout )) # (\U2|dp|AL|Add0~25_sumout )) # (\U2|dp|AL|Add2~25_sumout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( ((!\U2|dp|AL|Selector9~0_combout ) # (\U2|dp|AL|Selector9~1_combout )) # (\U2|dp|AL|Add2~25_sumout ) ) ) ) # ( \U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( 
// ((!\U2|dp|AL|Selector9~0_combout ) # (\U2|dp|AL|Selector9~1_combout )) # (\U2|dp|AL|Add0~25_sumout ) ) ) ) # ( !\U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector9~0_combout ) # (\U2|dp|AL|Selector9~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Add2~25_sumout ),
	.datab(!\U2|dp|AL|Add0~25_sumout ),
	.datac(!\U2|dp|AL|Selector9~1_combout ),
	.datad(!\U2|dp|AL|Selector9~0_combout ),
	.datae(!\U2|dp|AL|Equal6~1_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~2 .lut_mask = 64'hFF0FFF3FFF5FFF7F;
defparam \U2|dp|AL|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0055330FFF55330F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N6
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hAA00AA00C0C0C0C0;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout  ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout  ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N42
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h303000003030FF00;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout ) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N42
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & (((!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout )) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'hE444E444A000A000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N42
cyclonev_lcell_comb \IO_datain[0]~0 (
// Equation(s):
// \IO_datain[0]~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( !\U2|ctrl|ReadIO~q  ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|ReadIO~q ) # ((\Equal0~0_combout  & (\Equal0~1_combout  & 
// \Equal0~2_combout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( !\U2|ctrl|ReadIO~q  ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( !\U2|ctrl|ReadIO~q  ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\U2|ctrl|ReadIO~q ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_datain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_datain[0]~0 .extended_lut = "off";
defparam \IO_datain[0]~0 .lut_mask = 64'hFF00FF00FF01FF00;
defparam \IO_datain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N35
dffeas \IO_datain[3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[3] .is_wysiwyg = "true";
defparam \IO_datain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N12
cyclonev_lcell_comb \U2|dp|RF|Mux68~0 (
// Equation(s):
// \U2|dp|RF|Mux68~0_combout  = ( \U2|dp|RF|Mux12~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|Mux71~0_combout ) # ((!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|AL|Selector12~3_combout )) # 
// (\U2|dp|RF|Mux71~1_combout  & ((IO_datain[3])))) ) ) ) # ( !\U2|dp|RF|Mux12~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & (((\U2|dp|RF|Mux71~1_combout )))) # 
// (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|AL|Selector12~3_combout )) # (\U2|dp|RF|Mux71~1_combout  & ((IO_datain[3]))))) ) ) ) # ( \U2|dp|RF|Mux12~0_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|Mux71~0_combout  & (((!\U2|dp|RF|Mux71~1_combout )))) # (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|AL|Selector12~3_combout )) 
// # (\U2|dp|RF|Mux71~1_combout  & ((IO_datain[3]))))) ) ) ) # ( !\U2|dp|RF|Mux12~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( (\U2|dp|RF|Mux71~0_combout  & ((!\U2|dp|RF|Mux71~1_combout  & 
// (\U2|dp|AL|Selector12~3_combout )) # (\U2|dp|RF|Mux71~1_combout  & ((IO_datain[3]))))) ) ) )

	.dataa(!\U2|dp|AL|Selector12~3_combout ),
	.datab(!IO_datain[3]),
	.datac(!\U2|dp|RF|Mux71~0_combout ),
	.datad(!\U2|dp|RF|Mux71~1_combout ),
	.datae(!\U2|dp|RF|Mux12~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux68~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux68~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \U2|dp|RF|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y44_N7
dffeas \U2|dp|RF|MemoryFileL[1][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux68~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[1][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N30
cyclonev_lcell_comb \U2|dp|RF|Mux12~0 (
// Equation(s):
// \U2|dp|RF|Mux12~0_combout  = ( \U2|dp|RF|MemoryFileL[0][3]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][3]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][3]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][3]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[2][3]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[3][3]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileL[0][3]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileL[1][3]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileL[0][3]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFileL[1][3]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[1][3]~q ),
	.datab(!\U2|dp|RF|MemoryFileL[3][3]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileL[2][3]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[0][3]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux12~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux12~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \U2|dp|RF|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N3
cyclonev_lcell_comb \U2|dp|AL|Selector12~4 (
// Equation(s):
// \U2|dp|AL|Selector12~4_combout  = ( \U2|dp|AL|Equal3~2_combout  & ( (\U2|dp|OpndBus[3]~4_combout  & (!\U2|dp|AL|Selector15~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[4]~5_combout )))) ) ) # ( !\U2|dp|AL|Equal3~2_combout  & ( 
// (!\U2|dp|OpndBus[3]~4_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # ((!\U2|dp|OpndBus[4]~5_combout )))) # (\U2|dp|OpndBus[3]~4_combout  & (!\U2|dp|AL|Selector15~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[4]~5_combout )))) ) )

	.dataa(!\U2|dp|OpndBus[3]~4_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|OpndBus[4]~5_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~4 .lut_mask = 64'hFCA8FCA854005400;
defparam \U2|dp|AL|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N18
cyclonev_lcell_comb \U2|dp|AL|Selector12~1 (
// Equation(s):
// \U2|dp|AL|Selector12~1_combout  = ( \U2|dp|AL|Mult0~11  & ( \U2|dp|AL|Selector12~4_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~q )) # (\U2|ctrl|AcmpB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~11  & ( 
// \U2|dp|AL|Selector12~4_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AcmpB~q ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|AandB~q ),
	.datae(!\U2|dp|AL|Mult0~11 ),
	.dataf(!\U2|dp|AL|Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~1 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N24
cyclonev_lcell_comb \U2|dp|AL|Selector12~2 (
// Equation(s):
// \U2|dp|AL|Selector12~2_combout  = ( \U2|dp|AL|Selector12~0_combout  & ( \U2|dp|OpndBus[2]~3_combout  & ( (\U2|dp|AL|Equal4~0_combout ) # (\U2|dp|RF|Mux12~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector12~0_combout  & ( \U2|dp|OpndBus[2]~3_combout  & ( 
// ((\U2|dp|AL|Equal1~1_combout  & (\U2|dp|OpndBus[3]~4_combout  & \U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|AL|Equal4~0_combout ) ) ) ) # ( \U2|dp|AL|Selector12~0_combout  & ( !\U2|dp|OpndBus[2]~3_combout  & ( \U2|dp|RF|Mux12~0_combout  ) ) ) # ( 
// !\U2|dp|AL|Selector12~0_combout  & ( !\U2|dp|OpndBus[2]~3_combout  & ( (\U2|dp|AL|Equal1~1_combout  & (\U2|dp|OpndBus[3]~4_combout  & \U2|dp|RF|Mux12~0_combout )) ) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|OpndBus[3]~4_combout ),
	.datac(!\U2|dp|RF|Mux12~0_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|AL|Selector12~0_combout ),
	.dataf(!\U2|dp|OpndBus[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~2 .lut_mask = 64'h01010F0F01FF0FFF;
defparam \U2|dp|AL|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N42
cyclonev_lcell_comb \U2|dp|AL|Selector12~3 (
// Equation(s):
// \U2|dp|AL|Selector12~3_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (((!\U2|dp|AL|Selector12~1_combout ) # (\U2|dp|AL|Selector12~2_combout )) # (\U2|dp|AL|Add2~13_sumout )) # (\U2|dp|AL|Add0~13_sumout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( ((!\U2|dp|AL|Selector12~1_combout ) # (\U2|dp|AL|Selector12~2_combout )) # (\U2|dp|AL|Add2~13_sumout ) ) ) ) # ( \U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( 
// ((!\U2|dp|AL|Selector12~1_combout ) # (\U2|dp|AL|Selector12~2_combout )) # (\U2|dp|AL|Add0~13_sumout ) ) ) ) # ( !\U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector12~1_combout ) # (\U2|dp|AL|Selector12~2_combout ) ) ) )

	.dataa(!\U2|dp|AL|Add0~13_sumout ),
	.datab(!\U2|dp|AL|Add2~13_sumout ),
	.datac(!\U2|dp|AL|Selector12~1_combout ),
	.datad(!\U2|dp|AL|Selector12~2_combout ),
	.datae(!\U2|dp|AL|Equal6~1_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~3 .lut_mask = 64'hF0FFF5FFF3FFF7FF;
defparam \U2|dp|AL|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000804";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y42_N50
dffeas \U2|dp|IR|out[3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[3] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N15
cyclonev_lcell_comb \U2|dp|AL|Selector4~3 (
// Equation(s):
// \U2|dp|AL|Selector4~3_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|AL|Add2~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add2~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N18
cyclonev_lcell_comb \U2|dp|RF|Mux36~0 (
// Equation(s):
// \U2|dp|RF|Mux36~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & (((\U2|dp|RF|Mux4~0_combout )))) # (\U2|ctrl|RFHwrite~q  & (!\U2|ctrl|sel_aluout_rfin~q  & 
// (!\U2|ctrl|Pstate.exec1inp~q ))) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|RFHwrite~q  & \U2|dp|RF|Mux4~0_combout ) ) )

	.dataa(!\U2|ctrl|sel_aluout_rfin~q ),
	.datab(!\U2|ctrl|RFHwrite~q ),
	.datac(!\U2|ctrl|Pstate.exec1inp~q ),
	.datad(!\U2|dp|RF|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux36~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux36~0 .lut_mask = 64'h00CC00CC20EC20EC;
defparam \U2|dp|RF|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Selector4~4 (
// Equation(s):
// \U2|dp|AL|Selector4~4_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Add0~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N57
cyclonev_lcell_comb \U2|dp|AL|Selector4~5 (
// Equation(s):
// \U2|dp|AL|Selector4~5_combout  = ( \U2|dp|OpndBus[12]~15_combout  & ( (!\U2|dp|AL|Equal5~0_combout  & ((!\U2|dp|OpndBus[11]~14_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[11]~14_combout  & ((!\U2|dp|AL|Selector15~0_combout ))))) ) ) # ( 
// !\U2|dp|OpndBus[12]~15_combout  & ( (!\U2|dp|OpndBus[11]~14_combout  & (!\U2|dp|AL|Equal3~2_combout )) # (\U2|dp|OpndBus[11]~14_combout  & ((!\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[11]~14_combout ),
	.datac(!\U2|dp|AL|Equal5~0_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~5 .lut_mask = 64'hBB88BB88B080B080;
defparam \U2|dp|AL|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N15
cyclonev_lcell_comb \U2|dp|AL|Selector4~0 (
// Equation(s):
// \U2|dp|AL|Selector4~0_combout  = ( \U2|dp|AL|Mult0~19  & ( \U2|dp|AL|Selector4~5_combout  & ( (!\U2|dp|AL|Equal8~0_combout ) # (((!\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AcmpB~q )) # (\U2|ctrl|AandB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~19  & ( 
// \U2|dp|AL|Selector4~5_combout  ) )

	.dataa(!\U2|dp|AL|Equal8~0_combout ),
	.datab(!\U2|ctrl|AandB~q ),
	.datac(!\U2|ctrl|AcmpB~q ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~19 ),
	.dataf(!\U2|dp|AL|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~0 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N42
cyclonev_lcell_comb \U2|dp|RF|Mux36~1 (
// Equation(s):
// \U2|dp|RF|Mux36~1_combout  = ( \U2|dp|AL|Selector4~0_combout  & ( \U2|dp|AL|Selector4~1_combout  & ( (\U2|dp|RF|Mux36~0_combout ) # (\U2|dp|RF|Mux39~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector4~0_combout  & ( \U2|dp|AL|Selector4~1_combout  & ( 
// (\U2|dp|RF|Mux36~0_combout ) # (\U2|dp|RF|Mux39~0_combout ) ) ) ) # ( \U2|dp|AL|Selector4~0_combout  & ( !\U2|dp|AL|Selector4~1_combout  & ( ((\U2|dp|RF|Mux39~0_combout  & ((\U2|dp|AL|Selector4~4_combout ) # (\U2|dp|AL|Selector4~3_combout )))) # 
// (\U2|dp|RF|Mux36~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector4~0_combout  & ( !\U2|dp|AL|Selector4~1_combout  & ( (\U2|dp|RF|Mux36~0_combout ) # (\U2|dp|RF|Mux39~0_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux39~0_combout ),
	.datab(!\U2|dp|AL|Selector4~3_combout ),
	.datac(!\U2|dp|RF|Mux36~0_combout ),
	.datad(!\U2|dp|AL|Selector4~4_combout ),
	.datae(!\U2|dp|AL|Selector4~0_combout ),
	.dataf(!\U2|dp|AL|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux36~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux36~1 .lut_mask = 64'h5F5F1F5F5F5F5F5F;
defparam \U2|dp|RF|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N37
dffeas \U2|dp|RF|MemoryFileH[1][3] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileH[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileH[1][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileH[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N0
cyclonev_lcell_comb \U2|dp|RF|Mux4~0 (
// Equation(s):
// \U2|dp|RF|Mux4~0_combout  = ( \U2|dp|RF|MemoryFileH[0][3]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[2][3]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[3][3]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][3]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileH[2][3]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileH[3][3]~q )) ) ) ) # ( \U2|dp|RF|MemoryFileH[0][3]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFileH[1][3]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFileH[0][3]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFileH[1][3]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileH[1][3]~q ),
	.datab(!\U2|dp|RF|MemoryFileH[3][3]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFileH[2][3]~q ),
	.datae(!\U2|dp|RF|MemoryFileH[0][3]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux4~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux4~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \U2|dp|RF|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Selector4~1 (
// Equation(s):
// \U2|dp|AL|Selector4~1_combout  = ( \U2|dp|OpndBus[11]~14_combout  & ( \U2|dp|AL|Equal4~0_combout  & ( ((\U2|dp|RF|Mux4~0_combout  & ((\U2|dp|AL|Equal1~1_combout ) # (\U2|dp|AL|Selector12~0_combout )))) # (\U2|dp|OpndBus[10]~13_combout ) ) ) ) # ( 
// !\U2|dp|OpndBus[11]~14_combout  & ( \U2|dp|AL|Equal4~0_combout  & ( ((\U2|dp|AL|Selector12~0_combout  & \U2|dp|RF|Mux4~0_combout )) # (\U2|dp|OpndBus[10]~13_combout ) ) ) ) # ( \U2|dp|OpndBus[11]~14_combout  & ( !\U2|dp|AL|Equal4~0_combout  & ( 
// (\U2|dp|RF|Mux4~0_combout  & ((\U2|dp|AL|Equal1~1_combout ) # (\U2|dp|AL|Selector12~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[11]~14_combout  & ( !\U2|dp|AL|Equal4~0_combout  & ( (\U2|dp|AL|Selector12~0_combout  & \U2|dp|RF|Mux4~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Selector12~0_combout ),
	.datab(!\U2|dp|RF|Mux4~0_combout ),
	.datac(!\U2|dp|AL|Equal1~1_combout ),
	.datad(!\U2|dp|OpndBus[10]~13_combout ),
	.datae(!\U2|dp|OpndBus[11]~14_combout ),
	.dataf(!\U2|dp|AL|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~1 .lut_mask = 64'h1111131311FF13FF;
defparam \U2|dp|AL|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N6
cyclonev_lcell_comb \U2|dp|AL|Selector4~2 (
// Equation(s):
// \U2|dp|AL|Selector4~2_combout  = ( \U2|dp|AL|Add0~57_sumout  & ( \U2|dp|AL|Add2~57_sumout  & ( (((!\U2|dp|AL|Selector4~0_combout ) # (\U2|dp|AL|Equal6~1_combout )) # (\U2|dp|AL|Selector4~1_combout )) # (\U2|dp|AL|Equal7~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~57_sumout  & ( \U2|dp|AL|Add2~57_sumout  & ( ((!\U2|dp|AL|Selector4~0_combout ) # (\U2|dp|AL|Selector4~1_combout )) # (\U2|dp|AL|Equal7~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~57_sumout  & ( !\U2|dp|AL|Add2~57_sumout  & ( 
// ((!\U2|dp|AL|Selector4~0_combout ) # (\U2|dp|AL|Equal6~1_combout )) # (\U2|dp|AL|Selector4~1_combout ) ) ) ) # ( !\U2|dp|AL|Add0~57_sumout  & ( !\U2|dp|AL|Add2~57_sumout  & ( (!\U2|dp|AL|Selector4~0_combout ) # (\U2|dp|AL|Selector4~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Selector4~1_combout ),
	.datac(!\U2|dp|AL|Equal6~1_combout ),
	.datad(!\U2|dp|AL|Selector4~0_combout ),
	.datae(!\U2|dp|AL|Add0~57_sumout ),
	.dataf(!\U2|dp|AL|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~2 .lut_mask = 64'hFF33FF3FFF77FF7F;
defparam \U2|dp|AL|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000703";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h3050305F3F503F5F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N3
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y45_N5
dffeas \U2|dp|IR|out[11] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[11] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N0
cyclonev_lcell_comb \U2|dp|RF|Mux14~0 (
// Equation(s):
// \U2|dp|RF|Mux14~0_combout  = ( \U2|dp|RF|MemoryFileL[0][1]~q  & ( \U2|dp|RF|MemoryFileL[1][1]~q  & ( (!\U2|dp|IR|out [11]) # ((!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[2][1]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[3][1]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[0][1]~q  & ( \U2|dp|RF|MemoryFileL[1][1]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFileL[2][1]~q ))) # (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11]) # ((\U2|dp|RF|MemoryFileL[3][1]~q )))) ) ) ) # ( 
// \U2|dp|RF|MemoryFileL[0][1]~q  & ( !\U2|dp|RF|MemoryFileL[1][1]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11]) # ((\U2|dp|RF|MemoryFileL[2][1]~q )))) # (\U2|dp|IR|out [10] & (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFileL[3][1]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFileL[0][1]~q  & ( !\U2|dp|RF|MemoryFileL[1][1]~q  & ( (\U2|dp|IR|out [11] & ((!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[2][1]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[3][1]~q ))))) ) ) )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(!\U2|dp|IR|out [11]),
	.datac(!\U2|dp|RF|MemoryFileL[2][1]~q ),
	.datad(!\U2|dp|RF|MemoryFileL[3][1]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[0][1]~q ),
	.dataf(!\U2|dp|RF|MemoryFileL[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux14~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux14~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \U2|dp|RF|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N21
cyclonev_lcell_comb \U2|dp|AL|Selector13~3 (
// Equation(s):
// \U2|dp|AL|Selector13~3_combout  = ( !\U2|dp|IR|out [2] & ( \U2|dp|RF|Mux29~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|AL|Equal3~1_combout  & (\U2|dp|AL|Equal1~0_combout  & \U2|dp|AL|Equal3~0_combout ))) ) ) ) # ( \U2|dp|IR|out [2] & ( 
// !\U2|dp|RF|Mux29~0_combout  & ( (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|AL|Equal3~1_combout  & (\U2|dp|AL|Equal1~0_combout  & \U2|dp|AL|Equal3~0_combout ))) ) ) ) # ( !\U2|dp|IR|out [2] & ( !\U2|dp|RF|Mux29~0_combout  & ( (\U2|dp|AL|Equal3~1_combout  & 
// (\U2|dp|AL|Equal1~0_combout  & \U2|dp|AL|Equal3~0_combout )) ) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|AL|Equal3~1_combout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Equal3~0_combout ),
	.datae(!\U2|dp|IR|out [2]),
	.dataf(!\U2|dp|RF|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~3 .lut_mask = 64'h0003000100020000;
defparam \U2|dp|AL|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N0
cyclonev_lcell_comb \U2|dp|AL|Selector13~4 (
// Equation(s):
// \U2|dp|AL|Selector13~4_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( (!\U2|dp|AL|Selector13~3_combout  & (!\U2|dp|OpndBus[1]~1_combout  & ((!\U2|dp|OpndBus[3]~4_combout ) # (!\U2|dp|AL|Equal5~0_combout )))) ) ) # ( !\U2|dp|AL|Equal4~0_combout  & ( 
// (!\U2|dp|AL|Selector13~3_combout  & ((!\U2|dp|OpndBus[3]~4_combout ) # (!\U2|dp|AL|Equal5~0_combout ))) ) )

	.dataa(!\U2|dp|OpndBus[3]~4_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|AL|Selector13~3_combout ),
	.datad(!\U2|dp|OpndBus[1]~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~4 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \U2|dp|AL|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N45
cyclonev_lcell_comb \U2|dp|AL|Selector13~0 (
// Equation(s):
// \U2|dp|AL|Selector13~0_combout  = ( \U2|dp|AL|Mult0~10  & ( \U2|dp|AL|Selector13~4_combout  & ( (!\U2|dp|AL|Equal7~0_combout ) # (((!\U2|dp|AL|Equal8~0_combout ) # (\U2|ctrl|AandB~q )) # (\U2|ctrl|AcmpB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~10  & ( 
// \U2|dp|AL|Selector13~4_combout  ) )

	.dataa(!\U2|dp|AL|Equal7~0_combout ),
	.datab(!\U2|ctrl|AcmpB~q ),
	.datac(!\U2|ctrl|AandB~q ),
	.datad(!\U2|dp|AL|Equal8~0_combout ),
	.datae(!\U2|dp|AL|Mult0~10 ),
	.dataf(!\U2|dp|AL|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~0 .lut_mask = 64'h00000000FFFFFFBF;
defparam \U2|dp|AL|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N33
cyclonev_lcell_comb \U2|dp|AL|Selector13~1 (
// Equation(s):
// \U2|dp|AL|Selector13~1_combout  = ( \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|OpndBus[2]~3_combout  & \U2|dp|AL|Selector15~0_combout )) # (\U2|dp|RF|Mux13~0_combout ) ) ) # ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[2]~3_combout  & 
// (((\U2|dp|AL|Equal1~1_combout  & \U2|dp|RF|Mux13~0_combout )) # (\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal1~1_combout ),
	.datab(!\U2|dp|RF|Mux13~0_combout ),
	.datac(!\U2|dp|OpndBus[2]~3_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~1 .lut_mask = 64'h010F010F333F333F;
defparam \U2|dp|AL|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N0
cyclonev_lcell_comb \U2|dp|AL|Selector13~2 (
// Equation(s):
// \U2|dp|AL|Selector13~2_combout  = ( \U2|dp|AL|Selector13~1_combout  & ( \U2|dp|AL|Equal6~1_combout  ) ) # ( !\U2|dp|AL|Selector13~1_combout  & ( \U2|dp|AL|Equal6~1_combout  & ( (!\U2|dp|AL|Selector13~0_combout ) # (((\U2|dp|AL|Add2~9_sumout  & 
// \U2|dp|AL|Equal7~1_combout )) # (\U2|dp|AL|Add0~9_sumout )) ) ) ) # ( \U2|dp|AL|Selector13~1_combout  & ( !\U2|dp|AL|Equal6~1_combout  ) ) # ( !\U2|dp|AL|Selector13~1_combout  & ( !\U2|dp|AL|Equal6~1_combout  & ( (!\U2|dp|AL|Selector13~0_combout ) # 
// ((\U2|dp|AL|Add2~9_sumout  & \U2|dp|AL|Equal7~1_combout )) ) ) )

	.dataa(!\U2|dp|AL|Selector13~0_combout ),
	.datab(!\U2|dp|AL|Add2~9_sumout ),
	.datac(!\U2|dp|AL|Equal7~1_combout ),
	.datad(!\U2|dp|AL|Add0~9_sumout ),
	.datae(!\U2|dp|AL|Selector13~1_combout ),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~2 .lut_mask = 64'hABABFFFFABFFFFFF;
defparam \U2|dp|AL|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout )) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout )) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N9
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N11
dffeas \U2|dp|IR|out[2] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[2] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Selector5~2 (
// Equation(s):
// \U2|dp|AL|Selector5~2_combout  = ( \U2|dp|AL|Selector5~0_combout  & ( \U2|dp|AL|Equal6~1_combout  & ( (((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~53_sumout )) # (\U2|dp|AL|Add0~53_sumout )) # (\U2|dp|AL|Selector5~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Selector5~0_combout  & ( \U2|dp|AL|Equal6~1_combout  ) ) # ( \U2|dp|AL|Selector5~0_combout  & ( !\U2|dp|AL|Equal6~1_combout  & ( ((\U2|dp|AL|Equal7~1_combout  & \U2|dp|AL|Add2~53_sumout )) # (\U2|dp|AL|Selector5~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Selector5~0_combout  & ( !\U2|dp|AL|Equal6~1_combout  ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Add2~53_sumout ),
	.datac(!\U2|dp|AL|Selector5~1_combout ),
	.datad(!\U2|dp|AL|Add0~53_sumout ),
	.datae(!\U2|dp|AL|Selector5~0_combout ),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~2 .lut_mask = 64'hFFFF1F1FFFFF1FFF;
defparam \U2|dp|AL|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FF0";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout )))

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h5353535353535353;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N2
dffeas \U2|dp|IR|out[10] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[10] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N45
cyclonev_lcell_comb \U2|ctrl|Selector16~0 (
// Equation(s):
// \U2|ctrl|Selector16~0_combout  = ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [10] & (!\U2|dp|IR|out [11] & \U2|dp|IR|out [8])) ) ) # ( !\U2|dp|IR|out [9] & ( (\U2|dp|IR|out [10] & (!\U2|dp|SR|Zout~DUPLICATE_q  & (!\U2|dp|IR|out [11] & !\U2|dp|IR|out [8]))) ) 
// )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(!\U2|dp|SR|Zout~DUPLICATE_q ),
	.datac(!\U2|dp|IR|out [11]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~0 .extended_lut = "off";
defparam \U2|ctrl|Selector16~0 .lut_mask = 64'h4000400000A000A0;
defparam \U2|ctrl|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N57
cyclonev_lcell_comb \U2|ctrl|Selector16~1 (
// Equation(s):
// \U2|ctrl|Selector16~1_combout  = ( \U2|dp|IR|out [12] & ( !\U2|dp|IR|out [13] ) ) # ( !\U2|dp|IR|out [12] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [13] & !\U2|ctrl|Selector16~0_combout )) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|ctrl|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~1 .extended_lut = "off";
defparam \U2|ctrl|Selector16~1 .lut_mask = 64'h80808080CCCCCCCC;
defparam \U2|ctrl|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N36
cyclonev_lcell_comb \U2|ctrl|Selector16~5 (
// Equation(s):
// \U2|ctrl|Selector16~5_combout  = ( !\U2|ctrl|Selector2~0_combout  & ( !\U2|ctrl|Selector0~0_combout  & ( (!\U2|ctrl|Selector16~2_combout  & (\U2|ctrl|Selector1~1_combout  & ((!\U2|ctrl|Selector16~4_combout ) # (\U2|ctrl|Selector16~1_combout )))) ) ) )

	.dataa(!\U2|ctrl|Selector16~2_combout ),
	.datab(!\U2|ctrl|Selector16~4_combout ),
	.datac(!\U2|ctrl|Selector1~1_combout ),
	.datad(!\U2|ctrl|Selector16~1_combout ),
	.datae(!\U2|ctrl|Selector2~0_combout ),
	.dataf(!\U2|ctrl|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~5 .extended_lut = "off";
defparam \U2|ctrl|Selector16~5 .lut_mask = 64'h080A000000000000;
defparam \U2|ctrl|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N38
dffeas \U2|ctrl|PCplus1 (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|PCplus1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|PCplus1 .is_wysiwyg = "true";
defparam \U2|ctrl|PCplus1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N21
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~3 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~3_combout  = ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|PCplusI~q  & (!\U2|ctrl|RplusI~q  & !\U2|ctrl|ResetPC~q ))) ) ) # ( !\U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplusI~q  & ((!\U2|ctrl|PCplus1~q  & 
// (!\U2|ctrl|RplusI~q  $ (!\U2|ctrl|ResetPC~q ))) # (\U2|ctrl|PCplus1~q  & (!\U2|ctrl|RplusI~q  & !\U2|ctrl|ResetPC~q )))) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|RplusI~q ),
	.datad(!\U2|ctrl|ResetPC~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~3 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~3 .lut_mask = 64'h4880488080008000;
defparam \U2|dp|AU|AL|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~1_combout  = ( \U2|dp|AU|AL|Selector15~0_combout  & ( \U2|dp|RF|Mux31~0_combout  & ( (\U2|dp|IR|out [0]) # (\U2|dp|AU|AL|Selector3~1_combout ) ) ) ) # ( !\U2|dp|AU|AL|Selector15~0_combout  & ( \U2|dp|RF|Mux31~0_combout  & ( 
// (!\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|AU|AL|Add1~13_sumout ))) # (\U2|dp|AU|AL|Selector3~1_combout  & (\U2|dp|RF|Mux15~0_combout )) ) ) ) # ( \U2|dp|AU|AL|Selector15~0_combout  & ( !\U2|dp|RF|Mux31~0_combout  & ( 
// (!\U2|dp|AU|AL|Selector3~1_combout  & \U2|dp|IR|out [0]) ) ) ) # ( !\U2|dp|AU|AL|Selector15~0_combout  & ( !\U2|dp|RF|Mux31~0_combout  & ( (!\U2|dp|AU|AL|Selector3~1_combout  & ((\U2|dp|AU|AL|Add1~13_sumout ))) # (\U2|dp|AU|AL|Selector3~1_combout  & 
// (\U2|dp|RF|Mux15~0_combout )) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~1_combout ),
	.datab(!\U2|dp|IR|out [0]),
	.datac(!\U2|dp|RF|Mux15~0_combout ),
	.datad(!\U2|dp|AU|AL|Add1~13_sumout ),
	.datae(!\U2|dp|AU|AL|Selector15~0_combout ),
	.dataf(!\U2|dp|RF|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~1 .lut_mask = 64'h05AF222205AF7777;
defparam \U2|dp|AU|AL|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~4 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~4_combout  = ( \U2|dp|AU|AL|Selector15~1_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((!\U2|dp|AU|AL|Selector15~2_combout  & ((\U2|dp|AU|PC|out [0]))) # (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~13_sumout 
// )))) # (\U2|dp|AU|AL|Selector15~3_combout  & (!\U2|dp|AU|AL|Selector15~2_combout )) ) ) # ( !\U2|dp|AU|AL|Selector15~1_combout  & ( (!\U2|dp|AU|AL|Selector15~3_combout  & ((!\U2|dp|AU|AL|Selector15~2_combout  & ((\U2|dp|AU|PC|out [0]))) # 
// (\U2|dp|AU|AL|Selector15~2_combout  & (\U2|dp|AU|AL|Add0~13_sumout )))) ) )

	.dataa(!\U2|dp|AU|AL|Selector15~3_combout ),
	.datab(!\U2|dp|AU|AL|Selector15~2_combout ),
	.datac(!\U2|dp|AU|AL|Add0~13_sumout ),
	.datad(!\U2|dp|AU|PC|out [0]),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~4 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~4 .lut_mask = 64'h028A028A46CE46CE;
defparam \U2|dp|AU|AL|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h220A770A225F775F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout  & 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y42_N2
dffeas \U2|dp|IR|out[0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[0] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N12
cyclonev_lcell_comb \U2|dp|AL|Selector7~3 (
// Equation(s):
// \U2|dp|AL|Selector7~3_combout  = ( \U2|dp|AL|Selector7~1_combout  & ( \U2|dp|AL|Add0~41_sumout  & ( (((\U2|dp|AL|Add2~41_sumout  & \U2|dp|AL|Equal7~1_combout )) # (\U2|dp|AL|Equal6~1_combout )) # (\U2|dp|AL|Selector7~2_combout ) ) ) ) # ( 
// !\U2|dp|AL|Selector7~1_combout  & ( \U2|dp|AL|Add0~41_sumout  ) ) # ( \U2|dp|AL|Selector7~1_combout  & ( !\U2|dp|AL|Add0~41_sumout  & ( ((\U2|dp|AL|Add2~41_sumout  & \U2|dp|AL|Equal7~1_combout )) # (\U2|dp|AL|Selector7~2_combout ) ) ) ) # ( 
// !\U2|dp|AL|Selector7~1_combout  & ( !\U2|dp|AL|Add0~41_sumout  ) )

	.dataa(!\U2|dp|AL|Add2~41_sumout ),
	.datab(!\U2|dp|AL|Equal7~1_combout ),
	.datac(!\U2|dp|AL|Selector7~2_combout ),
	.datad(!\U2|dp|AL|Equal6~1_combout ),
	.datae(!\U2|dp|AL|Selector7~1_combout ),
	.dataf(!\U2|dp|AL|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~3 .lut_mask = 64'hFFFF1F1FFFFF1FFF;
defparam \U2|dp|AL|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EA";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h330F0055330FFF55;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout )) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout )) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h3355000F3355FF0F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N2
dffeas \U2|dp|IR|out[8] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[8] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N36
cyclonev_lcell_comb \U2|ctrl|Decoder1~1 (
// Equation(s):
// \U2|ctrl|Decoder1~1_combout  = ( !\U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder1~1 .extended_lut = "off";
defparam \U2|ctrl|Decoder1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \U2|ctrl|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N51
cyclonev_lcell_comb \U2|ctrl|Selector17~2 (
// Equation(s):
// \U2|ctrl|Selector17~2_combout  = ( \ExternalReset~input_o  & ( \U2|ctrl|Decoder1~1_combout  & ( ((!\U2|ctrl|RFHwrite~2_combout  & (\U2|ctrl|Selector17~1_combout )) # (\U2|ctrl|RFHwrite~2_combout  & ((\U1|memDataReady~q )))) # (\U2|ctrl|RFHwrite~0_combout 
// ) ) ) ) # ( !\ExternalReset~input_o  & ( \U2|ctrl|Decoder1~1_combout  & ( (!\U2|ctrl|RFHwrite~2_combout  & ((\U2|ctrl|RFHwrite~0_combout ) # (\U2|ctrl|Selector17~1_combout ))) ) ) ) # ( \ExternalReset~input_o  & ( !\U2|ctrl|Decoder1~1_combout  & ( 
// (!\U2|ctrl|RFHwrite~2_combout  & (\U2|ctrl|Selector17~1_combout  & (!\U2|ctrl|RFHwrite~0_combout ))) # (\U2|ctrl|RFHwrite~2_combout  & (((\U1|memDataReady~q ) # (\U2|ctrl|RFHwrite~0_combout )))) ) ) ) # ( !\ExternalReset~input_o  & ( 
// !\U2|ctrl|Decoder1~1_combout  & ( (!\U2|ctrl|RFHwrite~2_combout  & (\U2|ctrl|Selector17~1_combout  & !\U2|ctrl|RFHwrite~0_combout )) ) ) )

	.dataa(!\U2|ctrl|RFHwrite~2_combout ),
	.datab(!\U2|ctrl|Selector17~1_combout ),
	.datac(!\U2|ctrl|RFHwrite~0_combout ),
	.datad(!\U1|memDataReady~q ),
	.datae(!\ExternalReset~input_o ),
	.dataf(!\U2|ctrl|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~2 .extended_lut = "off";
defparam \U2|ctrl|Selector17~2 .lut_mask = 64'h202025752A2A2F7F;
defparam \U2|ctrl|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N53
dffeas \U2|ctrl|RFLwrite (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|RFLwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|RFLwrite .is_wysiwyg = "true";
defparam \U2|ctrl|RFLwrite .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N39
cyclonev_lcell_comb \U2|dp|RF|Mux71~1 (
// Equation(s):
// \U2|dp|RF|Mux71~1_combout  = ( \U2|ctrl|RFLwrite~q  & ( !\U2|ctrl|sel_aluout_rfin~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|ctrl|sel_aluout_rfin~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RFLwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux71~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux71~1 .extended_lut = "off";
defparam \U2|dp|RF|Mux71~1 .lut_mask = 64'h00000000FF00FF00;
defparam \U2|dp|RF|Mux71~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y44_N4
dffeas \IO_datain[0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|ReadIO~q ),
	.sload(vcc),
	.ena(\IO_datain[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[0] .is_wysiwyg = "true";
defparam \IO_datain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N36
cyclonev_lcell_comb \U2|dp|RF|Mux71~2 (
// Equation(s):
// \U2|dp|RF|Mux71~2_combout  = ( \U2|dp|RF|Mux15~0_combout  & ( IO_datain[0] & ( (!\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout )) # (\U2|dp|AL|Selector15~4_combout ))) # (\U2|dp|RF|Mux71~1_combout  & 
// (((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ) # (\U2|dp|RF|Mux71~0_combout )))) ) ) ) # ( !\U2|dp|RF|Mux15~0_combout  & ( IO_datain[0] & ( (!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|AL|Selector15~4_combout  & 
// (\U2|dp|RF|Mux71~0_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ) # (\U2|dp|RF|Mux71~0_combout )))) ) ) ) # ( \U2|dp|RF|Mux15~0_combout  & ( !IO_datain[0] & ( 
// (!\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout )) # (\U2|dp|AL|Selector15~4_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout  & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout )))) 
// ) ) ) # ( !\U2|dp|RF|Mux15~0_combout  & ( !IO_datain[0] & ( (!\U2|dp|RF|Mux71~1_combout  & (\U2|dp|AL|Selector15~4_combout  & (\U2|dp|RF|Mux71~0_combout ))) # (\U2|dp|RF|Mux71~1_combout  & (((!\U2|dp|RF|Mux71~0_combout  & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Selector15~4_combout ),
	.datab(!\U2|dp|RF|Mux71~1_combout ),
	.datac(!\U2|dp|RF|Mux71~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datae(!\U2|dp|RF|Mux15~0_combout ),
	.dataf(!IO_datain[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux71~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux71~2 .extended_lut = "off";
defparam \U2|dp|RF|Mux71~2 .lut_mask = 64'h0434C4F40737C7F7;
defparam \U2|dp|RF|Mux71~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y44_N38
dffeas \U2|dp|RF|MemoryFileL[2][0] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|Mux71~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFileL[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFileL[2][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFileL[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N30
cyclonev_lcell_comb \U2|dp|RF|Mux15~0 (
// Equation(s):
// \U2|dp|RF|Mux15~0_combout  = ( \U2|dp|RF|MemoryFileL[1][0]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[2][0]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[3][0]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][0]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFileL[2][0]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFileL[3][0]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFileL[1][0]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFileL[0][0]~q ) # 
// (\U2|dp|IR|out [10]) ) ) ) # ( !\U2|dp|RF|MemoryFileL[1][0]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFileL[0][0]~q ) ) ) )

	.dataa(!\U2|dp|RF|MemoryFileL[2][0]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFileL[3][0]~q ),
	.datad(!\U2|dp|RF|MemoryFileL[0][0]~q ),
	.datae(!\U2|dp|RF|MemoryFileL[1][0]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux15~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux15~0 .lut_mask = 64'h00CC33FF47474747;
defparam \U2|dp|RF|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N18
cyclonev_lcell_comb \U2|dp|AL|Selector14~3 (
// Equation(s):
// \U2|dp|AL|Selector14~3_combout  = ( !\U2|dp|IR|out [1] & ( \U2|dp|RF|Mux30~0_combout  & ( (!\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|AL|Equal3~1_combout  & (\U2|dp|AL|Equal3~0_combout  & \U2|dp|AL|Equal1~0_combout ))) ) ) ) # ( \U2|dp|IR|out [1] & ( 
// !\U2|dp|RF|Mux30~0_combout  & ( (\U2|ctrl|RFright_on_OpndBus~q  & (\U2|dp|AL|Equal3~1_combout  & (\U2|dp|AL|Equal3~0_combout  & \U2|dp|AL|Equal1~0_combout ))) ) ) ) # ( !\U2|dp|IR|out [1] & ( !\U2|dp|RF|Mux30~0_combout  & ( (\U2|dp|AL|Equal3~1_combout  & 
// (\U2|dp|AL|Equal3~0_combout  & \U2|dp|AL|Equal1~0_combout )) ) ) )

	.dataa(!\U2|ctrl|RFright_on_OpndBus~q ),
	.datab(!\U2|dp|AL|Equal3~1_combout ),
	.datac(!\U2|dp|AL|Equal3~0_combout ),
	.datad(!\U2|dp|AL|Equal1~0_combout ),
	.datae(!\U2|dp|IR|out [1]),
	.dataf(!\U2|dp|RF|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~3 .lut_mask = 64'h0003000100020000;
defparam \U2|dp|AL|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N24
cyclonev_lcell_comb \U2|dp|AL|Selector14~4 (
// Equation(s):
// \U2|dp|AL|Selector14~4_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( \U2|dp|OpndBus[2]~3_combout  & ( (!\U2|dp|OpndBus[0]~2_combout  & (!\U2|dp|AL|Selector14~3_combout  & !\U2|dp|AL|Equal5~0_combout )) ) ) ) # ( !\U2|dp|AL|Equal4~0_combout  & ( 
// \U2|dp|OpndBus[2]~3_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & !\U2|dp|AL|Equal5~0_combout ) ) ) ) # ( \U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|OpndBus[2]~3_combout  & ( (!\U2|dp|OpndBus[0]~2_combout  & !\U2|dp|AL|Selector14~3_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|OpndBus[2]~3_combout  & ( !\U2|dp|AL|Selector14~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|OpndBus[0]~2_combout ),
	.datac(!\U2|dp|AL|Selector14~3_combout ),
	.datad(!\U2|dp|AL|Equal5~0_combout ),
	.datae(!\U2|dp|AL|Equal4~0_combout ),
	.dataf(!\U2|dp|OpndBus[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~4 .lut_mask = 64'hF0F0C0C0F000C000;
defparam \U2|dp|AL|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N42
cyclonev_lcell_comb \U2|dp|AL|Selector14~0 (
// Equation(s):
// \U2|dp|AL|Selector14~0_combout  = ( \U2|dp|AL|Mult0~9  & ( \U2|dp|AL|Selector14~4_combout  & ( (!\U2|dp|AL|Equal7~0_combout ) # (((!\U2|dp|AL|Equal8~0_combout ) # (\U2|ctrl|AandB~q )) # (\U2|ctrl|AcmpB~q )) ) ) ) # ( !\U2|dp|AL|Mult0~9  & ( 
// \U2|dp|AL|Selector14~4_combout  ) )

	.dataa(!\U2|dp|AL|Equal7~0_combout ),
	.datab(!\U2|ctrl|AcmpB~q ),
	.datac(!\U2|dp|AL|Equal8~0_combout ),
	.datad(!\U2|ctrl|AandB~q ),
	.datae(!\U2|dp|AL|Mult0~9 ),
	.dataf(!\U2|dp|AL|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~0 .lut_mask = 64'h00000000FFFFFBFF;
defparam \U2|dp|AL|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N6
cyclonev_lcell_comb \U2|dp|AL|Selector14~1 (
// Equation(s):
// \U2|dp|AL|Selector14~1_combout  = ( \U2|dp|AL|Selector12~0_combout  & ( ((\U2|dp|OpndBus[1]~1_combout  & \U2|dp|AL|Selector15~0_combout )) # (\U2|dp|RF|Mux14~0_combout ) ) ) # ( !\U2|dp|AL|Selector12~0_combout  & ( (\U2|dp|OpndBus[1]~1_combout  & 
// (((\U2|dp|RF|Mux14~0_combout  & \U2|dp|AL|Equal1~1_combout )) # (\U2|dp|AL|Selector15~0_combout ))) ) )

	.dataa(!\U2|dp|RF|Mux14~0_combout ),
	.datab(!\U2|dp|OpndBus[1]~1_combout ),
	.datac(!\U2|dp|AL|Equal1~1_combout ),
	.datad(!\U2|dp|AL|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~1 .lut_mask = 64'h0133013355775577;
defparam \U2|dp|AL|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N36
cyclonev_lcell_comb \U2|dp|AL|Selector14~2 (
// Equation(s):
// \U2|dp|AL|Selector14~2_combout  = ( \U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector14~0_combout ) # (((\U2|dp|AL|Add0~5_sumout ) # (\U2|dp|AL|Add2~5_sumout )) # (\U2|dp|AL|Selector14~1_combout )) ) ) ) # ( 
// !\U2|dp|AL|Equal6~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector14~0_combout ) # ((\U2|dp|AL|Add2~5_sumout ) # (\U2|dp|AL|Selector14~1_combout )) ) ) ) # ( \U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( 
// (!\U2|dp|AL|Selector14~0_combout ) # ((\U2|dp|AL|Add0~5_sumout ) # (\U2|dp|AL|Selector14~1_combout )) ) ) ) # ( !\U2|dp|AL|Equal6~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|AL|Selector14~0_combout ) # (\U2|dp|AL|Selector14~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Selector14~0_combout ),
	.datab(!\U2|dp|AL|Selector14~1_combout ),
	.datac(!\U2|dp|AL|Add2~5_sumout ),
	.datad(!\U2|dp|AL|Add0~5_sumout ),
	.datae(!\U2|dp|AL|Equal6~1_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~2 .lut_mask = 64'hBBBBBBFFBFBFBFFF;
defparam \U2|dp|AL|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006840";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout )) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout )) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h3535000F3535F0FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N8
dffeas \U2|dp|IR|out[1] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[1] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N30
cyclonev_lcell_comb \U2|dp|AL|Selector6~2 (
// Equation(s):
// \U2|dp|AL|Selector6~2_combout  = ( \U2|dp|AL|Add2~49_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( (((!\U2|dp|AL|Selector6~0_combout ) # (\U2|dp|AL|Selector6~1_combout )) # (\U2|dp|AL|Add0~49_sumout )) # (\U2|dp|AL|Equal7~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add2~49_sumout  & ( \U2|dp|AL|Equal6~1_combout  & ( ((!\U2|dp|AL|Selector6~0_combout ) # (\U2|dp|AL|Selector6~1_combout )) # (\U2|dp|AL|Add0~49_sumout ) ) ) ) # ( \U2|dp|AL|Add2~49_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( 
// ((!\U2|dp|AL|Selector6~0_combout ) # (\U2|dp|AL|Selector6~1_combout )) # (\U2|dp|AL|Equal7~1_combout ) ) ) ) # ( !\U2|dp|AL|Add2~49_sumout  & ( !\U2|dp|AL|Equal6~1_combout  & ( (!\U2|dp|AL|Selector6~0_combout ) # (\U2|dp|AL|Selector6~1_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Add0~49_sumout ),
	.datac(!\U2|dp|AL|Selector6~1_combout ),
	.datad(!\U2|dp|AL|Selector6~0_combout ),
	.datae(!\U2|dp|AL|Add2~49_sumout ),
	.dataf(!\U2|dp|AL|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~2 .lut_mask = 64'hFF0FFF5FFF3FFF7F;
defparam \U2|dp|AL|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout )) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout )) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005400";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h330F5500330F55FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N8
dffeas \U2|dp|IR|out[9] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[9] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N3
cyclonev_lcell_comb \U2|ctrl|B15to0~0 (
// Equation(s):
// \U2|ctrl|B15to0~0_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [13] & !\U2|dp|IR|out [9])) ) ) # ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14]) # (!\U2|dp|IR|out [13]) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [13]),
	.datad(!\U2|dp|IR|out [9]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|B15to0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|B15to0~0 .extended_lut = "off";
defparam \U2|ctrl|B15to0~0 .lut_mask = 64'hFAFAFAFA05000500;
defparam \U2|ctrl|B15to0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N9
cyclonev_lcell_comb \U2|ctrl|B15to0~1 (
// Equation(s):
// \U2|ctrl|B15to0~1_combout  = ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.memread~q  & (\ExternalReset~input_o  & (\U2|dp|IR|out [12] & \U2|ctrl|B15to0~0_combout ))) ) )

	.dataa(!\U2|ctrl|Pstate.memread~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|B15to0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|B15to0~1 .extended_lut = "off";
defparam \U2|ctrl|B15to0~1 .lut_mask = 64'h0000000000010001;
defparam \U2|ctrl|B15to0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N11
dffeas \U2|ctrl|B15to0 (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|B15to0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|B15to0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|B15to0 .is_wysiwyg = "true";
defparam \U2|ctrl|B15to0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N12
cyclonev_lcell_comb \U2|dp|AL|Equal1~0 (
// Equation(s):
// \U2|dp|AL|Equal1~0_combout  = ( !\U2|ctrl|B15to0~q  & ( !\U2|ctrl|AorB~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|AorB~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|B15to0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal1~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \U2|dp|AL|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N15
cyclonev_lcell_comb \U2|dp|AL|Equal6~1 (
// Equation(s):
// \U2|dp|AL|Equal6~1_combout  = ( \U2|dp|AL|Equal1~0_combout  & ( (\U2|dp|AL|Equal6~0_combout  & (\U2|dp|AL|Equal1~2_combout  & \U2|ctrl|AaddB~q )) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Equal1~2_combout ),
	.datac(!\U2|ctrl|AaddB~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal6~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal6~1 .lut_mask = 64'h0000000001010101;
defparam \U2|dp|AL|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N0
cyclonev_lcell_comb \U2|dp|AL|Selector0~5 (
// Equation(s):
// \U2|dp|AL|Selector0~5_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|AL|Add0~33_sumout  & ( ((!\U2|dp|AL|Selector0~3_combout ) # ((\U2|dp|AL|Selector0~4_combout ) # (\U2|dp|AL|Add2~33_sumout ))) # (\U2|dp|AL|Equal6~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal7~1_combout  & ( \U2|dp|AL|Add0~33_sumout  & ( ((!\U2|dp|AL|Selector0~3_combout ) # (\U2|dp|AL|Selector0~4_combout )) # (\U2|dp|AL|Equal6~1_combout ) ) ) ) # ( \U2|dp|AL|Equal7~1_combout  & ( !\U2|dp|AL|Add0~33_sumout  & ( 
// (!\U2|dp|AL|Selector0~3_combout ) # ((\U2|dp|AL|Selector0~4_combout ) # (\U2|dp|AL|Add2~33_sumout )) ) ) ) # ( !\U2|dp|AL|Equal7~1_combout  & ( !\U2|dp|AL|Add0~33_sumout  & ( (!\U2|dp|AL|Selector0~3_combout ) # (\U2|dp|AL|Selector0~4_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal6~1_combout ),
	.datab(!\U2|dp|AL|Selector0~3_combout ),
	.datac(!\U2|dp|AL|Add2~33_sumout ),
	.datad(!\U2|dp|AL|Selector0~4_combout ),
	.datae(!\U2|dp|AL|Equal7~1_combout ),
	.dataf(!\U2|dp|AL|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~5 .lut_mask = 64'hCCFFCFFFDDFFDFFF;
defparam \U2|dp|AL|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057BF";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h3050305F3F503F5F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~5_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & 
// ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y45_N50
dffeas \U2|dp|IR|out[15] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[15] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N42
cyclonev_lcell_comb \U2|ctrl|Nstate.incpc~0 (
// Equation(s):
// \U2|ctrl|Nstate.incpc~0_combout  = ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [13] & !\U2|dp|IR|out [14]) ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|dp|IR|out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.incpc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.incpc~0 .extended_lut = "off";
defparam \U2|ctrl|Nstate.incpc~0 .lut_mask = 64'h3030303000000000;
defparam \U2|ctrl|Nstate.incpc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N42
cyclonev_lcell_comb \U2|ctrl|Selector16~2 (
// Equation(s):
// \U2|ctrl|Selector16~2_combout  = ( !\U1|memDataReady~q  & ( \U2|dp|IR|out [12] & ( (\U2|ctrl|Pstate.exec1lda~q  & \ExternalReset~input_o ) ) ) ) # ( !\U1|memDataReady~q  & ( !\U2|dp|IR|out [12] & ( (\ExternalReset~input_o  & 
// (((\U2|ctrl|Nstate.incpc~0_combout  & \U2|ctrl|Pstate.exec1~q )) # (\U2|ctrl|Pstate.exec1lda~q ))) ) ) )

	.dataa(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datab(!\U2|ctrl|Pstate.exec1lda~q ),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\ExternalReset~input_o ),
	.datae(!\U1|memDataReady~q ),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~2 .extended_lut = "off";
defparam \U2|ctrl|Selector16~2 .lut_mask = 64'h0037000000330000;
defparam \U2|ctrl|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N48
cyclonev_lcell_comb \U2|ctrl|Selector1~2 (
// Equation(s):
// \U2|ctrl|Selector1~2_combout  = ( \U2|ctrl|Pstate.reset~q  & ( \U2|ctrl|WideOr0~0_combout  & ( (!\U2|ctrl|Pstate.exec1inp~q  & ((!\U2|ctrl|Pstate.exec1lda~q ) # (!\U1|memDataReady~q ))) ) ) ) # ( \U2|ctrl|Pstate.reset~q  & ( !\U2|ctrl|WideOr0~0_combout  & 
// ( (!\U2|ctrl|Pstate.exec1inp~q  & (!\U2|ctrl|Pstate.exec1~q  & ((!\U2|ctrl|Pstate.exec1lda~q ) # (!\U1|memDataReady~q )))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1inp~q ),
	.datab(!\U2|ctrl|Pstate.exec1lda~q ),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\U1|memDataReady~q ),
	.datae(!\U2|ctrl|Pstate.reset~q ),
	.dataf(!\U2|ctrl|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector1~2 .extended_lut = "off";
defparam \U2|ctrl|Selector1~2 .lut_mask = 64'h0000A0800000AA88;
defparam \U2|ctrl|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N9
cyclonev_lcell_comb \U2|ctrl|Selector12~0 (
// Equation(s):
// \U2|ctrl|Selector12~0_combout  = ( \ExternalReset~input_o  & ( (\U2|ctrl|Pstate.memread~q  & (\U2|ctrl|WideOr0~0_combout  & \U1|memDataReady~q )) ) )

	.dataa(!\U2|ctrl|Pstate.memread~q ),
	.datab(gnd),
	.datac(!\U2|ctrl|WideOr0~0_combout ),
	.datad(!\U1|memDataReady~q ),
	.datae(gnd),
	.dataf(!\ExternalReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector12~0 .extended_lut = "off";
defparam \U2|ctrl|Selector12~0 .lut_mask = 64'h0000000000050005;
defparam \U2|ctrl|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N24
cyclonev_lcell_comb \U2|ctrl|Selector12~1 (
// Equation(s):
// \U2|ctrl|Selector12~1_combout  = ( \ExternalReset~input_o  & ( !\U2|ctrl|Selector12~0_combout  & ( (!\U2|ctrl|Selector2~0_combout  & (!\U2|ctrl|Selector16~2_combout  & (\U2|ctrl|Selector1~2_combout  & !\U2|ctrl|Pstate.incpc~q ))) ) ) ) # ( 
// !\ExternalReset~input_o  & ( !\U2|ctrl|Selector12~0_combout  & ( (!\U2|ctrl|Selector2~0_combout  & (!\U2|ctrl|Selector16~2_combout  & !\U2|ctrl|Pstate.incpc~q )) ) ) )

	.dataa(!\U2|ctrl|Selector2~0_combout ),
	.datab(!\U2|ctrl|Selector16~2_combout ),
	.datac(!\U2|ctrl|Selector1~2_combout ),
	.datad(!\U2|ctrl|Pstate.incpc~q ),
	.datae(!\ExternalReset~input_o ),
	.dataf(!\U2|ctrl|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector12~1 .extended_lut = "off";
defparam \U2|ctrl|Selector12~1 .lut_mask = 64'h8800080000000000;
defparam \U2|ctrl|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N26
dffeas \U2|ctrl|EnablePC (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|EnablePC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|EnablePC .is_wysiwyg = "true";
defparam \U2|ctrl|EnablePC .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y42_N8
dffeas \U2|dp|AU|PC|out[13] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[13] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N39
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~9 (
// Equation(s):
// \U2|dp|AU|AL|Add0~9_sumout  = SUM(( \U2|dp|AU|PC|out [13] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~62  ))
// \U2|dp|AU|AL|Add0~10  = CARRY(( \U2|dp|AU|PC|out [13] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~62  ))

	.dataa(!\U2|dp|AU|PC|out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~9_sumout ),
	.cout(\U2|dp|AU|AL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~9 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N39
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~9 (
// Equation(s):
// \U2|dp|AU|AL|Add1~9_sumout  = SUM(( \U2|dp|AU|PC|out [13] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~62  ))
// \U2|dp|AU|AL|Add1~10  = CARRY(( \U2|dp|AU|PC|out [13] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~62  ))

	.dataa(!\U2|dp|AU|PC|out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~9_sumout ),
	.cout(\U2|dp|AU|AL|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~9 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \U2|dp|AU|AL|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~3 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~3_combout  = ( !\U2|ctrl|ResetPC~q  & ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|RplusI~q  & (\U2|ctrl|Rs_on_AddressUnitRSide~q  & !\U2|ctrl|PCplusI~q ))) ) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|RplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|ctrl|PCplusI~q ),
	.datae(!\U2|ctrl|ResetPC~q ),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~3 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~3 .lut_mask = 64'h0000000008000000;
defparam \U2|dp|AU|AL|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N30
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~2_combout  = ( !\U2|ctrl|ResetPC~q  & ( \U2|ctrl|Rplus0~q  & ( (!\U2|ctrl|PCplus1~q  & (!\U2|ctrl|RplusI~q  & (!\U2|ctrl|Rs_on_AddressUnitRSide~q  & !\U2|ctrl|PCplusI~q ))) ) ) )

	.dataa(!\U2|ctrl|PCplus1~q ),
	.datab(!\U2|ctrl|RplusI~q ),
	.datac(!\U2|ctrl|Rs_on_AddressUnitRSide~q ),
	.datad(!\U2|ctrl|PCplusI~q ),
	.datae(!\U2|ctrl|ResetPC~q ),
	.dataf(!\U2|ctrl|Rplus0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~2 .lut_mask = 64'h0000000080000000;
defparam \U2|dp|AU|AL|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N12
cyclonev_lcell_comb \U2|dp|AU|AL|Selector2~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector2~0_combout  = ( \U2|dp|AU|AL|Selector3~0_combout  & ( \U2|dp|RF|Mux18~0_combout  & ( (!\U2|dp|AU|AL|Selector0~3_combout  & ((!\U2|dp|RF|Mux2~0_combout ) # (!\U2|dp|AU|AL|Selector0~2_combout ))) ) ) ) # ( 
// !\U2|dp|AU|AL|Selector3~0_combout  & ( \U2|dp|RF|Mux18~0_combout  & ( (!\U2|dp|AU|PC|out [13] & (!\U2|dp|AU|AL|Selector0~3_combout  & ((!\U2|dp|RF|Mux2~0_combout ) # (!\U2|dp|AU|AL|Selector0~2_combout )))) ) ) ) # ( \U2|dp|AU|AL|Selector3~0_combout  & ( 
// !\U2|dp|RF|Mux18~0_combout  & ( (!\U2|dp|RF|Mux2~0_combout ) # (!\U2|dp|AU|AL|Selector0~2_combout ) ) ) ) # ( !\U2|dp|AU|AL|Selector3~0_combout  & ( !\U2|dp|RF|Mux18~0_combout  & ( (!\U2|dp|AU|PC|out [13] & ((!\U2|dp|RF|Mux2~0_combout ) # 
// (!\U2|dp|AU|AL|Selector0~2_combout ))) ) ) )

	.dataa(!\U2|dp|RF|Mux2~0_combout ),
	.datab(!\U2|dp|AU|PC|out [13]),
	.datac(!\U2|dp|AU|AL|Selector0~3_combout ),
	.datad(!\U2|dp|AU|AL|Selector0~2_combout ),
	.datae(!\U2|dp|AU|AL|Selector3~0_combout ),
	.dataf(!\U2|dp|RF|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector2~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector2~0 .lut_mask = 64'hCC88FFAAC080F0A0;
defparam \U2|dp|AU|AL|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N6
cyclonev_lcell_comb \U2|dp|AU|AL|Selector2~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector2~1_combout  = ( \U2|dp|AU|AL|Selector0~1_combout  & ( ((!\U2|dp|AU|AL|Selector2~0_combout ) # ((\U2|dp|AU|AL|Add0~9_sumout  & \U2|dp|AU|AL|Selector0~0_combout ))) # (\U2|dp|AU|AL|Add1~9_sumout ) ) ) # ( 
// !\U2|dp|AU|AL|Selector0~1_combout  & ( (!\U2|dp|AU|AL|Selector2~0_combout ) # ((\U2|dp|AU|AL|Add0~9_sumout  & \U2|dp|AU|AL|Selector0~0_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Add0~9_sumout ),
	.datab(!\U2|dp|AU|AL|Add1~9_sumout ),
	.datac(!\U2|dp|AU|AL|Selector0~0_combout ),
	.datad(!\U2|dp|AU|AL|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector2~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector2~1 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \U2|dp|AU|AL|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3] = ( \U2|ctrl|WriteMem~q  & ( (!\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] .lut_mask = 64'h0000000020202020;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000433F";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0033550FFF33550F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & 
// ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N32
dffeas \U2|dp|IR|out[13] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[13] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N24
cyclonev_lcell_comb \U2|ctrl|Selector13~0 (
// Equation(s):
// \U2|ctrl|Selector13~0_combout  = ( !\U2|dp|IR|out [15] & ( !\U2|dp|IR|out [12] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [13] & (!\U2|dp|IR|out [10] & !\U2|dp|IR|out [11]))) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|IR|out [11]),
	.datae(!\U2|dp|IR|out [15]),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector13~0 .extended_lut = "off";
defparam \U2|ctrl|Selector13~0 .lut_mask = 64'h8000000000000000;
defparam \U2|ctrl|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N6
cyclonev_lcell_comb \U2|ctrl|PCplusI~0 (
// Equation(s):
// \U2|ctrl|PCplusI~0_combout  = ( \U2|dp|IR|out [8] & ( \U2|ctrl|Pstate.memread~q  & ( (\U2|ctrl|Selector13~0_combout  & (\U1|memDataReady~q  & (\U2|dp|IR|out [9] & \ExternalReset~input_o ))) ) ) )

	.dataa(!\U2|ctrl|Selector13~0_combout ),
	.datab(!\U1|memDataReady~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\ExternalReset~input_o ),
	.datae(!\U2|dp|IR|out [8]),
	.dataf(!\U2|ctrl|Pstate.memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|PCplusI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|PCplusI~0 .extended_lut = "off";
defparam \U2|ctrl|PCplusI~0 .lut_mask = 64'h0000000000000001;
defparam \U2|ctrl|PCplusI~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N8
dffeas \U2|ctrl|PCplusI (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|PCplusI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|PCplusI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|PCplusI .is_wysiwyg = "true";
defparam \U2|ctrl|PCplusI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N39
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~1_combout  = ( !\U2|ctrl|RplusI~q  & ( (!\U2|ctrl|Rplus0~q  & (!\U2|ctrl|PCplusI~q  & (!\U2|ctrl|ResetPC~q  & \U2|ctrl|PCplus1~q ))) ) )

	.dataa(!\U2|ctrl|Rplus0~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|ResetPC~q ),
	.datad(!\U2|ctrl|PCplus1~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~1 .lut_mask = 64'h0080008000000000;
defparam \U2|dp|AU|AL|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y42_N44
dffeas \U2|dp|AU|PC|out[14] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[14] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Selector1~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector1~0_combout  = ( \U2|dp|RF|Mux17~0_combout  & ( \U2|dp|AU|AL|Selector0~2_combout  & ( (!\U2|dp|RF|Mux1~0_combout  & (!\U2|dp|AU|AL|Selector0~3_combout  & ((!\U2|dp|AU|PC|out [14]) # (\U2|dp|AU|AL|Selector3~0_combout )))) ) ) ) # ( 
// !\U2|dp|RF|Mux17~0_combout  & ( \U2|dp|AU|AL|Selector0~2_combout  & ( (!\U2|dp|RF|Mux1~0_combout  & ((!\U2|dp|AU|PC|out [14]) # (\U2|dp|AU|AL|Selector3~0_combout ))) ) ) ) # ( \U2|dp|RF|Mux17~0_combout  & ( !\U2|dp|AU|AL|Selector0~2_combout  & ( 
// (!\U2|dp|AU|AL|Selector0~3_combout  & ((!\U2|dp|AU|PC|out [14]) # (\U2|dp|AU|AL|Selector3~0_combout ))) ) ) ) # ( !\U2|dp|RF|Mux17~0_combout  & ( !\U2|dp|AU|AL|Selector0~2_combout  & ( (!\U2|dp|AU|PC|out [14]) # (\U2|dp|AU|AL|Selector3~0_combout ) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datab(!\U2|dp|RF|Mux1~0_combout ),
	.datac(!\U2|dp|AU|AL|Selector0~3_combout ),
	.datad(!\U2|dp|AU|PC|out [14]),
	.datae(!\U2|dp|RF|Mux17~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector1~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector1~0 .lut_mask = 64'hFF55F050CC44C040;
defparam \U2|dp|AU|AL|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~5 (
// Equation(s):
// \U2|dp|AU|AL|Add1~5_sumout  = SUM(( \U2|dp|AU|PC|out [14] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~10  ))
// \U2|dp|AU|AL|Add1~6  = CARRY(( \U2|dp|AU|PC|out [14] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~10  ))

	.dataa(gnd),
	.datab(!\U2|dp|AU|PC|out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~5_sumout ),
	.cout(\U2|dp|AU|AL|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~5 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \U2|dp|AU|AL|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~5 (
// Equation(s):
// \U2|dp|AU|AL|Add0~5_sumout  = SUM(( \U2|dp|AU|PC|out [14] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~10  ))
// \U2|dp|AU|AL|Add0~6  = CARRY(( \U2|dp|AU|PC|out [14] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~5_sumout ),
	.cout(\U2|dp|AU|AL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~5 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Selector1~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector1~1_combout  = ( \U2|dp|AU|AL|Add0~5_sumout  & ( ((!\U2|dp|AU|AL|Selector1~0_combout ) # ((\U2|dp|AU|AL|Selector0~1_combout  & \U2|dp|AU|AL|Add1~5_sumout ))) # (\U2|dp|AU|AL|Selector0~0_combout ) ) ) # ( !\U2|dp|AU|AL|Add0~5_sumout  & 
// ( (!\U2|dp|AU|AL|Selector1~0_combout ) # ((\U2|dp|AU|AL|Selector0~1_combout  & \U2|dp|AU|AL|Add1~5_sumout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~0_combout ),
	.datab(!\U2|dp|AU|AL|Selector0~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector1~0_combout ),
	.datad(!\U2|dp|AU|AL|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector1~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector1~1 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \U2|dp|AU|AL|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3] = ( \U2|ctrl|WriteMem~q  & ( (\U2|dp|AU|AL|Selector0~5_combout  & (\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3] .lut_mask = 64'h0000000010101010;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout )) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout )) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043FF";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N33
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N35
dffeas \U2|dp|IR|out[12] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[12] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N0
cyclonev_lcell_comb \U2|ctrl|WideOr0~0 (
// Equation(s):
// \U2|ctrl|WideOr0~0_combout  = ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & ((\U2|dp|IR|out [13]))) # (\U2|dp|IR|out [14] & (!\U2|dp|IR|out [12] & !\U2|dp|IR|out [13])) ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [14]),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WideOr0~0 .extended_lut = "off";
defparam \U2|ctrl|WideOr0~0 .lut_mask = 64'h30CC30CC00000000;
defparam \U2|ctrl|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N51
cyclonev_lcell_comb \U2|ctrl|Selector14~0 (
// Equation(s):
// \U2|ctrl|Selector14~0_combout  = ( \U2|ctrl|Selector1~0_combout  & ( (\ExternalReset~input_o  & (((!\U2|ctrl|WideOr0~0_combout  & \U2|ctrl|Pstate.exec1~q )) # (\U2|ctrl|Pstate.incpc~q ))) ) ) # ( !\U2|ctrl|Selector1~0_combout  & ( \ExternalReset~input_o  
// ) )

	.dataa(!\U2|ctrl|WideOr0~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Pstate.incpc~q ),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector14~0 .extended_lut = "off";
defparam \U2|ctrl|Selector14~0 .lut_mask = 64'h3333333303230323;
defparam \U2|ctrl|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N53
dffeas \U2|ctrl|Pstate.fetch (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.fetch .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N33
cyclonev_lcell_comb \U2|ctrl|Selector2~0 (
// Equation(s):
// \U2|ctrl|Selector2~0_combout  = ( \ExternalReset~input_o  & ( ((!\U1|memDataReady~q  & \U2|ctrl|Pstate.memread~q )) # (\U2|ctrl|Pstate.fetch~q ) ) )

	.dataa(!\U1|memDataReady~q ),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.fetch~q ),
	.datad(!\U2|ctrl|Pstate.memread~q ),
	.datae(gnd),
	.dataf(!\ExternalReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector2~0 .extended_lut = "off";
defparam \U2|ctrl|Selector2~0 .lut_mask = 64'h000000000FAF0FAF;
defparam \U2|ctrl|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N36
cyclonev_lcell_comb \U2|ctrl|Selector19~0 (
// Equation(s):
// \U2|ctrl|Selector19~0_combout  = ( \U2|ctrl|Nstate.incpc~0_combout  & ( (\U1|memDataReady~q  & (!\U2|dp|IR|out [12] & (\U2|ctrl|Pstate.memread~q  & \ExternalReset~input_o ))) ) )

	.dataa(!\U1|memDataReady~q ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|ctrl|Pstate.memread~q ),
	.datad(!\ExternalReset~input_o ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector19~0 .extended_lut = "off";
defparam \U2|ctrl|Selector19~0 .lut_mask = 64'h0000000000040004;
defparam \U2|ctrl|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N12
cyclonev_lcell_comb \U2|ctrl|Selector14~1 (
// Equation(s):
// \U2|ctrl|Selector14~1_combout  = ( \U2|ctrl|Selector3~0_combout  & ( \U1|memDataReady~q  & ( ((\ExternalReset~input_o  & \U2|ctrl|Selector19~0_combout )) # (\U2|ctrl|Selector14~0_combout ) ) ) ) # ( !\U2|ctrl|Selector3~0_combout  & ( \U1|memDataReady~q  & 
// ( ((\ExternalReset~input_o  & \U2|ctrl|Selector19~0_combout )) # (\U2|ctrl|Selector14~0_combout ) ) ) ) # ( \U2|ctrl|Selector3~0_combout  & ( !\U1|memDataReady~q  & ( (\U2|ctrl|Selector14~0_combout ) # (\ExternalReset~input_o ) ) ) ) # ( 
// !\U2|ctrl|Selector3~0_combout  & ( !\U1|memDataReady~q  & ( ((\ExternalReset~input_o  & ((\U2|ctrl|Selector19~0_combout ) # (\U2|ctrl|Selector2~0_combout )))) # (\U2|ctrl|Selector14~0_combout ) ) ) )

	.dataa(!\U2|ctrl|Selector2~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Selector19~0_combout ),
	.datad(!\U2|ctrl|Selector14~0_combout ),
	.datae(!\U2|ctrl|Selector3~0_combout ),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector14~1 .extended_lut = "off";
defparam \U2|ctrl|Selector14~1 .lut_mask = 64'h13FF33FF03FF03FF;
defparam \U2|ctrl|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N13
dffeas \U2|ctrl|ReadMem (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|ReadMem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|ReadMem .is_wysiwyg = "true";
defparam \U2|ctrl|ReadMem .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y45_N59
dffeas \U1|memDataReady (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|ctrl|ReadMem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|memDataReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|memDataReady .is_wysiwyg = "true";
defparam \U1|memDataReady .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N30
cyclonev_lcell_comb \U2|ctrl|Selector18~0 (
// Equation(s):
// \U2|ctrl|Selector18~0_combout  = ( \U2|ctrl|Nstate.exec1inp~1_combout  & ( (!\U1|memDataReady~q  & (((\U2|ctrl|Pstate.exec1lda~q )) # (\U2|ctrl|Nstate.incpc~0_combout ))) # (\U1|memDataReady~q  & (\U2|ctrl|Nstate.incpc~0_combout  & 
// (\U2|ctrl|Pstate.memread~q ))) ) ) # ( !\U2|ctrl|Nstate.exec1inp~1_combout  & ( (!\U1|memDataReady~q  & (((\U2|ctrl|Pstate.exec1lda~q )))) # (\U1|memDataReady~q  & (\U2|ctrl|Nstate.incpc~0_combout  & (\U2|ctrl|Pstate.memread~q ))) ) )

	.dataa(!\U1|memDataReady~q ),
	.datab(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datac(!\U2|ctrl|Pstate.memread~q ),
	.datad(!\U2|ctrl|Pstate.exec1lda~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Nstate.exec1inp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector18~0 .extended_lut = "off";
defparam \U2|ctrl|Selector18~0 .lut_mask = 64'h01AB01AB23AB23AB;
defparam \U2|ctrl|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N32
dffeas \U2|ctrl|Rplus0 (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ExternalReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Rplus0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Rplus0 .is_wysiwyg = "true";
defparam \U2|ctrl|Rplus0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~0_combout  = ( !\U2|ctrl|RplusI~q  & ( (!\U2|ctrl|Rplus0~q  & (\U2|ctrl|PCplusI~q  & (!\U2|ctrl|PCplus1~q  & !\U2|ctrl|ResetPC~q ))) ) )

	.dataa(!\U2|ctrl|Rplus0~q ),
	.datab(!\U2|ctrl|PCplusI~q ),
	.datac(!\U2|ctrl|PCplus1~q ),
	.datad(!\U2|ctrl|ResetPC~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RplusI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~0 .lut_mask = 64'h2000200000000000;
defparam \U2|dp|AU|AL|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y42_N47
dffeas \U2|dp|AU|PC|out[15] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|EnablePC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|AU|PC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|AU|PC|out[15] .is_wysiwyg = "true";
defparam \U2|dp|AU|PC|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N45
cyclonev_lcell_comb \U2|dp|AU|AL|Add1~1 (
// Equation(s):
// \U2|dp|AU|AL|Add1~1_sumout  = SUM(( \U2|dp|AU|PC|out [15] ) + ( GND ) + ( \U2|dp|AU|AL|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add1~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~4 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~4_combout  = ( \U2|dp|RF|Mux16~0_combout  & ( \U2|dp|RF|Mux0~0_combout  & ( (!\U2|dp|AU|AL|Selector0~3_combout  & (!\U2|dp|AU|AL|Selector0~2_combout  & ((!\U2|dp|AU|PC|out [15]) # (\U2|dp|AU|AL|Selector3~0_combout )))) ) ) ) # ( 
// !\U2|dp|RF|Mux16~0_combout  & ( \U2|dp|RF|Mux0~0_combout  & ( (!\U2|dp|AU|AL|Selector0~2_combout  & ((!\U2|dp|AU|PC|out [15]) # (\U2|dp|AU|AL|Selector3~0_combout ))) ) ) ) # ( \U2|dp|RF|Mux16~0_combout  & ( !\U2|dp|RF|Mux0~0_combout  & ( 
// (!\U2|dp|AU|AL|Selector0~3_combout  & ((!\U2|dp|AU|PC|out [15]) # (\U2|dp|AU|AL|Selector3~0_combout ))) ) ) ) # ( !\U2|dp|RF|Mux16~0_combout  & ( !\U2|dp|RF|Mux0~0_combout  & ( (!\U2|dp|AU|PC|out [15]) # (\U2|dp|AU|AL|Selector3~0_combout ) ) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~3_combout ),
	.datab(!\U2|dp|AU|AL|Selector0~2_combout ),
	.datac(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datad(!\U2|dp|AU|PC|out [15]),
	.datae(!\U2|dp|RF|Mux16~0_combout ),
	.dataf(!\U2|dp|RF|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~4 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~4 .lut_mask = 64'hFF0FAA0ACC0C8808;
defparam \U2|dp|AU|AL|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N45
cyclonev_lcell_comb \U2|dp|AU|AL|Add0~1 (
// Equation(s):
// \U2|dp|AU|AL|Add0~1_sumout  = SUM(( \U2|dp|AU|PC|out [15] ) + ( GND ) + ( \U2|dp|AU|AL|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AU|PC|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U2|dp|AU|AL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AU|AL|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Add0~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U2|dp|AU|AL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N45
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~5 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~5_combout  = ( \U2|dp|AU|AL|Add0~1_sumout  & ( ((!\U2|dp|AU|AL|Selector0~4_combout ) # ((\U2|dp|AU|AL|Selector0~1_combout  & \U2|dp|AU|AL|Add1~1_sumout ))) # (\U2|dp|AU|AL|Selector0~0_combout ) ) ) # ( !\U2|dp|AU|AL|Add0~1_sumout  & 
// ( (!\U2|dp|AU|AL|Selector0~4_combout ) # ((\U2|dp|AU|AL|Selector0~1_combout  & \U2|dp|AU|AL|Add1~1_sumout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~0_combout ),
	.datab(!\U2|dp|AU|AL|Selector0~1_combout ),
	.datac(!\U2|dp|AU|AL|Add1~1_sumout ),
	.datad(!\U2|dp|AU|AL|Selector0~4_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~5 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~5 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \U2|dp|AU|AL|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3] = ( \U2|ctrl|WriteMem~q  & ( (\U2|dp|AU|AL|Selector0~5_combout  & (!\U2|dp|AU|AL|Selector1~1_combout  & !\U2|dp|AU|AL|Selector2~1_combout )) ) )

	.dataa(!\U2|dp|AU|AL|Selector0~5_combout ),
	.datab(!\U2|dp|AU|AL|Selector1~1_combout ),
	.datac(!\U2|dp|AU|AL|Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|WriteMem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] .lut_mask = 64'h0000000040404040;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout ) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000577F";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~4_combout ,\U2|dp|AU|AL|Selector4~2_combout ,\U2|dp|AU|AL|Selector5~2_combout ,\U2|dp|AU|AL|Selector6~2_combout ,\U2|dp|AU|AL|Selector7~2_combout ,\U2|dp|AU|AL|Selector8~1_combout ,\U2|dp|AU|AL|Selector9~1_combout ,
\U2|dp|AU|AL|Selector10~1_combout ,\U2|dp|AU|AL|Selector11~1_combout ,\U2|dp|AU|AL|Selector12~1_combout ,\U2|dp|AU|AL|Selector13~1_combout ,\U2|dp|AU|AL|Selector14~1_combout ,\U2|dp|AU|AL|Selector15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h440C770C443F773F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N39
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N41
dffeas \U2|dp|IR|out[14] (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|IRload~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[14] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N27
cyclonev_lcell_comb \U2|ctrl|Decoder2~6 (
// Equation(s):
// \U2|ctrl|Decoder2~6_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (!\U2|dp|IR|out [12] & \U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~6 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~6 .lut_mask = 64'h0000000000440044;
defparam \U2|ctrl|Decoder2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N29
dffeas \U2|ctrl|AcmpB (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|AcmpB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|AcmpB .is_wysiwyg = "true";
defparam \U2|ctrl|AcmpB .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N48
cyclonev_lcell_comb \U2|dp|AL|Equal3~0 (
// Equation(s):
// \U2|dp|AL|Equal3~0_combout  = ( !\U2|ctrl|AaddB~q  & ( (!\U2|ctrl|AcmpB~q  & (!\U2|ctrl|AmulB~q  & (!\U2|ctrl|AsubB~q  & !\U2|ctrl|AandB~q ))) ) )

	.dataa(!\U2|ctrl|AcmpB~q ),
	.datab(!\U2|ctrl|AmulB~q ),
	.datac(!\U2|ctrl|AsubB~q ),
	.datad(!\U2|ctrl|AandB~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|AaddB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal3~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal3~0 .lut_mask = 64'h8000800000000000;
defparam \U2|dp|AL|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N57
cyclonev_lcell_comb \U2|dp|AL|Equal4~0 (
// Equation(s):
// \U2|dp|AL|Equal4~0_combout  = ( \U2|dp|AL|Equal1~0_combout  & ( (\U2|dp|AL|Equal3~0_combout  & (!\U2|ctrl|notB~q  & (\U2|ctrl|shlB~q  & !\U2|ctrl|shrB~q ))) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(!\U2|ctrl|notB~q ),
	.datac(!\U2|ctrl|shlB~q ),
	.datad(!\U2|ctrl|shrB~q ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal4~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal4~0 .lut_mask = 64'h0000000004000400;
defparam \U2|dp|AL|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N21
cyclonev_lcell_comb \U2|dp|AL|Selector15~3 (
// Equation(s):
// \U2|dp|AL|Selector15~3_combout  = ( !\U2|dp|AL|Equal8~1_combout  & ( \U2|dp|AL|Mult0~8_resulta  & ( (!\U2|dp|AL|Equal3~2_combout  & (((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[1]~1_combout )))) # (\U2|dp|AL|Equal3~2_combout  & 
// (\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[1]~1_combout )))) ) ) ) # ( \U2|dp|AL|Equal8~1_combout  & ( !\U2|dp|AL|Mult0~8_resulta  & ( (!\U2|dp|AL|Equal3~2_combout  & (((!\U2|dp|AL|Equal5~0_combout ) # 
// (!\U2|dp|OpndBus[1]~1_combout )))) # (\U2|dp|AL|Equal3~2_combout  & (\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[1]~1_combout )))) ) ) ) # ( !\U2|dp|AL|Equal8~1_combout  & ( !\U2|dp|AL|Mult0~8_resulta  & ( 
// (!\U2|dp|AL|Equal3~2_combout  & (((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[1]~1_combout )))) # (\U2|dp|AL|Equal3~2_combout  & (\U2|dp|OpndBus[0]~2_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[1]~1_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Equal3~2_combout ),
	.datab(!\U2|dp|OpndBus[0]~2_combout ),
	.datac(!\U2|dp|AL|Equal5~0_combout ),
	.datad(!\U2|dp|OpndBus[1]~1_combout ),
	.datae(!\U2|dp|AL|Equal8~1_combout ),
	.dataf(!\U2|dp|AL|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~3 .lut_mask = 64'hBBB0BBB0BBB00000;
defparam \U2|dp|AL|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N30
cyclonev_lcell_comb \U2|dp|AL|Selector15~4 (
// Equation(s):
// \U2|dp|AL|Selector15~4_combout  = ( \U2|dp|AL|Selector15~1_combout  & ( \U2|dp|AL|Selector15~2_combout  ) ) # ( !\U2|dp|AL|Selector15~1_combout  & ( \U2|dp|AL|Selector15~2_combout  & ( (!\U2|dp|AL|Selector15~3_combout ) # ((\U2|dp|AL|Equal4~0_combout  & 
// \U2|dp|OpndBus[15]~0_combout )) ) ) ) # ( \U2|dp|AL|Selector15~1_combout  & ( !\U2|dp|AL|Selector15~2_combout  ) ) # ( !\U2|dp|AL|Selector15~1_combout  & ( !\U2|dp|AL|Selector15~2_combout  ) )

	.dataa(!\U2|dp|AL|Equal4~0_combout ),
	.datab(!\U2|dp|OpndBus[15]~0_combout ),
	.datac(!\U2|dp|AL|Selector15~3_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Selector15~1_combout ),
	.dataf(!\U2|dp|AL|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~4 .lut_mask = 64'hFFFFFFFFF1F1FFFF;
defparam \U2|dp|AL|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N12
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\Equal0~2_combout ) # ((!\Equal0~1_combout ) # 
// ((!\Equal0~0_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hFFEFFFEFFFFFFFFF;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N33
cyclonev_lcell_comb \U2|ctrl|Decoder2~9 (
// Equation(s):
// \U2|ctrl|Decoder2~9_combout  = ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [12] & !\U2|dp|IR|out [13])) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(gnd),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder2~9 .extended_lut = "off";
defparam \U2|ctrl|Decoder2~9 .lut_mask = 64'h1100110000000000;
defparam \U2|ctrl|Decoder2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N35
dffeas \U2|ctrl|WriteIO (
	.clk(!\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|ctrl|Decoder2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|WriteIO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|WriteIO .is_wysiwyg = "true";
defparam \U2|ctrl|WriteIO .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N31
dffeas \out[0]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[0]~reg0 .is_wysiwyg = "true";
defparam \out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N38
dffeas \out[1]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[1]~reg0 .is_wysiwyg = "true";
defparam \out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y43_N1
dffeas \out[2]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[2]~reg0 .is_wysiwyg = "true";
defparam \out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N43
dffeas \out[3]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[3]~reg0 .is_wysiwyg = "true";
defparam \out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N49
dffeas \out[4]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[4]~reg0 .is_wysiwyg = "true";
defparam \out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N55
dffeas \out[5]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[5]~reg0 .is_wysiwyg = "true";
defparam \out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N1
dffeas \out[6]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[6]~reg0 .is_wysiwyg = "true";
defparam \out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y44_N8
dffeas \out[7]~reg0 (
	.clk(\U0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U2|dp|AL|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[7]~reg0 .is_wysiwyg = "true";
defparam \out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
