// Seed: 3388953442
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output uwire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge id_8) 1)
  else $signed(51);
  ;
  assign id_5 = -1'b0;
  module_0 modCall_1 ();
  wire id_9;
  ;
  assign id_4 = id_4;
  parameter id_10 = 1;
endmodule
macromodule module_2 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    output supply1 id_4,
    output wor id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8
);
  assign id_4 = id_8;
  parameter id_10 = 1;
  logic id_11;
  ;
  assign id_11 = id_10;
  wire id_12;
  parameter id_13 = -1;
  module_0 modCall_1 ();
endmodule
