Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  1 16:07:52 2023
| Host         : LAPTOP-5G1TOFHU running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/incrust_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.022ns (26.179%)  route 2.882ns (73.821%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          0.994     2.485    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2][0]
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.150     2.635 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.542     4.177    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/vld_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I1_O)        0.354     4.531 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.346     4.877    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X28Y62         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X28Y62         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.890ns (25.090%)  route 2.657ns (74.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.654     4.520    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.890ns (25.090%)  route 2.657ns (74.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.654     4.520    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.020ns (26.582%)  route 2.817ns (73.418%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          0.994     2.485    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2][0]
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.150     2.635 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.441     4.076    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/D[0]
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.352     4.428 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.382     4.810    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count[1]
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)       -0.233    10.656    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.704ns (19.513%)  route 2.904ns (80.487%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=5, routed)           1.191     2.620    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_1_[0]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.744 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_387[8]_i_1/O
                         net (fo=11, routed)          0.981     3.725    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm_reg[1][0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.732     4.581    bd_0_i/hls_inst/U0/ap_NS_fsm11_out
    SLICE_X35Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y65         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=5, routed)           1.191     2.620    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_1_[0]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.744 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_387[8]_i_1/O
                         net (fo=11, routed)          0.981     3.725    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm_reg[1][0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.727     4.576    bd_0_i/hls_inst/U0/ap_NS_fsm11_out
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=5, routed)           1.191     2.620    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_1_[0]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.744 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_387[8]_i_1/O
                         net (fo=11, routed)          0.981     3.725    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm_reg[1][0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.727     4.576    bd_0_i/hls_inst/U0/ap_NS_fsm11_out
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.890ns (26.120%)  route 2.517ns (73.880%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.514     4.380    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.890ns (26.120%)  route 2.517ns (73.880%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.514     4.380    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.890ns (26.120%)  route 2.517ns (73.880%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.514     4.380    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.985    




