Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jan 12 19:39:11 2026
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.260        0.000                      0                 5461        0.059        0.000                      0                 5461        4.500        0.000                       0                  2180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.260        0.000                      0                 5461        0.059        0.000                      0                 5461        4.500        0.000                       0                  2180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 3.663ns (38.040%)  route 5.966ns (61.960%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.597     4.534    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     6.988 r  <hidden>
                         net (fo=1, routed)           1.428     8.416    <hidden>
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.540 r  <hidden>
                         net (fo=31, routed)          1.082     9.622    inst_LogicUnit/doutb[23]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  inst_LogicUnit/registers[13][15]_i_4/O
                         net (fo=38, routed)          0.196     9.942    inst_LogicUnit/registers[13][15]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.066 r  inst_LogicUnit/registers[24][29]_i_9/O
                         net (fo=40, routed)          0.329    10.394    inst_LogicUnit/registers[24][29]_i_9_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.518 f  inst_LogicUnit/registers[18][26]_i_3/O
                         net (fo=43, routed)          0.603    11.121    inst_LogicUnit/registers[18][26]_i_3_n_0
    SLICE_X16Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  inst_LogicUnit/registers[31][31]_i_8/O
                         net (fo=125, routed)         1.223    12.468    inst_LogicUnit/registers[31][31]_i_8_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.117    12.585 r  inst_LogicUnit/registers[6][25]_i_2/O
                         net (fo=7, routed)           0.549    13.134    inst_LogicUnit/registers[6][25]_i_2_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.348    13.482 r  inst_LogicUnit/registers[6][19]_i_2/O
                         net (fo=1, routed)           0.557    14.039    inst_LogicUnit/registers[6][19]_i_2_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124    14.163 r  inst_LogicUnit/registers[6][19]_i_1/O
                         net (fo=1, routed)           0.000    14.163    inst_LogicUnit/registers[6][19]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  inst_LogicUnit/registers_reg[6][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.436    14.226    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  inst_LogicUnit/registers_reg[6][19]/C
                         clock pessimism              0.156    14.382    
                         clock uncertainty           -0.035    14.346    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.077    14.423    inst_LogicUnit/registers_reg[6][19]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 3.539ns (37.187%)  route 5.978ns (62.813%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.597     4.534    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     6.988 r  <hidden>
                         net (fo=1, routed)           1.428     8.416    <hidden>
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.540 r  <hidden>
                         net (fo=31, routed)          1.082     9.622    inst_LogicUnit/doutb[23]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  inst_LogicUnit/registers[13][15]_i_4/O
                         net (fo=38, routed)          0.196     9.942    inst_LogicUnit/registers[13][15]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.066 r  inst_LogicUnit/registers[24][29]_i_9/O
                         net (fo=40, routed)          0.329    10.394    inst_LogicUnit/registers[24][29]_i_9_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.518 f  inst_LogicUnit/registers[18][26]_i_3/O
                         net (fo=43, routed)          0.603    11.121    inst_LogicUnit/registers[18][26]_i_3_n_0
    SLICE_X16Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  inst_LogicUnit/registers[31][31]_i_8/O
                         net (fo=125, routed)         1.223    12.468    inst_LogicUnit/registers[31][31]_i_8_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.117    12.585 r  inst_LogicUnit/registers[6][25]_i_2/O
                         net (fo=7, routed)           1.118    13.703    inst_LogicUnit/registers[6][25]_i_2_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.348    14.051 r  inst_LogicUnit/registers[6][23]_i_1/O
                         net (fo=1, routed)           0.000    14.051    inst_LogicUnit/registers[6][23]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  inst_LogicUnit/registers_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.436    14.226    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  inst_LogicUnit/registers_reg[6][23]/C
                         clock pessimism              0.156    14.382    
                         clock uncertainty           -0.035    14.346    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.081    14.427    inst_LogicUnit/registers_reg[6][23]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 3.539ns (38.053%)  route 5.761ns (61.947%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.597     4.534    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     6.988 r  <hidden>
                         net (fo=1, routed)           1.428     8.416    <hidden>
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.540 r  <hidden>
                         net (fo=31, routed)          1.082     9.622    inst_LogicUnit/doutb[23]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  inst_LogicUnit/registers[13][15]_i_4/O
                         net (fo=38, routed)          0.196     9.942    inst_LogicUnit/registers[13][15]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.066 r  inst_LogicUnit/registers[24][29]_i_9/O
                         net (fo=40, routed)          0.329    10.394    inst_LogicUnit/registers[24][29]_i_9_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.518 f  inst_LogicUnit/registers[18][26]_i_3/O
                         net (fo=43, routed)          0.603    11.121    inst_LogicUnit/registers[18][26]_i_3_n_0
    SLICE_X16Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  inst_LogicUnit/registers[31][31]_i_8/O
                         net (fo=125, routed)         1.223    12.468    inst_LogicUnit/registers[31][31]_i_8_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.117    12.585 r  inst_LogicUnit/registers[6][25]_i_2/O
                         net (fo=7, routed)           0.901    13.486    inst_LogicUnit/registers[6][25]_i_2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.348    13.834 r  inst_LogicUnit/registers[6][25]_i_1/O
                         net (fo=1, routed)           0.000    13.834    inst_LogicUnit/registers[6][25]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  inst_LogicUnit/registers_reg[6][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.435    14.225    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  inst_LogicUnit/registers_reg[6][25]/C
                         clock pessimism              0.156    14.381    
                         clock uncertainty           -0.035    14.345    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.081    14.426    inst_LogicUnit/registers_reg[6][25]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 3.539ns (38.098%)  route 5.750ns (61.902%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.597     4.534    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     6.988 r  <hidden>
                         net (fo=1, routed)           1.428     8.416    <hidden>
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.540 r  <hidden>
                         net (fo=31, routed)          1.082     9.622    inst_LogicUnit/doutb[23]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  inst_LogicUnit/registers[13][15]_i_4/O
                         net (fo=38, routed)          0.196     9.942    inst_LogicUnit/registers[13][15]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.066 r  inst_LogicUnit/registers[24][29]_i_9/O
                         net (fo=40, routed)          0.329    10.394    inst_LogicUnit/registers[24][29]_i_9_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.518 f  inst_LogicUnit/registers[18][26]_i_3/O
                         net (fo=43, routed)          0.603    11.121    inst_LogicUnit/registers[18][26]_i_3_n_0
    SLICE_X16Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  inst_LogicUnit/registers[31][31]_i_8/O
                         net (fo=125, routed)         1.223    12.468    inst_LogicUnit/registers[31][31]_i_8_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.117    12.585 r  inst_LogicUnit/registers[6][25]_i_2/O
                         net (fo=7, routed)           0.890    13.475    inst_LogicUnit/registers[6][25]_i_2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.348    13.823 r  inst_LogicUnit/registers[6][21]_i_1/O
                         net (fo=1, routed)           0.000    13.823    inst_LogicUnit/registers[6][21]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  inst_LogicUnit/registers_reg[6][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.435    14.225    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  inst_LogicUnit/registers_reg[6][21]/C
                         clock pessimism              0.156    14.381    
                         clock uncertainty           -0.035    14.345    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077    14.422    inst_LogicUnit/registers_reg[6][21]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[20][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 1.844ns (19.771%)  route 7.483ns (80.229%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.624     4.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  inst_LogicUnit/rs1_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.080 r  inst_LogicUnit/rs1_val_reg[18]/Q
                         net (fo=35, routed)          2.514     7.594    inst_LogicUnit/rs1_val[18]
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.152     7.746 r  inst_LogicUnit/registers[24][18]_i_39/O
                         net (fo=3, routed)           0.571     8.317    inst_LogicUnit/registers[24][18]_i_39_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.326     8.643 r  inst_LogicUnit/registers[24][18]_i_38/O
                         net (fo=3, routed)           0.601     9.244    inst_LogicUnit/registers[24][18]_i_38_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.150     9.394 f  inst_LogicUnit/registers[24][16]_i_24/O
                         net (fo=2, routed)           1.076    10.471    inst_LogicUnit/registers[24][16]_i_24_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.326    10.797 r  inst_LogicUnit/registers[24][16]_i_17/O
                         net (fo=1, routed)           0.801    11.598    inst_LogicUnit/registers[24][16]_i_17_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I2_O)        0.124    11.722 f  inst_LogicUnit/registers[24][16]_i_7/O
                         net (fo=1, routed)           0.296    12.018    inst_LogicUnit/registers[24][16]_i_7_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.142 r  inst_LogicUnit/registers[24][16]_i_2/O
                         net (fo=31, routed)          1.622    13.764    inst_LogicUnit/registers[24][16]_i_2_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.888 r  inst_LogicUnit/registers[20][16]_i_1/O
                         net (fo=1, routed)           0.000    13.888    inst_LogicUnit/registers[20][16]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  inst_LogicUnit/registers_reg[20][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  inst_LogicUnit/registers_reg[20][16]/C
                         clock pessimism              0.228    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)        0.077    14.503    inst_LogicUnit/registers_reg[20][16]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 1.852ns (19.866%)  route 7.470ns (80.134%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.624     4.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  inst_LogicUnit/rs1_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.080 r  inst_LogicUnit/rs1_val_reg[18]/Q
                         net (fo=35, routed)          2.514     7.594    inst_LogicUnit/rs1_val[18]
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.152     7.746 r  inst_LogicUnit/registers[24][18]_i_39/O
                         net (fo=3, routed)           0.571     8.317    inst_LogicUnit/registers[24][18]_i_39_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.326     8.643 r  inst_LogicUnit/registers[24][18]_i_38/O
                         net (fo=3, routed)           1.365    10.008    inst_LogicUnit/registers[24][18]_i_38_n_0
    SLICE_X18Y25         LUT3 (Prop_lut3_I0_O)        0.153    10.161 f  inst_LogicUnit/registers[24][18]_i_34/O
                         net (fo=2, routed)           0.307    10.468    inst_LogicUnit/registers[24][18]_i_34_n_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I4_O)        0.331    10.799 r  inst_LogicUnit/registers[24][18]_i_17/O
                         net (fo=1, routed)           0.640    11.439    inst_LogicUnit/registers[24][18]_i_17_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.563 f  inst_LogicUnit/registers[24][18]_i_7/O
                         net (fo=1, routed)           0.444    12.007    inst_LogicUnit/registers[24][18]_i_7_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.131 r  inst_LogicUnit/registers[24][18]_i_3/O
                         net (fo=31, routed)          1.629    13.760    inst_LogicUnit/registers[24][18]_i_3_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124    13.884 r  inst_LogicUnit/registers[23][18]_i_1/O
                         net (fo=1, routed)           0.000    13.884    inst_LogicUnit/registers[23][18]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  inst_LogicUnit/registers_reg[23][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.511    14.301    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  inst_LogicUnit/registers_reg[23][18]/C
                         clock pessimism              0.228    14.529    
                         clock uncertainty           -0.035    14.493    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.029    14.522    inst_LogicUnit/registers_reg[23][18]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[22][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 3.446ns (37.521%)  route 5.738ns (62.478%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.597     4.534    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     6.988 r  <hidden>
                         net (fo=1, routed)           1.428     8.416    <hidden>
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.540 r  <hidden>
                         net (fo=31, routed)          1.082     9.622    inst_LogicUnit/doutb[23]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  inst_LogicUnit/registers[13][15]_i_4/O
                         net (fo=38, routed)          0.196     9.942    inst_LogicUnit/registers[13][15]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.066 r  inst_LogicUnit/registers[24][29]_i_9/O
                         net (fo=40, routed)          0.329    10.394    inst_LogicUnit/registers[24][29]_i_9_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.518 f  inst_LogicUnit/registers[18][26]_i_3/O
                         net (fo=43, routed)          0.603    11.121    inst_LogicUnit/registers[18][26]_i_3_n_0
    SLICE_X16Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  inst_LogicUnit/registers[31][31]_i_8/O
                         net (fo=125, routed)         1.156    12.401    inst_LogicUnit/registers[31][31]_i_8_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.525 r  inst_LogicUnit/registers[22][30]_i_4/O
                         net (fo=2, routed)           0.462    12.987    inst_LogicUnit/registers[22][30]_i_4_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.111 f  inst_LogicUnit/registers[22][17]_i_3/O
                         net (fo=1, routed)           0.483    13.594    inst_LogicUnit/registers[22][17]_i_3_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.718 r  inst_LogicUnit/registers[22][17]_i_1/O
                         net (fo=1, routed)           0.000    13.718    inst_LogicUnit/registers[22][17]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  inst_LogicUnit/registers_reg[22][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.436    14.226    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  inst_LogicUnit/registers_reg[22][17]/C
                         clock pessimism              0.156    14.382    
                         clock uncertainty           -0.035    14.346    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)        0.029    14.375    inst_LogicUnit/registers_reg[22][17]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -13.718    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[24][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 1.852ns (19.891%)  route 7.459ns (80.109%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.624     4.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  inst_LogicUnit/rs1_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.080 r  inst_LogicUnit/rs1_val_reg[18]/Q
                         net (fo=35, routed)          2.514     7.594    inst_LogicUnit/rs1_val[18]
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.152     7.746 r  inst_LogicUnit/registers[24][18]_i_39/O
                         net (fo=3, routed)           0.571     8.317    inst_LogicUnit/registers[24][18]_i_39_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.326     8.643 r  inst_LogicUnit/registers[24][18]_i_38/O
                         net (fo=3, routed)           1.365    10.008    inst_LogicUnit/registers[24][18]_i_38_n_0
    SLICE_X18Y25         LUT3 (Prop_lut3_I0_O)        0.153    10.161 f  inst_LogicUnit/registers[24][18]_i_34/O
                         net (fo=2, routed)           0.307    10.468    inst_LogicUnit/registers[24][18]_i_34_n_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I4_O)        0.331    10.799 r  inst_LogicUnit/registers[24][18]_i_17/O
                         net (fo=1, routed)           0.640    11.439    inst_LogicUnit/registers[24][18]_i_17_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.563 f  inst_LogicUnit/registers[24][18]_i_7/O
                         net (fo=1, routed)           0.444    12.007    inst_LogicUnit/registers[24][18]_i_7_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.131 r  inst_LogicUnit/registers[24][18]_i_3/O
                         net (fo=31, routed)          1.617    13.748    inst_LogicUnit/registers[24][18]_i_3_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.124    13.872 r  inst_LogicUnit/registers[24][18]_i_1/O
                         net (fo=1, routed)           0.000    13.872    inst_LogicUnit/registers[24]1_out[18]
    SLICE_X4Y45          FDRE                                         r  inst_LogicUnit/registers_reg[24][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.510    14.300    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  inst_LogicUnit/registers_reg[24][18]/C
                         clock pessimism              0.242    14.542    
                         clock uncertainty           -0.035    14.506    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.029    14.535    inst_LogicUnit/registers_reg[24][18]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 1.852ns (19.879%)  route 7.465ns (80.121%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.624     4.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  inst_LogicUnit/rs1_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.080 r  inst_LogicUnit/rs1_val_reg[18]/Q
                         net (fo=35, routed)          2.514     7.594    inst_LogicUnit/rs1_val[18]
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.152     7.746 r  inst_LogicUnit/registers[24][18]_i_39/O
                         net (fo=3, routed)           0.571     8.317    inst_LogicUnit/registers[24][18]_i_39_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.326     8.643 r  inst_LogicUnit/registers[24][18]_i_38/O
                         net (fo=3, routed)           1.365    10.008    inst_LogicUnit/registers[24][18]_i_38_n_0
    SLICE_X18Y25         LUT3 (Prop_lut3_I0_O)        0.153    10.161 f  inst_LogicUnit/registers[24][18]_i_34/O
                         net (fo=2, routed)           0.307    10.468    inst_LogicUnit/registers[24][18]_i_34_n_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I4_O)        0.331    10.799 r  inst_LogicUnit/registers[24][18]_i_17/O
                         net (fo=1, routed)           0.640    11.439    inst_LogicUnit/registers[24][18]_i_17_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.563 f  inst_LogicUnit/registers[24][18]_i_7/O
                         net (fo=1, routed)           0.444    12.007    inst_LogicUnit/registers[24][18]_i_7_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.131 r  inst_LogicUnit/registers[24][18]_i_3/O
                         net (fo=31, routed)          1.623    13.754    inst_LogicUnit/registers[24][18]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.124    13.878 r  inst_LogicUnit/registers[28][18]_i_1/O
                         net (fo=1, routed)           0.000    13.878    inst_LogicUnit/registers[28][18]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  inst_LogicUnit/registers_reg[28][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.510    14.300    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  inst_LogicUnit/registers_reg[28][18]/C
                         clock pessimism              0.228    14.528    
                         clock uncertainty           -0.035    14.492    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.077    14.569    inst_LogicUnit/registers_reg[28][18]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[18][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 1.844ns (20.042%)  route 7.357ns (79.958%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.624     4.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  inst_LogicUnit/rs1_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.080 r  inst_LogicUnit/rs1_val_reg[18]/Q
                         net (fo=35, routed)          2.514     7.594    inst_LogicUnit/rs1_val[18]
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.152     7.746 r  inst_LogicUnit/registers[24][18]_i_39/O
                         net (fo=3, routed)           0.571     8.317    inst_LogicUnit/registers[24][18]_i_39_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.326     8.643 r  inst_LogicUnit/registers[24][18]_i_38/O
                         net (fo=3, routed)           0.601     9.244    inst_LogicUnit/registers[24][18]_i_38_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.150     9.394 f  inst_LogicUnit/registers[24][16]_i_24/O
                         net (fo=2, routed)           1.076    10.471    inst_LogicUnit/registers[24][16]_i_24_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.326    10.797 r  inst_LogicUnit/registers[24][16]_i_17/O
                         net (fo=1, routed)           0.801    11.598    inst_LogicUnit/registers[24][16]_i_17_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I2_O)        0.124    11.722 f  inst_LogicUnit/registers[24][16]_i_7/O
                         net (fo=1, routed)           0.296    12.018    inst_LogicUnit/registers[24][16]_i_7_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.142 r  inst_LogicUnit/registers[24][16]_i_2/O
                         net (fo=31, routed)          1.496    13.638    inst_LogicUnit/registers[24][16]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.762 r  inst_LogicUnit/registers[18][16]_i_1/O
                         net (fo=1, routed)           0.000    13.762    inst_LogicUnit/registers[18][16]_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  inst_LogicUnit/registers_reg[18][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.443    14.233    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  inst_LogicUnit/registers_reg[18][16]/C
                         clock pessimism              0.228    14.461    
                         clock uncertainty           -0.035    14.425    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.029    14.454    inst_LogicUnit/registers_reg[18][16]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  0.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.734%)  route 0.251ns (66.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.557     1.557    CLK_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  progRam_Data_In_Bytes_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.128     1.685 r  progRam_Data_In_Bytes_reg[6][7]/Q
                         net (fo=4, routed)           0.251     1.937    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.868     1.955    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.635    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     1.878    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.612%)  route 0.278ns (66.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.554     1.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X25Y21         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  inst_LogicUnit/o_DM_Data_reg[24]/Q
                         net (fo=4, routed)           0.278     1.974    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.869     1.956    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.616    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.912    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.403%)  route 0.255ns (66.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.557     1.557    CLK_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  progRam_Data_In_Bytes_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.128     1.685 r  progRam_Data_In_Bytes_reg[6][5]/Q
                         net (fo=4, routed)           0.255     1.940    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.868     1.955    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.635    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     1.878    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.916%)  route 0.287ns (67.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.555     1.555    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y20         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  inst_LogicUnit/o_DM_Data_reg[29]/Q
                         net (fo=4, routed)           0.287     1.984    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.874     1.961    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.621    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.089%)  route 0.172ns (54.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.563     1.563    <hidden>
    SLICE_X9Y4           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.704 r  <hidden>
                         net (fo=3, routed)           0.172     1.876    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.874     1.961    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.339     1.622    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.805    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.203%)  route 0.289ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.556     1.556    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y19         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  inst_LogicUnit/o_DM_Data_reg[28]/Q
                         net (fo=4, routed)           0.289     2.009    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.869     1.956    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.636    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.932    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.982%)  route 0.300ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.560     1.560    CLK_IBUF_BUFG
    SLICE_X24Y15         FDRE                                         r  progRam_Data_In_Bytes_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  progRam_Data_In_Bytes_reg[3][2]/Q
                         net (fo=4, routed)           0.300     2.001    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.871     1.958    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.914    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.463%)  route 0.312ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.556     1.556    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y19         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  inst_LogicUnit/o_DM_Data_reg[30]/Q
                         net (fo=4, routed)           0.312     2.032    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.869     1.956    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.636    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.932    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.298%)  route 0.329ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.556     1.556    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y19         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  inst_LogicUnit/o_DM_Data_reg[28]/Q
                         net (fo=4, routed)           0.329     2.049    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.874     1.961    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.641    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.937    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.057%)  route 0.220ns (60.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.563     1.563    <hidden>
    SLICE_X9Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.704 r  <hidden>
                         net (fo=3, routed)           0.220     1.924    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.875     1.962    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.339     1.623    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.806    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14   FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14   FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y21  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14   FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14   FSM_sequential_progRam_Uart_State_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 4.116ns (53.843%)  route 3.529ns (46.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.625     4.563    CLK_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     4.982 r  LED_reg[0]/Q
                         net (fo=1, routed)           3.529     8.510    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.697    12.208 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.208    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.169ns (55.263%)  route 3.375ns (44.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.625     4.563    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     5.041 r  LED_reg[1]/Q
                         net (fo=1, routed)           3.375     8.415    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.691    12.106 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.106    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 4.036ns (53.807%)  route 3.465ns (46.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.625     4.563    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.081 r  LED_reg[3]/Q
                         net (fo=1, routed)           3.465     8.545    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    12.063 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.063    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.130ns (56.798%)  route 3.141ns (43.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.558     4.496    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     5.014 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.973     5.987    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.168     8.279    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    11.767 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    11.767    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 3.976ns (56.972%)  route 3.003ns (43.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.624     4.562    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.018 r  LED_reg[2]/Q
                         net (fo=1, routed)           3.003     8.021    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    11.541 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.541    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.965ns (65.686%)  route 2.071ns (34.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.613     4.550    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           2.071     7.078    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.587 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.587    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.989ns (68.235%)  route 1.857ns (31.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.611     4.548    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.004 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.857     6.861    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.394 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.394    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 3.959ns (67.932%)  route 1.869ns (32.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.611     4.548    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.004 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.869     6.873    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.376 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.376    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.960ns (68.090%)  route 1.856ns (31.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.611     4.548    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.004 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.856     6.860    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.364 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.364    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.985ns (69.786%)  route 1.725ns (30.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.613     4.550    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.725     6.731    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.260 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.260    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.367ns (79.368%)  route 0.355ns (20.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.355     2.082    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.308 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.308    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.371ns (78.961%)  route 0.365ns (21.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.365     2.092    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.321 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.321    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.346ns (76.399%)  route 0.416ns (23.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.416     2.142    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.348 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.345ns (75.911%)  route 0.427ns (24.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.427     2.153    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.357 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.357    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.375ns (76.946%)  route 0.412ns (23.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.412     2.138    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.372 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.351ns (73.293%)  route 0.492ns (26.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.492     2.219    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.429 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.429    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.362ns (61.438%)  route 0.855ns (38.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.855     2.582    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.804 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.804    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.398ns (60.777%)  route 0.902ns (39.223%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.560     1.560    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.164     1.724 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=8, routed)           0.308     2.032    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X10Y10         LUT2 (Prop_lut2_I1_O)        0.045     2.077 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.594     2.672    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.189     3.861 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.383ns (55.434%)  route 1.112ns (44.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.587     1.587    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.751 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.112     2.863    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     4.081 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.081    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.422ns (56.702%)  route 1.086ns (43.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.587     1.587    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.148     1.735 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.086     2.821    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.274     4.094 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.094    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.629ns  (logic 1.576ns (27.996%)  route 4.053ns (72.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           3.211     4.663    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.787 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.842     5.629    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.505     4.295    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.629ns  (logic 1.576ns (27.996%)  route 4.053ns (72.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           3.211     4.663    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.787 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.842     5.629    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.505     4.295    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.629ns  (logic 1.576ns (27.996%)  route 4.053ns (72.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           3.211     4.663    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.787 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.842     5.629    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.505     4.295    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.584ns (28.552%)  route 3.964ns (71.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           3.179     4.639    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.763 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.786     5.549    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.505     4.295    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.584ns (28.552%)  route 3.964ns (71.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           3.179     4.639    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.763 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.786     5.549    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.505     4.295    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.584ns (28.552%)  route 3.964ns (71.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           3.179     4.639    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.763 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.786     5.549    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.505     4.295    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.584ns (28.731%)  route 3.928ns (71.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           2.964     4.423    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.547 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.965     5.512    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.584ns (28.731%)  route 3.928ns (71.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           2.964     4.423    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.547 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.965     5.512    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.584ns (28.731%)  route 3.928ns (71.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           2.964     4.423    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.547 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.965     5.512    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.576ns (28.701%)  route 3.915ns (71.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           3.211     4.663    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.787 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.704     5.491    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        1.506     4.296    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.274ns (22.007%)  route 0.971ns (77.993%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          0.971     1.200    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.245 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.245    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X17Y7          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.319ns (24.443%)  route 0.986ns (75.557%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          0.830     1.059    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X15Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.104 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.156     1.260    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.305 r  Inst_UART_RX_CTRL/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.305    Inst_UART_RX_CTRL/r_Clk_Count[1]_i_1_n_0
    SLICE_X15Y6          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.832     1.919    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.274ns (19.893%)  route 1.103ns (80.107%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.103     1.332    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.377 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.377    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.274ns (19.783%)  route 1.111ns (80.217%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.111     1.340    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.385 r  Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.385    Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.274ns (19.712%)  route 1.116ns (80.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.116     1.345    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.390 r  Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.390    Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.274ns (19.712%)  route 1.116ns (80.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.116     1.345    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.390 r  Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.390    Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.274ns (19.460%)  route 1.134ns (80.540%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.134     1.363    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.408 r  Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.408    Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.274ns (18.684%)  route 1.192ns (81.316%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.192     1.421    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.466 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.466    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.274ns (18.297%)  route 1.223ns (81.703%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.223     1.452    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.497 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.497    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.274ns (17.920%)  route 1.255ns (82.080%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.255     1.484    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.529 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.529    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2179, routed)        0.830     1.917    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C





