
*** Running vivado
    with args -log design_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2017.4/data/ip'.
Command: synth_design -top design_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 404.145 ; gain = 103.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/synth/design_2.vhd:27]
INFO: [Synth 8-3491] module 'design_2_top_0_0' declared at 'c:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/ip/design_2_top_0_0/synth/design_2_top_0_0.vhd:56' bound to instance 'top_0' of component 'design_2_top_0_0' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/synth/design_2.vhd:45]
INFO: [Synth 8-638] synthesizing module 'design_2_top_0_0' [c:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/ip/design_2_top_0_0/synth/design_2_top_0_0.vhd:65]
INFO: [Synth 8-3491] module 'top' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/new/top.vhd:39' bound to instance 'U0' of component 'top' [c:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/ip/design_2_top_0_0/synth/design_2_top_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/new/top.vhd:46]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:21' bound to instance 'imem' of component 'sram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'sram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:37]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram' (1#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:37]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sram_4en' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:24' bound to instance 'dmem' of component 'sram_4en' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/new/top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'sram_4en_arch' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:75]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:21' bound to instance 'mem' of component 'sram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:78]
INFO: [Synth 8-638] synthesizing module 'sram__parameterized1' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:37]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram__parameterized1' (1#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:37]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:21' bound to instance 'mem' of component 'sram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:78]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:21' bound to instance 'mem' of component 'sram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:78]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram.vhd:21' bound to instance 'mem' of component 'sram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'sram_4en_arch' (2#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/sram_4en.vhd:75]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'core' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:23' bound to instance 'core0' of component 'core' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/new/top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'core' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:42]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'fetch' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/fetch.vhd:26' bound to instance 'fetch0' of component 'fetch' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:68]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/fetch.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'fetch' (3#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/fetch.vhd:37]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'decode' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/decode.vhd:26' bound to instance 'decode0' of component 'decode' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:87]
INFO: [Synth 8-638] synthesizing module 'decode' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/decode.vhd:44]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core_Pkg.vhd:399]
INFO: [Synth 8-3491] module 'gprf' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/gprf.vhd:25' bound to instance 'gprf0' of component 'gprf' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/decode.vhd:487]
INFO: [Synth 8-638] synthesizing module 'gprf' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/gprf.vhd:38]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dsram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/dsram.vhd:23' bound to instance 'a' of component 'dsram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/gprf.vhd:40]
INFO: [Synth 8-638] synthesizing module 'dsram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/dsram.vhd:40]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsram' (4#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/dsram.vhd:40]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dsram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/dsram.vhd:23' bound to instance 'b' of component 'dsram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/gprf.vhd:56]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dsram' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/dsram.vhd:23' bound to instance 'd' of component 'dsram' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/gprf.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'gprf' (5#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/gprf.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'decode' (6#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/decode.vhd:44]
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'execute' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/execute.vhd:26' bound to instance 'execute0' of component 'execute' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:124]
INFO: [Synth 8-638] synthesizing module 'execute' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/execute.vhd:41]
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core_Pkg.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'execute' (7#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/execute.vhd:41]
INFO: [Synth 8-3491] module 'mem' declared at 'C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/mem.vhd:32' bound to instance 'mem0' of component 'mem' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/mem.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core_Pkg.vhd:432]
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core_Pkg.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/mem.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'core' (9#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/core.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_2_top_0_0' (11#1) [c:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/ip/design_2_top_0_0/synth/design_2_top_0_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'design_2' (12#1) [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/synth/design_2.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.105 ; gain = 157.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.105 ; gain = 157.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/design_2_ooc.xdc]
Finished Parsing XDC File [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/bd/design_2/design_2_ooc.xdc]
Parsing XDC File [C:/Users/Owner/masterthesis4/masterthesis4.runs/design_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Owner/masterthesis4/masterthesis4.runs/design_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 793.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 793.168 ; gain = 492.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 793.168 ; gain = 492.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 793.168 ; gain = 492.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "is_not_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "is_not_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[imm]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][alu_op]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][alu_op]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][alu_op]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][alu_src_a]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][alu_src_a]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][alu_src_b]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][carry]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][carry]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_ex][branch_cond]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ctrl_mem][transfer_size]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_reg[flush_id]' into 'r_reg[branch]' [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/execute.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element r_reg[flush_id] was removed.  [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/core/execute.vhd:234]
INFO: [Synth 8-5545] ROM "is_not_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "is_not_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_not_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "compare" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 793.168 ; gain = 492.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 4     
	             1024 Bit         RAMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 9     
	   7 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 83    
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module dsram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 23    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "is_not_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Owner/masterthesis4/masterthesis4.srcs/sources_1/imports/mblite/trunk/hw/std/std_Pkg.vhd:230]
DSP Report: Generating DSP multiply0, operation Mode is: A*B.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A*B.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
INFO: [Synth 8-5544] ROM "U0/core0/decode0/compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/core0/decode0/compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/core0/decode0/compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/compare" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 793.168 ; gain = 492.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram:                 | ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dsram:                | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dsram:                | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dsram:                | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|execute     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 875.852 ; gain = 575.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 877.781 ; gain = 577.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram:                 | ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram__parameterized1: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dsram:                | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dsram:                | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dsram:                | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][23]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][22]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][21]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][20]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][19]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][18]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][17]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-3332] Sequential element (U0/core0/execute0/r_reg[dat_d][16]) is unused and will be removed from module design_2_top_0_0.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/imem/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/imem/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/dmem/mem[0].mem/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/dmem/mem[0].mem/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/dmem/mem[1].mem/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/dmem/mem[3].mem/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/core0/decode0/gprf0/a/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/core0/decode0/gprf0/b/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_0/U0/core0/decode0/gprf0/d/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    17|
|2     |DSP48E1    |     3|
|3     |LUT2       |    81|
|4     |LUT3       |   120|
|5     |LUT4       |   216|
|6     |LUT5       |   294|
|7     |LUT6       |   458|
|8     |MUXF7      |    54|
|9     |RAMB18E1   |     3|
|10    |RAMB18E1_1 |     3|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     1|
|13    |FDRE       |   333|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+-----------------------+------+
|      |Instance             |Module                 |Cells |
+------+---------------------+-----------------------+------+
|1     |top                  |                       |  1584|
|2     |  top_0              |design_2_top_0_0       |  1584|
|3     |    U0               |top                    |  1584|
|4     |      core0          |core                   |  1545|
|5     |        decode0      |decode                 |  1022|
|6     |          gprf0      |gprf                   |   557|
|7     |            a        |dsram                  |   148|
|8     |            b        |dsram_2                |   351|
|9     |            d        |dsram_3                |    58|
|10    |        execute0     |execute                |   211|
|11    |        fetch0       |fetch                  |    30|
|12    |        mem0         |mem                    |   281|
|13    |      dmem           |sram_4en_arch          |    13|
|14    |        \mem[0].mem  |sram__parameterized1   |    11|
|15    |        \mem[1].mem  |sram__parameterized1_0 |     1|
|16    |        \mem[3].mem  |sram__parameterized1_1 |     1|
|17    |      imem           |sram                   |    26|
+------+---------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 961.906 ; gain = 661.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 961.906 ; gain = 326.516
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 961.906 ; gain = 661.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 961.906 ; gain = 671.289
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/masterthesis4/masterthesis4.runs/design_2_synth_1/design_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_utilization_synth.rpt -pb design_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 961.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 15:03:14 2018...
