v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 49200 43300 1 0 0 74HC4020.sym
{
T 49100 44500 5 10 0 0 0 0 1
footprint=TSSOP16
T 50000 45500 5 10 1 1 0 0 1
refdes=U6
}
C 54200 42000 1 0 1 PCA6416.sym
{
T 53405 46600 5 10 1 1 0 6 1
refdes=U7
T 54100 43600 5 10 0 0 0 6 1
footprint=TSSOP24
}
N 50900 45600 51000 45600 4
N 51000 45600 51000 46700 4
N 51000 46700 52500 46700 4
N 50900 45400 51100 45400 4
N 51100 45400 51100 45800 4
N 52500 45800 51100 45800 4
N 50900 45200 51200 45200 4
N 51200 45200 51200 45500 4
N 51200 45500 52500 45500 4
N 50900 45000 51300 45000 4
N 51300 45000 51300 45200 4
N 51300 45200 52500 45200 4
N 50900 44600 52500 44600 4
N 50900 44400 51600 44400 4
N 51600 44400 51600 44300 4
N 51600 44300 52500 44300 4
N 50900 44200 51500 44200 4
N 51500 44200 51500 44000 4
N 51500 44000 52500 44000 4
N 50900 44000 51400 44000 4
N 51400 44000 51400 43700 4
N 51400 43700 52500 43700 4
N 50900 43800 51300 43800 4
N 51300 43800 51300 43400 4
N 51300 43400 52500 43400 4
N 50900 43600 51200 43600 4
N 51200 43600 51200 43100 4
N 51200 43100 52500 43100 4
N 50900 43400 51000 43400 4
N 51000 43400 51000 42800 4
N 51000 42800 52500 42800 4
C 52200 46200 1 270 0 gnd-1.sym
C 52200 46500 1 270 0 gnd-1.sym
N 52500 42500 51900 42500 4
N 51900 42500 51900 46900 4
N 51900 46900 49200 46900 4
N 49200 46900 49200 45600 4
N 49200 45600 49300 45600 4
C 49000 42900 1 0 0 gnd-1.sym
C 48900 43800 1 0 0 vcc-1.sym
N 49100 43800 49100 43600 4
N 49100 43600 49300 43600 4
N 49300 43400 49100 43400 4
N 49100 43400 49100 43200 4
C 54600 44100 1 0 0 gnd-1.sym
N 54100 44900 54700 44900 4
N 54700 44900 54700 44400 4
N 54700 44600 54100 44600 4
C 55500 44400 1 180 0 vcc-1.sym
N 54100 45500 55300 45500 4
N 55300 44400 55300 46100 4
N 55300 45200 54100 45200 4
C 54200 45700 1 0 0 resistor_1206.sym
{
T 54400 46600 5 10 0 0 0 0 1
device=RESISTOR
T 55350 45700 5 10 1 1 0 0 1
refdes=RPU_I/O_RES
T 54400 46400 5 10 0 0 0 0 1
footprint=0805
T 55350 45500 5 10 1 1 0 0 1
value=10k
}
N 54200 45800 54100 45800 4
N 55100 45800 55300 45800 4
N 56000 46400 54100 46400 4
{
T 55500 46400 5 10 1 1 0 0 1
netname=SCL
}
N 56000 46700 54100 46700 4
{
T 55500 46700 5 10 1 1 0 0 1
netname=SDA
}
C 54200 46000 1 0 0 resistor_1206.sym
{
T 54400 46900 5 10 0 0 0 0 1
device=RESISTOR
T 55350 46100 5 10 1 1 0 0 1
refdes=RPU_I/O_INT
T 54400 46700 5 10 0 0 0 0 1
footprint=0805
T 55350 45900 5 10 1 1 0 0 1
value=10k
}
N 54100 46100 54200 46100 4
N 55100 46100 55300 46100 4
C 52200 42300 1 270 0 gnd-1.sym
N 50900 44800 51600 44800 4
N 51600 44800 51600 44900 4
N 51600 44900 52500 44900 4
N 48000 45400 49300 45400 4
{
T 48100 45200 5 10 1 1 0 0 1
netname=COMP_OUT
}
N 48500 48200 48500 48500 4
N 48500 49700 48500 49400 4
C 49300 49400 1 270 0 capacitor_0805.sym
{
T 50400 49200 5 10 0 0 270 0 1
device=CAPACITOR
T 49950 48550 5 10 1 1 90 0 1
refdes=CBP_I/O_I2C
T 50600 49200 5 10 0 0 270 0 1
symversion=0.1
T 50200 49200 5 10 0 0 270 0 1
footprint=0805
T 50150 48550 5 10 1 1 90 0 1
value=100nF
}
C 50300 49400 1 270 0 capacitor_0805.sym
{
T 51400 49200 5 10 0 0 270 0 1
device=CAPACITOR
T 50950 48550 5 10 1 1 90 0 1
refdes=CBP_I/O
T 51600 49200 5 10 0 0 270 0 1
symversion=0.1
T 51200 49200 5 10 0 0 270 0 1
footprint=0805
T 51150 48550 5 10 1 1 90 0 1
value=100nF
}
N 49500 48200 49500 48500 4
N 50500 48200 50500 48500 4
N 50500 49400 50500 49700 4
N 49500 49400 49500 49700 4
C 48300 49400 1 270 0 capacitor_0805.sym
{
T 48950 48550 5 10 1 1 90 0 1
refdes=CBP_CTR
T 49150 48550 5 10 1 1 90 0 1
value=100nF
T 49400 49200 5 10 0 0 270 0 1
device=CAPACITOR
T 49600 49200 5 10 0 0 270 0 1
symversion=0.1
T 49200 49200 5 10 0 0 270 0 1
footprint=0805
}
C 47900 48300 1 270 0 gnd-1.sym
C 48200 49500 1 90 0 vcc-1.sym
N 48200 48200 52500 48200 4
N 48200 49700 52500 49700 4
C 55600 47400 1 90 0 resistor_1206.sym
{
T 54700 47600 5 10 0 0 90 0 1
device=RESISTOR
T 55100 47650 5 10 1 1 90 0 1
refdes=RPU_SCL2
T 54900 47600 5 10 0 0 90 0 1
footprint=0805
T 55300 47650 5 10 1 1 90 0 1
value=10k
}
C 54700 47400 1 90 0 resistor_1206.sym
{
T 53800 47600 5 10 0 0 90 0 1
device=RESISTOR
T 54200 47650 5 10 1 1 90 0 1
refdes=RPU_SDA2
T 54000 47600 5 10 0 0 90 0 1
footprint=0805
T 54400 47650 5 10 1 1 90 0 1
value=10k
}
N 55500 46400 55500 47400 4
N 54600 46700 54600 47400 4
C 56000 49200 1 270 0 vcc-1.sym
N 54600 48300 54600 49000 4
N 54600 49000 56000 49000 4
N 55500 48300 55500 49000 4
C 43200 48300 1 0 0 MAX5217.sym
{
T 44095 49100 5 10 1 1 0 0 1
refdes=U8
T 43400 50200 5 10 0 0 0 0 1
footprint=MSOP8
}
C 42500 42600 1 0 0 MAX4040.sym
{
T 39100 44000 5 10 0 0 180 8 1
device=OPAMP
T 42700 43500 5 10 1 1 180 8 1
refdes=U9
T 39100 43600 5 10 0 0 180 8 1
footprint=SOT25
T 39100 44200 5 10 0 0 180 8 1
symversion=0.2
}
C 42800 43500 1 0 0 vcc-1.sym
N 43000 43500 43000 43400 4
N 43000 42600 43000 42500 4
C 45300 42200 1 270 0 resistor_0805.sym
{
T 46200 42000 5 10 0 0 270 0 1
device=RESISTOR
T 45800 41950 5 10 1 1 270 0 1
refdes=RE_Q0
T 46000 42000 5 10 0 0 270 0 1
footprint=0805
T 45600 41950 5 10 1 1 270 0 1
value=4.7k
}
C 45300 44500 1 270 0 resistor_0805.sym
{
T 46200 44300 5 10 0 0 270 0 1
device=RESISTOR
T 45800 44250 5 10 1 1 270 0 1
refdes=RC_Q0
T 46000 44300 5 10 0 0 270 0 1
footprint=0805
T 45600 44250 5 10 1 1 270 0 1
value=100k
}
C 43700 42900 1 0 0 resistor_0805.sym
{
T 43900 43800 5 10 0 0 0 0 1
device=RESISTOR
T 43950 43400 5 10 1 1 0 0 1
refdes=RB_Q0
T 43900 43600 5 10 0 0 0 0 1
footprint=0805
T 43950 43200 5 10 1 1 0 0 1
value=1k
}
C 45600 44500 1 0 0 resistor_0805.sym
{
T 45800 45400 5 10 0 0 0 0 1
device=RESISTOR
T 45850 45000 5 10 1 1 0 0 1
refdes=RPU_Q1
T 45800 45200 5 10 0 0 0 0 1
footprint=0805
T 45850 44800 5 10 1 1 0 0 1
value=4.7k
}
N 43500 43000 43700 43000 4
N 44600 43000 44800 43000 4
N 45400 42200 45400 42500 4
N 45400 41100 45400 41300 4
C 44400 42200 1 270 0 capacitor_0805.sym
{
T 45500 42000 5 10 0 0 270 0 1
device=CAPACITOR
T 45050 41950 5 10 1 1 270 0 1
refdes=CBP_Q0
T 45700 42000 5 10 0 0 270 0 1
symversion=0.1
T 45300 42000 5 10 0 0 270 0 1
footprint=0805
T 44850 41950 5 10 1 1 270 0 1
value=100nF
}
N 44600 42400 45400 42400 4
N 44600 41100 44600 41300 4
N 45400 44800 45400 44500 4
N 45400 43600 45400 43500 4
C 46500 44400 1 270 0 capacitor_0805.sym
{
T 47600 44200 5 10 0 0 270 0 1
device=CAPACITOR
T 47150 44150 5 10 1 1 270 0 1
refdes=CBP_HV
T 47800 44200 5 10 0 0 270 0 1
symversion=0.1
T 47400 44200 5 10 0 0 270 0 1
footprint=0805
T 46950 44150 5 10 1 1 270 0 1
value=100nF
}
N 45900 45400 47300 45400 4
{
T 46800 45400 5 10 1 1 0 0 1
netname=VBIN
}
N 45600 44600 45400 44600 4
N 46500 44600 46700 44600 4
N 44900 45400 41500 45400 4
C 42900 42200 1 0 0 gnd-1.sym
N 44600 42400 44600 42200 4
N 46700 44400 46700 45400 4
C 46600 40600 1 0 0 gnd-1.sym
N 42300 46300 45800 46300 4
N 42300 42200 42300 46300 4
N 42300 42800 42500 42800 4
C 42100 42200 1 270 0 capacitor_0805.sym
{
T 43200 42000 5 10 0 0 270 0 1
device=CAPACITOR
T 42750 41950 5 10 1 1 270 0 1
refdes=CBP_INT
T 43400 42000 5 10 0 0 270 0 1
symversion=0.1
T 43000 42000 5 10 0 0 270 0 1
footprint=0805
T 42550 41950 5 10 1 1 270 0 1
value=100nF
}
N 42300 41100 42300 41300 4
N 46700 40900 46700 43500 4
N 40400 41100 46700 41100 4
C 41400 42600 1 270 0 resistor_0805.sym
{
T 42300 42400 5 10 0 0 270 0 1
device=RESISTOR
T 41900 42350 5 10 1 1 270 0 1
refdes=R0
T 42100 42400 5 10 0 0 270 0 1
footprint=0805
T 41700 42350 5 10 1 1 270 0 1
value=18k
}
C 41400 44200 1 270 0 resistor_0805.sym
{
T 42300 44000 5 10 0 0 270 0 1
device=RESISTOR
T 41900 43950 5 10 1 1 270 0 1
refdes=R1
T 42100 44000 5 10 0 0 270 0 1
footprint=0805
T 41700 43950 5 10 1 1 270 0 1
value=330k
}
C 41400 45300 1 270 0 resistor_0805.sym
{
T 42300 45100 5 10 0 0 270 0 1
device=RESISTOR
T 41900 45050 5 10 1 1 270 0 1
refdes=R2
T 42100 45100 5 10 0 0 270 0 1
footprint=0805
T 41700 45050 5 10 1 1 270 0 1
value=270k
}
N 41500 41100 41500 41700 4
N 41500 42600 41500 43300 4
N 42500 43200 41500 43200 4
N 41500 44200 41500 44400 4
N 41500 45300 41500 45500 4
N 45800 46300 45800 49000 4
N 45800 49000 45200 49000 4
C 41400 46400 1 270 0 resistor_0805.sym
{
T 42300 46200 5 10 0 0 270 0 1
device=RESISTOR
T 41900 46150 5 10 1 1 270 0 1
refdes=R3
T 42100 46200 5 10 0 0 270 0 1
footprint=0805
T 41700 46150 5 10 1 1 270 0 1
value=10k
}
C 41400 47500 1 270 0 resistor_0805.sym
{
T 42300 47300 5 10 0 0 270 0 1
device=RESISTOR
T 41900 47250 5 10 1 1 270 0 1
refdes=R4
T 42100 47300 5 10 0 0 270 0 1
footprint=0805
T 41700 47250 5 10 1 1 270 0 1
value=10k
}
N 41500 46400 41500 46600 4
N 41500 47500 41500 48000 4
{
T 41600 47700 5 10 1 1 0 0 1
netname=VB
}
C 40400 46300 1 0 0 capacitor_0805.sym
{
T 40600 47400 5 10 0 0 0 0 1
device=CAPACITOR
T 40650 46950 5 10 1 1 0 0 1
refdes=C0
T 40600 47600 5 10 0 0 0 0 1
symversion=0.1
T 40600 47200 5 10 0 0 0 0 1
footprint=0805
T 40650 46750 5 10 1 1 0 0 1
value=100nF
}
C 40400 45200 1 0 0 capacitor_0805.sym
{
T 40600 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 40650 45850 5 10 1 1 0 0 1
refdes=C1
T 40600 46500 5 10 0 0 0 0 1
symversion=0.1
T 40600 46100 5 10 0 0 0 0 1
footprint=0805
T 40650 45650 5 10 1 1 0 0 1
value=100nF
}
N 41500 45400 41300 45400 4
N 41500 46500 41300 46500 4
N 40400 41100 40400 46500 4
C 44300 45400 1 0 0 testpt-1.sym
{
T 44300 45900 5 8 1 1 180 0 1
refdes=TP_UBIAS
T 44700 46300 5 10 0 0 0 0 1
device=TESTPOINT
T 44700 46100 5 10 0 0 0 0 1
footprint=SIP1
}
N 43200 48700 42500 48700 4
{
T 42600 48700 5 10 1 1 0 0 1
netname=SDA
}
N 43200 49000 42500 49000 4
{
T 42600 49000 5 10 1 1 0 0 1
netname=SCL
}
N 43200 49300 42800 49300 4
N 42800 49300 42800 50400 4
N 45200 49300 45700 49300 4
N 45700 49300 45700 50300 4
N 45700 50300 42800 50300 4
C 42600 50400 1 0 0 vcc-1.sym
C 45500 50700 1 180 0 gnd-1.sym
N 45200 49600 45400 49600 4
N 45400 49600 45400 50400 4
N 43200 49600 42800 49600 4
C 51300 49400 1 270 0 capacitor_0805.sym
{
T 52400 49200 5 10 0 0 270 0 1
device=CAPACITOR
T 51950 48550 5 10 1 1 90 0 1
refdes=CBP_HVREG_VCC
T 52600 49200 5 10 0 0 270 0 1
symversion=0.1
T 52200 49200 5 10 0 0 270 0 1
footprint=0805
T 52150 48550 5 10 1 1 90 0 1
value=100nF
}
C 52300 49400 1 270 0 capacitor_0805.sym
{
T 53400 49200 5 10 0 0 270 0 1
device=CAPACITOR
T 52950 48550 5 10 1 1 90 0 1
refdes=CBP_HVREG_REF
T 53600 49200 5 10 0 0 270 0 1
symversion=0.1
T 53200 49200 5 10 0 0 270 0 1
footprint=0805
T 53150 48550 5 10 1 1 90 0 1
value=100nF
}
N 52500 49700 52500 49400 4
N 52500 48500 52500 48200 4
N 51500 48200 51500 48500 4
N 51500 49400 51500 49700 4
C 40000 40000 1 0 0 title-B.sym
T 50000 40400 5 10 1 0 0 0 1
proto.sch
T 50000 40100 5 10 1 0 0 0 1
3
T 50000 40700 5 10 1 0 0 0 1
MPPC_S Prototype
T 53900 40100 5 10 1 0 0 0 1
Weinstock, Lars Steffen, BSc RWTH
T 53900 40400 5 10 1 0 0 0 1
1
T 51500 40100 5 10 1 0 0 0 1
3
T 49300 50400 5 10 1 0 0 0 1
BYPASS CAPACITORS
T 42900 46800 5 10 1 0 0 0 1
VOLTAGE REGULATOR
C 44800 42500 1 0 0 NPN.sym
{
T 45700 43000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45700 43000 5 10 1 1 0 0 1
refdes=Q0
T 44795 42495 5 10 0 1 0 0 1
footprint=SOT23
}
C 45900 44800 1 90 0 PNP.sym
{
T 45400 45700 5 10 0 0 90 0 1
device=PNP_TRANSISTOR
T 45600 45900 5 10 1 1 180 0 1
refdes=Q1
T 45900 44800 5 10 0 0 0 0 1
footprint=SOT23
}
