[2025-09-17 22:58:01] START suite=cs trace=cloud9_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2660176 heartbeat IPC: 3.759 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4927093 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4927093 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4927094 heartbeat IPC: 4.411 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 16889087 heartbeat IPC: 0.836 cumulative IPC: 0.836 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 28897288 heartbeat IPC: 0.8328 cumulative IPC: 0.8344 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 40889973 heartbeat IPC: 0.8338 cumulative IPC: 0.8342 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 52865253 heartbeat IPC: 0.8351 cumulative IPC: 0.8344 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 64871520 heartbeat IPC: 0.8329 cumulative IPC: 0.8341 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 76760593 heartbeat IPC: 0.8411 cumulative IPC: 0.8353 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 88700990 heartbeat IPC: 0.8375 cumulative IPC: 0.8356 (Simulation time: 00 hr 08 min 39 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 100657883 heartbeat IPC: 0.8363 cumulative IPC: 0.8357 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 112653259 heartbeat IPC: 0.8337 cumulative IPC: 0.8355 (Simulation time: 00 hr 10 min 49 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 119749338 cumulative IPC: 0.8351 (Simulation time: 00 hr 11 min 54 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 119749338 cumulative IPC: 0.8351 (Simulation time: 00 hr 11 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8351 instructions: 100000003 cycles: 119749338
CPU 0 Branch Prediction Accuracy: 96.36% MPKI: 0.6335 Average ROB Occupancy at Mispredict: 950.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6308
BRANCH_INDIRECT: 0.00028
BRANCH_CONDITIONAL: 0.00242
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 99978
LQ_STALL: 0
SQ_STALL: 468


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 115.65131
REPLAY_LOAD: 68.17701
NON_REPLAY_LOAD: 43.55706

== Total ==
ADDR_TRANS: 17579
REPLAY_LOAD: 37361
NON_REPLAY_LOAD: 45038

== Counts ==
ADDR_TRANS: 152
REPLAY_LOAD: 548
NON_REPLAY_LOAD: 1034

cpu0->cpu0_STLB TOTAL        ACCESS:     229353 HIT:     193157 MISS:      36196 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     229353 HIT:     193157 MISS:      36196 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 208.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     571160 HIT:     242153 MISS:     329007 MSHR_MERGE:        406
cpu0->cpu0_L2C LOAD         ACCESS:     282755 HIT:      62620 MISS:     220135 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       1750 HIT:       1578 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     112268 HIT:      71710 MISS:      40558 MSHR_MERGE:        406
cpu0->cpu0_L2C WRITE        ACCESS:     100302 HIT:     100220 MISS:         82 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      74085 HIT:       6025 MISS:      68060 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      82158 ISSUED:      82158 USEFUL:      36471 USELESS:        576
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12382582 HIT:   12382492 MISS:         90 MSHR_MERGE:         22
cpu0->cpu0_L1I LOAD         ACCESS:   12382582 HIT:   12382492 MISS:         90 MSHR_MERGE:         22
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 158.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19889369 HIT:   19440876 MISS:     448493 MSHR_MERGE:      59861
cpu0->cpu0_L1D LOAD         ACCESS:   13363159 HIT:   13022851 MISS:     340308 MSHR_MERGE:      57621
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     268929 HIT:     238678 MISS:      30251 MSHR_MERGE:        141
cpu0->cpu0_L1D WRITE        ACCESS:    6180381 HIT:    6176727 MISS:       3654 MSHR_MERGE:       1904
cpu0->cpu0_L1D TRANSLATION  ACCESS:      76900 HIT:       2620 MISS:      74280 MSHR_MERGE:        195
cpu0->cpu0_L1D PREFETCH REQUESTED:     268929 ISSUED:     268929 USEFUL:      29494 USELESS:        608
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10569396 HIT:   10569322 MISS:         74 MSHR_MERGE:         33
cpu0->cpu0_ITLB LOAD         ACCESS:   10569396 HIT:   10569322 MISS:         74 MSHR_MERGE:         33
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 367.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19436632 HIT:   19173949 MISS:     262683 MSHR_MERGE:      33371
cpu0->cpu0_DTLB LOAD         ACCESS:   19436632 HIT:   19173949 MISS:     262683 MSHR_MERGE:      33371
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 37.39 cycles
cpu0->LLC TOTAL        ACCESS:     421983 HIT:     175894 MISS:     246089 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     220135 HIT:      48675 MISS:     171460 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        172 HIT:         16 MISS:        156 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40152 HIT:       9008 MISS:      31144 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      93464 HIT:      93343 MISS:        121 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      68060 HIT:      24852 MISS:      43208 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.55 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        293
  ROW_BUFFER_MISS:     245673
  AVG DBUS CONGESTED CYCLE: 8.155
Channel 0 WQ ROW_BUFFER_HIT:      14045
  ROW_BUFFER_MISS:      67836
  FULL:          0
Channel 0 REFRESHES ISSUED:       9979

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        86500        32591        29666        55810
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19          549         1678         3485
  STLB miss resolved @ L2C                0          127          832         2751         6115
  STLB miss resolved @ LLC                0           83         1663         4729        21018
  STLB miss resolved @ MEM                0           80         2565        21157        39914

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 25            0            0            0            5
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            0            0            0           10
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                4            0            0            0            7
  STLB miss resolved @ MEM               33            2            0            2           56
[2025-09-17 23:09:56] END   suite=cs trace=cloud9_phase1_core2 (rc=0)
