(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire7;
  wire signed [(3'h7):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (~$signed(wire2));
  assign wire5 = wire1[(3'h4):(2'h3)];
  assign wire6 = (+(wire0 ?
                     $unsigned(wire0[(3'h4):(3'h4)]) : wire1[(2'h3):(1'h1)]));
  assign wire7 = (8'ha0);
endmodule