Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: system_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : system_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/studium/ies-project/projects/xupv5_final/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <structure>) compiled.
Compiling vhdl file "H:/studium/ies-project/projects/xupv5_final/system_top.vhd" in Library work.
Architecture structure of Entity system_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system_top> in library <work> (architecture <structure>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system_top> in library <work> (Architecture <structure>).
Entity <system_top> analyzed. Unit <system_top> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system_top>.
    Related source file is "H:/studium/ies-project/projects/xupv5_final/system_top.vhd".
Unit <system_top> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <system.ngc>.
Reading core <system_microblaze_0_wrapper.ngc>.
Reading core <system_mb_plb_wrapper.ngc>.
Reading core <system_ilmb_wrapper.ngc>.
Reading core <system_dlmb_wrapper.ngc>.
Reading core <system_dlmb_cntlr_wrapper.ngc>.
Reading core <system_ilmb_cntlr_wrapper.ngc>.
Reading core <system_lmb_bram_wrapper.ngc>.
Reading core <system_rs232_uart_1_wrapper.ngc>.
Reading core <system_leds_8bit_wrapper.ngc>.
Reading core <system_leds_positions_wrapper.ngc>.
Reading core <system_push_buttons_5bit_wrapper.ngc>.
Reading core <system_dip_switches_8bit_wrapper.ngc>.
Reading core <system_iic_eeprom_wrapper.ngc>.
Reading core <system_ddr2_sdram_wrapper.ngc>.
Reading core <system_hard_ethernet_mac_wrapper.ngc>.
Reading core <system_xps_timer_0_wrapper.ngc>.
Reading core <system_clock_generator_0_wrapper.ngc>.
Reading core <system_mdm_0_wrapper.ngc>.
Reading core <system_proc_sys_reset_0_wrapper.ngc>.
Reading core <system_xps_intc_0_wrapper.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <system_leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <system_push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <system_dip_switches_8bit_wrapper> for timing and area information for instance <DIP_Switches_8Bit>.
Loading core <system_iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_hard_ethernet_mac_wrapper> for timing and area information for instance <Hard_Ethernet_MAC>.
Loading core <system_xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <system> for timing and area information for instance <system_i>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system_top, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_2> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_3> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_2> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_3> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system_top.ngr
Top Level Output File Name         : system_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 175

Cell Usage :
# BELS                             : 12386
#      BUF                         : 17
#      GND                         : 22
#      INV                         : 292
#      LUT1                        : 286
#      LUT2                        : 984
#      LUT3                        : 1517
#      LUT4                        : 1425
#      LUT5                        : 2012
#      LUT6                        : 3344
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 775
#      MUXCY_L                     : 506
#      MUXF7                       : 337
#      OR3                         : 2
#      VCC                         : 17
#      XORCY                       : 769
# FlipFlops/Latches                : 12049
#      FD                          : 1422
#      FD_1                        : 11
#      FDC                         : 30
#      FDC_1                       : 5
#      FDCE                        : 42
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 1442
#      FDE_1                       : 8
#      FDP                         : 25
#      FDR                         : 3131
#      FDR_1                       : 3
#      FDRE                        : 4198
#      FDRE_1                      : 1
#      FDRS                        : 179
#      FDRSE                       : 505
#      FDRSE_1                     : 136
#      FDS                         : 523
#      FDS_1                       : 2
#      FDSE                        : 143
#      IDDR_2CLK                   : 64
#      ODDR                        : 147
# RAMS                             : 181
#      RAM16X1S                    : 32
#      RAM32M                      : 21
#      RAM32X1D                    : 68
#      RAM64M                      : 10
#      RAM64X1D                    : 2
#      RAMB16                      : 21
#      RAMB36_EXP                  : 27
# Shift Registers                  : 214
#      SRL16                       : 29
#      SRL16E                      : 52
#      SRLC16E                     : 83
#      SRLC32E                     : 50
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGCTRL                    : 1
# IO Buffers                       : 165
#      IBUF                        : 15
#      IBUFG                       : 1
#      IOBUF                       : 93
#      IOBUFDS                     : 8
#      OBUF                        : 46
#      OBUFDS                      : 2
# DSPs                             : 4
#      DSP48E                      : 4
# Others                           : 112
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      IDELAYCTRL                  : 5
#      IODELAY                     : 91
#      PLL_ADV                     : 1
#      system_hard_ethernet_mac_wrapper_blk_mem_gen_v2_7: 1
#      system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_1: 1
#      system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_2: 1
#      system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_3: 1
#      system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_4: 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           12049  out of  69120    17%  
 Number of Slice LUTs:                10449  out of  69120    15%  
    Number used as Logic:              9939  out of  69120    14%  
    Number used as Memory:              510  out of  17920     2%  
       Number used as RAM:              296
       Number used as SRL:              214

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17838
   Number with an unused Flip Flop:    5789  out of  17838    32%  
   Number with an unused LUT:          7389  out of  17838    41%  
   Number of fully used LUT-FF pairs:  4660  out of  17838    26%  
   Number of unique control sets:      1534

IO Utilization: 
 Number of IOs:                         175
 Number of bonded IOBs:                 175  out of    640    27%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               38  out of    148    25%  
    Number using Block RAM only:         38
 Number of BUFG/BUFGCTRLs:               10  out of     32    31%  
 Number of DSP48Es:                       4  out of     64     6%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                              | Clock buffer(FF name)                                                                                                                  | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                             | BUFG                                                                                                                                   | 9135  |
system_i/mdm_0/mdm_0/drck_i                                                                                                                                                                                                                               | BUFG                                                                                                                                   | 210   |
system_i/mdm_0/bscan_update1                                                                                                                                                                                                                              | BUFG                                                                                                                                   | 42    |
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                             | BUFG                                                                                                                                   | 2427  |
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                                                                                             | BUFG                                                                                                                                   | 316   |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin                                                                                                                                                                                                                 | IBUFG+BUFGCTRL                                                                                                                         | 26    |
fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin                                                                                                                                                                                                                | IBUF+IODELAY+BUFG                                                                                                                      | 218   |
system_i/RS232_Uart_1/Interrupt                                                                                                                                                                                                                           | NONE(system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_6)                                                                          | 1     |
system_i/xps_timer_0/Interrupt                                                                                                                                                                                                                            | NONE(system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                           | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
system_i/DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(system_i/DDR2_SDRAM/XST_GND:G)                                                                                                                                                                             | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)| 87    |
system_i/lmb_bram/lmb_bram/net_gnd0(system_i/lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                             | NONE(system_i/lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                         | 64    |
system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst(system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst1:O)                                                                                                                                               | NONE(system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/EMAC0CLIENTRXBADFRAME)                                                                                                       | 48    |
system_i/microblaze_0/M_AXI_IC_AWADDR<0>(system_i/microblaze_0/XST_GND:G)                                                                                                                                                                             | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                              | 40    |
system_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(system_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                               | 23    |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                          | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                   | 17    |
system_i/mdm_0/mdm_0/MDM_Core_I1/SEL_inv(system_i/mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                            | 12    |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst:Q)    | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                       | 2     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/mdm_0/bscan_update1(system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                 | BUFG(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                       | 1     |
system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                     | 1     |
system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                       | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                              | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                     | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                    | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                    | 1     |
system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or0000(system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or00001:O)                                                                                                                                   | NONE(system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                                                                                      | 1     |
system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_6_or0000(system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_6_or00001:O)                                                                                                                     | NONE(system_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_6)                                                                                                                                     | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.566ns (Maximum Frequency: 132.170MHz)
   Minimum input arrival time before clock: 6.896ns
   Maximum output required time after clock: 7.576ns
   Maximum combinational path delay: 3.575ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 7.475ns (frequency: 133.779MHz)
  Total number of paths / destination ports: 7870179 / 23711
-------------------------------------------------------------------------
Delay:               7.475ns (Levels of Logic = 18)
  Source:            system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAU->DOA13    2   2.180   1.074  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_bits<18>)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_sel_1_and00001 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_sel<1>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<5>)
     MUXCY_L:CI->LO        3   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_without_parity)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_i)
     MUXCY_L:CI->LO        4   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_request_carry_and/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request_part10)
     MUXCY_L:CI->LO        2   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_request_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_out_write_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_out_write_part10)
     MUXCY_L:CI->LO        8   0.148   0.748  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_out_write_carry_and/Using_FPGA.MUXCY_I (DCACHE_FSL_OUT_WRITE)
     end scope: 'microblaze_0'
     begin scope: 'DDR2_SDRAM'
     LUT4:I1->O           36   0.094   0.704  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL_data_wr_en1 (DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/data_exists_early_a)
     LUT6:I4->O            1   0.094   0.576  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/state_FSM_FFd2-In_SW1 (N400)
     LUT6:I4->O            1   0.094   0.000  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/state_FSM_FFd2-In_G (N1087)
     MUXF7:I1->O           2   0.254   0.715  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/state_FSM_FFd2-In (DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/state_FSM_FFd2-In)
     LUT3:I0->O            1   0.094   0.000  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a_or00001 (DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a_or0000)
     FD:D                     -0.018          DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a
    ----------------------------------------
    Total                      7.475ns (3.658ns logic, 3.817ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 311 / 259
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      system_i/mdm_0/mdm_0/drck_i falling
  Destination Clock: system_i/mdm_0/mdm_0/drck_i rising

  Data Path: system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/mdm_0/bscan_update1'
  Clock period: 7.566ns (frequency: 132.170MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.783ns (Levels of Logic = 5)
  Source:            system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      system_i/mdm_0/bscan_update1 falling
  Destination Clock: system_i/mdm_0/bscan_update1 rising

  Data Path: system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.094   0.794  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            6   0.094   1.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N5)
     LUT5:I0->O            9   0.094   0.380  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.783ns (0.962ns logic, 2.821ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 4.876ns (frequency: 205.074MHz)
  Total number of paths / destination ports: 13955 / 4332
-------------------------------------------------------------------------
Delay:               4.876ns (Levels of Logic = 5)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0 (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.789  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/pushaddr_r<10>)
     LUT4:I0->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/Empty94 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/Empty94)
     LUT5:I4->O            2   0.094   0.581  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/Empty118 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/Empty118)
     LUT3:I1->O            5   0.094   0.811  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/Empty136 (DDR2_SDRAM/NPI_RdFIFO_Empty<2>)
     LUT5:I1->O           32   0.094   0.703  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_RdFIFO_Pop1 (DDR2_SDRAM/NPI_RdFIFO_Pop<2>)
     LUT5:I3->O            5   0.094   0.358  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001)
     FDRE:CE                   0.213          DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0
    ----------------------------------------
    Total                      4.876ns (1.154ns logic, 3.722ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 falling
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Clock period: 4.113ns (frequency: 243.132MHz)
  Total number of paths / destination ports: 87 / 22
-------------------------------------------------------------------------
Delay:               4.113ns (Levels of Logic = 4)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt (FF)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.576  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt)
     LUT4:I2->O            6   0.094   0.507  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or000011 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/N0)
     LUT5:I4->O            1   0.094   0.789  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW1 (N102)
     LUT6:I2->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00001 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      4.113ns (1.420ns logic, 2.693ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Clock period: 4.320ns (frequency: 231.481MHz)
  Total number of paths / destination ports: 2206 / 491
-------------------------------------------------------------------------
Delay:               4.320ns (Levels of Logic = 4)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedSubTwo_2 (FF)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedSubTwo_2 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   1.074  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedSubTwo_2 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedSubTwo<2>)
     LUT6:I0->O            1   0.094   0.789  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr_not00011233_SW0 (N229)
     LUT6:I2->O            2   0.094   0.581  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr_not00011233 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr_not00011233)
     LUT4:I2->O            1   0.094   0.480  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr_not00011501 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/N3)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr_not00012 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkMemFullDuringWr
    ----------------------------------------
    Total                      4.320ns (1.060ns logic, 3.260ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 118 / 98
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: system_i/mdm_0/mdm_0/drck_i rising

  Data Path: system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 31730 / 690
-------------------------------------------------------------------------
Offset:              6.896ns (Levels of Logic = 9)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:dout<32> (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/COMP_RX_LENGTH_COUNTER/length_out_i_2 (FF)
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:dout<32> to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/COMP_RX_LENGTH_COUNTER/length_out_i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_3:dout<32>    5   0.000   0.995  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataOut<3>)
     LUT5:I0->O           12   0.094   1.129  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/TemacLL_SOP_n1 (Temac0Llink_SOP_n)
     end scope: 'Hard_Ethernet_MAC'
     begin scope: 'DDR2_SDRAM'
     LUT6:I0->O            4   0.094   0.496  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_rst_strb1_SW0 (N871)
     LUT5:I4->O            1   0.094   0.789  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Rem_Detect55_SW1 (N889)
     LUT6:I2->O           16   0.094   0.792  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length_Enc<3>1 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/N4)
     LUT6:I3->O            3   0.094   0.491  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length<0>1_1 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length<0>1)
     LUT6:I5->O            3   0.094   0.721  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/SDMA_RX_AddrLen_INC4_and00001 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/SDMA_RX_AddrLen_INC4)
     LUT6:I3->O            1   0.094   0.000  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/COMP_RX_LENGTH_COUNTER/length_out_i_2_not00011_G (N1071)
     MUXF7:I1->O           5   0.254   0.358  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/COMP_RX_LENGTH_COUNTER/length_out_i_2_not00011 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/COMP_RX_LENGTH_COUNTER/length_out_i_2_not0001)
     FDRE:CE                   0.213          DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/COMP_RX_LENGTH_COUNTER/length_out_i_2
    ----------------------------------------
    Total                      6.896ns (1.125ns logic, 5.771ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 480 / 345
-------------------------------------------------------------------------
Offset:              5.957ns (Levels of Logic = 8)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM:full (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0 (FF)
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM:full to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_2:full    4   0.000   0.496  Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM (Hard_Ethernet_MAC/I_TX0/sig_data_count<10>)
     LUT4:I3->O           23   0.094   1.090  Hard_Ethernet_MAC/I_TX0/lLTemac_DST_RDY_n_i1 (Temac0Llink_DST_RDY_n)
     end scope: 'Hard_Ethernet_MAC'
     begin scope: 'DDR2_SDRAM'
     LUT5:I0->O           11   0.094   0.844  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/CS_mux0007<0>141 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/N27)
     LUT5:I1->O            4   0.094   0.496  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/B16R_Pop_or00011 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/B16R_Pop)
     LUT6:I5->O            6   0.094   0.603  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos1 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_rdDataAck_Pos)
     LUT6:I4->O            4   0.094   0.496  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/PI_RdFIFO_Pop_32_bit_o (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_RdFIFO_Pop_i)
     LUT5:I4->O           32   0.094   0.703  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_RdFIFO_Pop1 (DDR2_SDRAM/NPI_RdFIFO_Pop<2>)
     LUT5:I3->O            5   0.094   0.358  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001)
     FDRE:CE                   0.213          DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0
    ----------------------------------------
    Total                      5.957ns (0.871ns logic, 5.086ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 63 / 23
-------------------------------------------------------------------------
Offset:              3.860ns (Levels of Logic = 4)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    2   0.000   0.794  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_ack_0_i)
     LUT4:I0->O            6   0.094   0.507  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or000011 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/N0)
     LUT5:I4->O            1   0.094   0.789  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW1 (N102)
     LUT6:I2->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00001 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      3.860ns (0.949ns logic, 2.911ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.364ns (Levels of Logic = 1)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP (PAD)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXFRAMEDROP    3   0.000   0.721  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/eMAC0CLIENTRXFRAMEDROP)
     LUT5:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
    ----------------------------------------
    Total                      1.364ns (0.307ns logic, 1.057ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: system_i/mdm_0/bscan_update1 rising

  Data Path: system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 3272 / 444
-------------------------------------------------------------------------
Offset:              4.522ns (Levels of Logic = 6)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1 (FF)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:rd_en (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.973  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1)
     LUT5:I0->O            1   0.094   0.480  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_rst_i_or0000_SW0_SW0 (N861)
     LUT6:I5->O           19   0.094   1.072  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_rst_i_or0000 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_rst_i)
     LUT6:I1->O            1   0.094   0.480  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i131_SW0 (N978)
     LUT6:I5->O            1   0.094   0.576  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i131 (SDMA2_RX_Dst_Rdy)
     end scope: 'DDR2_SDRAM'
     begin scope: 'Hard_Ethernet_MAC'
     LUT3:I1->O            0   0.094   0.000  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod1 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod)
    system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_3:rd_en        0.000          Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO
    ----------------------------------------
    Total                      4.522ns (0.941ns logic, 3.581ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 84 / 60
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7> (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs to fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_n<7>)
     end scope: 'DDR2_SDRAM'
     end scope: 'system_i'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 23 / 22
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (FF)
  Destination:       fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr to fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (GMII_TX_CLK_0)
     end scope: 'Hard_Ethernet_MAC'
     end scope: 'system_i'
     OBUF:I->O                 2.452          fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF (fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
     end scope: 'system_i'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Total number of paths / destination ports: 256 / 58
-------------------------------------------------------------------------
Offset:              2.207ns (Levels of Logic = 2)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 (FF)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN:dina<3> (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN:dina<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.471   0.704  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3)
     LUT2:I0->O           11   0.094   0.844  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkWriteRxFrameLength1 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkWriteRxFrameLength)
     LUT6:I2->O            0   0.094   0.000  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkDPMemWrData<9>1 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkDPMemWrData<9>)
    system_hard_ethernet_mac_wrapper_blk_mem_gen_v2_7:dina<9>        0.000          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN
    ----------------------------------------
    Total                      2.207ns (0.659ns logic, 1.548ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/mdm_0/bscan_update1'
  Total number of paths / destination ports: 70 / 1
-------------------------------------------------------------------------
Offset:              6.108ns (Levels of Logic = 12)
  Source:            system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      system_i/mdm_0/bscan_update1 falling

  Data Path: system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            8   0.094   1.011  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO481 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO481)
     MUXF7:I1->O           2   0.254   0.715  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO48_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO48)
     LUT6:I3->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO822 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO821)
     MUXF7:I0->O           1   0.251   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO82_f7 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.108ns (1.693ns logic, 4.415ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 302 / 1
-------------------------------------------------------------------------
Offset:              7.576ns (Levels of Logic = 11)
  Source:            system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      system_i/mdm_0/mdm_0/drck_i rising

  Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7)
     LUT6:I5->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO482 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO482)
     MUXF7:I0->O           2   0.251   0.715  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO48_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO48)
     LUT6:I3->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO822 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO821)
     MUXF7:I0->O           1   0.251   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO82_f7 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      7.576ns (3.366ns logic, 4.210ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 517 / 285
-------------------------------------------------------------------------
Delay:               3.575ns (Levels of Logic = 6)
  Source:            system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:empty (PAD)
  Destination:       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:rd_en (PAD)

  Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:empty to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_3:empty   39   0.000   1.102  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO (Temac0Llink_SRC_RDY_n)
     LUT5:I0->O            5   0.094   0.732  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/TemacLL_SOF_n1 (Temac0Llink_SOF_n)
     end scope: 'Hard_Ethernet_MAC'
     begin scope: 'DDR2_SDRAM'
     LUT6:I3->O            1   0.094   0.789  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i63 (DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i63)
     LUT6:I2->O            1   0.094   0.576  DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i131 (SDMA2_RX_Dst_Rdy)
     end scope: 'DDR2_SDRAM'
     begin scope: 'Hard_Ethernet_MAC'
     LUT3:I1->O            0   0.094   0.000  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod1 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod)
    system_hard_ethernet_mac_wrapper_fifo_generator_v4_3_3:rd_en        0.000          Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO
    ----------------------------------------
    Total                      3.575ns (0.376ns logic, 3.199ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 73.00 secs
 
--> 

Total memory usage is 557524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   29 (   0 filtered)

