
---------- Begin Simulation Statistics ----------
final_tick                                58816340000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137331                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724104                       # Number of bytes of host memory used
host_op_rate                                   149067                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   728.17                       # Real time elapsed on the host
host_tick_rate                               80773050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108545994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058816                       # Number of seconds simulated
sim_ticks                                 58816340000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108545994                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.176327                       # CPI: cycles per instruction
system.cpu.discardedOps                        351711                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5345511                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.850104                       # IPC: instructions per cycle
system.cpu.numCycles                        117632680                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71947168     66.28%     66.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 542828      0.50%     66.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               21574996     19.88%     86.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14481002     13.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108545994                       # Class of committed instruction
system.cpu.tickCycles                       112287169                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       179712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       360837                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            417                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                839                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5269                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37760                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           839                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        82612                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  82612                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2807552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2807552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38599                       # Request fanout histogram
system.membus.reqLayer0.occupancy            73230000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          204960000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            143371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       131363                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131764                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11607                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       394891                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       147077                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                541968                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     16840128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6159872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               23000000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5831                       # Total snoops (count)
system.tol2bus.snoopTraffic                    337216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           186962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002450                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 186509     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    448      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             186962                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          358662500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74053494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         197646000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               131252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11274                       # number of demand (read+write) hits
system.l2.demand_hits::total                   142526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              131252                       # number of overall hits
system.l2.overall_hits::.cpu.data               11274                       # number of overall hits
system.l2.overall_hits::total                  142526                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38093                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38605                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             38093                       # number of overall misses
system.l2.overall_misses::total                 38605                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2902379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2940853500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2902379000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2940853500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           131764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181131                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          131764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181131                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.003886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213133                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213133                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75145.507812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76191.925026                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76178.046885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75145.507812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76191.925026                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76178.046885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5269                       # number of writebacks
system.l2.writebacks::total                      5269                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38599                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38599                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2521105500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2554460000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2521105500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2554460000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213100                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213100                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65145.507812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66193.333683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66179.434700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65145.507812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66193.333683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66179.434700                       # average overall mshr miss latency
system.l2.replacements                           5831                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46881                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       131358                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           131358                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       131358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       131358                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           37760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2872894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2872894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76083.011123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76083.011123                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2495294500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2495294500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66083.011123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66083.011123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         131252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             131252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       131764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75145.507812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75145.507812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33354500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33354500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65145.507812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65145.507812                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.028690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88542.042042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88542.042042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.028173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78932.721713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78932.721713                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25982.181418                       # Cycle average of tags in use
system.l2.tags.total_refs                      360801                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.347418                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       343.187343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25638.994074                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.010473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.782440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2925055                       # Number of tag accesses
system.l2.tags.data_accesses                  2925055                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018073230500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               97560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5269                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38599                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5269                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5269                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.597938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.176645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1917.509987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          290     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.010309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.010036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.101184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              288     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           291                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2470336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               337216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     42.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58813965000                       # Total gap between requests
system.mem_ctrls.avgGap                    1340703.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2437568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       335424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 557124.091706488398                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 41443721.251611374319                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5702905.009050206281                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38087                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5269                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12402500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    958669250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 431489819250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24223.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25170.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  81892165.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2437568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2470336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       337216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       337216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38599                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5269                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5269                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       557124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     41443721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         42000845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       557124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       557124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5733373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5733373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5733373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       557124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     41443721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47734218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38599                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5241                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          291                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               247340500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             192995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          971071750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6407.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25157.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29068                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4491                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   272.921401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   213.119407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   229.441171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          828      8.05%      8.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6818     66.32%     74.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          768      7.47%     81.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          303      2.95%     84.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          437      4.25%     89.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          262      2.55%     91.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          202      1.96%     93.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          496      4.82%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          166      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2470336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             335424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               42.000845                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.702905                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        35807100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19028130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      136666740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      13337100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4642375920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  12309659580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12219445440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29376320010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.458484                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31658806000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1963780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25193754000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        37599240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19984470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138930120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14020920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4642375920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  12620992440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11957270400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29431173510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.391107                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30974545250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1963780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25878014750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     30313573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30313573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30313573                       # number of overall hits
system.cpu.icache.overall_hits::total        30313573                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       131764                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         131764                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       131764                       # number of overall misses
system.cpu.icache.overall_misses::total        131764                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1746034500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1746034500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1746034500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1746034500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30445337                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30445337                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30445337                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30445337                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13251.225676                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13251.225676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13251.225676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13251.225676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       131363                       # number of writebacks
system.cpu.icache.writebacks::total            131363                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       131764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       131764                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       131764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       131764                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1614270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1614270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1614270500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1614270500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12251.225676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12251.225676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12251.225676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12251.225676                       # average overall mshr miss latency
system.cpu.icache.replacements                 131363                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30313573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30313573                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       131764                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        131764                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1746034500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1746034500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30445337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30445337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13251.225676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13251.225676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       131764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       131764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1614270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1614270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12251.225676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12251.225676                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.570229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30445337                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            131764                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            231.059599                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.570229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.782364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.782364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61022438                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61022438                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  108545994                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35327863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35327863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35330891                       # number of overall hits
system.cpu.dcache.overall_hits::total        35330891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65885                       # number of overall misses
system.cpu.dcache.overall_misses::total         65885                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4124357500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4124357500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4124357500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4124357500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35393719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35393719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35396776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35396776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001861                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62626.905673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62626.905673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62599.339759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62599.339759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46881                       # number of writebacks
system.cpu.dcache.writebacks::total             46881                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16514                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3093555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3093555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3094753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3094753000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001395                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62696.191885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62696.191885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62689.968804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62689.968804                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21453677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21453677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    176531500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    176531500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21465270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21465270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15227.421720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15227.421720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    164020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14161.630116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14161.630116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13874186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13874186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3947826000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3947826000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72753.552144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72753.552144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2929535500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2929535500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77583.037606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77583.037606                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3028                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3028                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3057                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3057                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009486                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009486                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1197500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1197500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49895.833333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49895.833333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.670081                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35550171                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            720.120141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.670081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         284582887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        284582887                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20566475                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15664973                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            123297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9468464                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9467333                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988055                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1000995                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                299                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          328169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             285510                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42659                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1077                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            47306912                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18439317                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9797789                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58816340000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
