<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MCUX_PE_KL25Z_FRTOS_ShieldwFatFS: C:/Users/Michael/Documents/GitHub/MCUX_workspace/MCUX_PE_KL25Z_FRTOS_ShieldwFatFS/Generated_Code/Cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MCUX_PE_KL25Z_FRTOS_ShieldwFatFS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_cpu_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_p_e___types_8h_source.html">PE_Types.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_p_e___error_8h_source.html">PE_Error.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_p_e___const_8h_source.html">PE_Const.h</a>&quot;</code><br />
<code>#include &quot;IO_Map.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for Cpu.h:</div>
<div class="dyncontent">
<div class="center"><img src="_cpu_8h__incl.png" border="0" usemap="#_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_cpu_8h" alt=""/></div>
<map name="_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_cpu_8h" id="_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_cpu_8h">
<area shape="rect" title=" " alt="" coords="108,5,337,76"/>
<area shape="rect" href="_p_e___types_8h.html" title="PE_Types.h &#45; contains definitions of basic types, register access macros and hardware specific macros..." alt="" coords="5,124,99,151"/>
<area shape="rect" href="_p_e___error_8h.html" title="This component &quot;PE_Error&quot; contains internal definitions of the error constants." alt="" coords="123,124,210,151"/>
<area shape="rect" href="_p_e___const_8h.html" title="This component &quot;PE_Const&quot; contains internal definitions of the constants." alt="" coords="234,124,326,151"/>
<area shape="rect" title=" " alt="" coords="350,124,429,151"/>
<area shape="rect" title=" " alt="" coords="19,199,85,225"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_cpu_8h__dep__incl.png" border="0" usemap="#_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_cpu_8hdep" alt=""/></div>
<map name="_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_cpu_8hdep" id="_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_cpu_8hdep">
<area shape="rect" title=" " alt="" coords="4881,5,5111,76"/>
<area shape="rect" href="_events_8c.html" title="This is user&#39;s event module. Put your event handler code here." alt="" coords="3995,480,4224,551"/>
<area shape="rect" href="main_8c.html" title="Main module. This module contains user&#39;s application code." alt="" coords="4573,1073,4803,1144"/>
<area shape="rect" href="_adc_ldd1_8h.html" title="This device &quot;ADC_LDD&quot; implements an A/D converter, its control methods and interrupt/event handling p..." alt="" coords="4729,124,4959,195"/>
<area shape="rect" href="_dac_ldd1_8h.html" title="This component implements an internal D/A converter of the MCU. It contains settings for converting v..." alt="" coords="5413,480,5643,551"/>
<area shape="rect" href="_d_a1_8h.html" title="This component &quot;DAC&quot; implements an internal D/A converter of the MCU. It allows select channels of D/..." alt="" coords="4096,599,4325,669"/>
<area shape="rect" href="_cpu_8c.html" title=" " alt="" coords="1892,1073,2121,1144"/>
<area shape="rect" href="_d_m_a1_8h.html" title="This embedded component implements initialization and runtime handling of an on&#45;chip DMA controller." alt="" coords="4349,836,4579,907"/>
<area shape="rect" href="_dac_ldd1___d_m_a0_8h.html" title="This embedded component implements a DMA transfer channel descriptor definition." alt="" coords="4765,955,4997,1025"/>
<area shape="rect" href="_vectors_8c.html" title=" " alt="" coords="4959,1073,5188,1144"/>
<area shape="rect" href="_p_e___l_d_d_8c.html" title=" " alt="" coords="5667,836,5896,907"/>
<area shape="rect" href="_a_d1_8h.html" title="This device &quot;ADC&quot; implements an A/D converter, its control methods and interrupt/event handling proce..." alt="" coords="4197,243,4427,313"/>
<area shape="rect" href="_m_c_u_c1_8h.html" title="Configures the drivers for various SDKs and APIs used." alt="" coords="8377,124,8607,195"/>
<area shape="rect" href="port_ticks_8h_source.html" title=" " alt="" coords="8909,480,9139,551"/>
<area shape="rect" href="_a_serial_ldd1_8h.html" title="This component &quot;Serial_LDD&quot; implements an asynchronous serial communication. The component supports d..." alt="" coords="7136,124,7365,195"/>
<area shape="rect" href="_a_s2_8h.html" title="This component &quot;AsynchroSerial&quot; implements an asynchronous serial communication. The component suppor..." alt="" coords="7136,243,7365,313"/>
<area shape="rect" href="_audio_amp_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="6376,243,6605,313"/>
<area shape="rect" href="_bit_io_ldd1_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="5363,124,5592,195"/>
<area shape="rect" href="_l_e_dpin1_8h.html" title="This component &quot;BitIO&quot; implements an one&#45;bit input/output. It uses one bit/pin of a port...." alt="" coords="5515,243,5744,313"/>
<area shape="rect" href="_bit_io_ldd2_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="2627,124,2856,195"/>
<area shape="rect" href="_l_e_dpin2_8h.html" title="This component &quot;BitIO&quot; implements an one&#45;bit input/output. It uses one bit/pin of a port...." alt="" coords="2627,243,2856,313"/>
<area shape="rect" href="_bit_io_ldd3_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="6528,124,6757,195"/>
<area shape="rect" href="_l_e_dpin3_8h.html" title="This component &quot;BitIO&quot; implements an one&#45;bit input/output. It uses one bit/pin of a port...." alt="" coords="6781,243,7011,313"/>
<area shape="rect" href="_c_i2_c1_8h.html" title="This component encapsulates the internal I2C communication interface. The implementation of the inter..." alt="" coords="651,243,880,313"/>
<area shape="rect" href="_s_m2_8h.html" title="This component &quot;SPIMaster_LDD&quot; implements MASTER part of synchronous serial master&#45;slave communicatio..." alt="" coords="1157,124,1387,195"/>
<area shape="rect" href="_s_d1_8h.html" title="Implements interface to SD card for FatFs." alt="" coords="2120,243,2349,313"/>
<area shape="rect" href="_l_c_d___data___bits_8h.html" title="The HAL BitsIO component provides a low level API for unified access to general purpose digital input..." alt="" coords="144,243,373,313"/>
<area shape="rect" href="_t_p_m1__0_8h.html" title="This TimerUnit component provides a low level API for unified hardware access across various timer de..." alt="" coords="2323,124,2552,195"/>
<area shape="rect" href="_l_c_d___b_l___p_w_m_8h.html" title="This component implements a pulse&#45;width modulation generator that generates signal with variable duty..." alt="" coords="1360,243,1589,313"/>
<area shape="rect" href="_l_c_d___d___n_c_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="3640,243,3869,313"/>
<area shape="rect" href="_l_c_d___n_w_r_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="5211,243,5440,313"/>
<area shape="rect" href="_l_c_d___n_r_d_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="1867,243,2096,313"/>
<area shape="rect" href="_l_c_d___n_r_s_t_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="397,243,627,313"/>
<area shape="rect" href="_d_b_g__1_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="955,243,1184,313"/>
<area shape="rect" href="_d_b_g__2_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="7389,243,7619,313"/>
<area shape="rect" href="_d_b_g__3_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="2880,243,3109,313"/>
<area shape="rect" href="_d_b_g__4_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="1613,243,1843,313"/>
<area shape="rect" href="_d_b_g__5_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="3133,243,3363,313"/>
<area shape="rect" href="_d_b_g__6_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="5768,243,5997,313"/>
<area shape="rect" href="_d_b_g__7_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="6123,243,6352,313"/>
<area shape="rect" href="_h_b_l_e_d_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="3387,243,3616,313"/>
<area shape="rect" href="_t_p_m0_8h.html" title="This file implements the TPM (TPM0) module initialization according to the Peripheral Initialization ..." alt="" coords="7744,243,7973,313"/>
<area shape="rect" href="_t_p_m0_8c.html" title="This file implements the TPM (TPM0) module initialization according to the Peripheral Initialization ..." alt="" coords="7795,361,8024,432"/>
<area shape="rect" href="_events_8h.html" title="This is user&#39;s event module. Put your event handler code here." alt="" coords="4096,361,4325,432"/>
<area shape="rect" href="_p_e___l_d_d_8h.html" title=" " alt="" coords="4552,717,4781,788"/>
<area shape="rect" href="_adc_ldd1_8c.html" title="This device &quot;ADC_LDD&quot; implements an A/D converter, its control methods and interrupt/event handling p..." alt="" coords="4451,243,4680,313"/>
<area shape="rect" href="_a_d1_8c.html" title="This device &quot;ADC&quot; implements an A/D converter, its control methods and interrupt/event handling proce..." alt="" coords="4349,361,4579,432"/>
<area shape="rect" href="_free_r_t_o_s_config_8h_source.html" title=" " alt="" coords="8803,361,9037,432"/>
<area shape="rect" href="_f_r_t_o_s1config_8h_source.html" title=" " alt="" coords="8757,243,8987,313"/>
<area shape="rect" href="_g_i2_c1_8h.html" title="This component implements a generic I2C driver wrapper to work both with LDD and non&#45;LDD I2C componen..." alt="" coords="8251,243,8480,313"/>
</map>
</div>
</div>
<p><a href="_cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structt_vector_table.html">tVectorTable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEcfg_FLASH</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd20462878cd6205dd20d3303b46b3cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>Cpu_OnNMIINT_EVENT_ENABLED</b></td></tr>
<tr class="separator:gabd20462878cd6205dd20d3303b46b3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532954dc988486bfe48200c796380120"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ</b>&#160;&#160;&#160;24000000U /* Initial value of the bus clock frequency in Hz */</td></tr>
<tr class="separator:ga532954dc988486bfe48200c796380120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ</b>&#160;&#160;&#160;48000000U /* Initial value of the core/system clock frequency in Hz.  */</td></tr>
<tr class="separator:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d43e31f65dd620040aec363e95b5a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_NUMBER</b>&#160;&#160;&#160;0x01U /* Specifies number of defined clock configurations. */</td></tr>
<tr class="separator:ga37d43e31f65dd620040aec363e95b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39018ca5854bea36700d3b30f6c08195"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;24000000U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga39018ca5854bea36700d3b30f6c08195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b9007ea0c78e588ed565373bcec805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;48000000U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga64b9007ea0c78e588ed565373bcec805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf80ae1c70da6f1932185345fb089ce2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_XTAL_CLK_HZ</b>&#160;&#160;&#160;8000000U /* Value of the external crystal or oscillator clock frequency in Hz */</td></tr>
<tr class="separator:gacf80ae1c70da6f1932185345fb089ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_SLOW_CLK_HZ</b>&#160;&#160;&#160;32768U /* Value of the slow internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741ad9275688de8051f4bebd98a682bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_FAST_CLK_HZ</b>&#160;&#160;&#160;4000000U /* Value of the fast internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga741ad9275688de8051f4bebd98a682bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FAMILY_Kinetis</b>&#160;&#160;&#160;/* Specification of the core type of the selected cpu */</td></tr>
<tr class="separator:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3e9dd6039080eb14febb4170e28908"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DERIVATIVE_MKL25Z128LK4</b>&#160;&#160;&#160;/* Name of the selected cpu derivative */</td></tr>
<tr class="separator:ga2a3e9dd6039080eb14febb4170e28908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7935d3a36bc77e04bc16409e9ecdec3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PARTNUM_MKL25Z128VLK4</b>&#160;&#160;&#160;/* Part number of the selected cpu */</td></tr>
<tr class="separator:gac7935d3a36bc77e04bc16409e9ecdec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LITTLE_ENDIAN</b>&#160;&#160;&#160;/* The selected cpu uses little endian */</td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_0</b>&#160;&#160;&#160;0x00U /* Clock configuration 0 identifier */</td></tr>
<tr class="separator:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;48000000UL /* Core clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060a047649b9537eb77354ab7917a8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;24000000UL /* Bus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gaf060a047649b9537eb77354ab7917a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLEXBUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* Flexbus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c9820f38d931a0400b832d2582c6f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* FLASH clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga09c9820f38d931a0400b832d2582c6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USB_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* USB clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PLL_FLL_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;48000000UL /* PLL/FLL clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGIR_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG internal reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960ebfe6475f475999ea8f1d5448483"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OSCER_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;8000000UL /* System OSC external reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga2960ebfe6475f475999ea8f1d5448483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092702a75fd1041eb311850abb022240"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ERCLK32K_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;1000UL /* External reference clock 32k frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga092702a75fd1041eb311850abb022240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGFF_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;31250UL /* MCG fixed frequency clock */</td></tr>
<tr class="separator:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafea04d3e8135767c03ce099f02e97437"><td class="memItemLeft" align="right" valign="top">
typedef void(*const&#160;</td><td class="memItemRight" valign="bottom"><b>tIsrFunc</b>) (void)</td></tr>
<tr class="separator:gafea04d3e8135767c03ce099f02e97437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>PE_low_level_init</b> (void)</td></tr>
<tr class="separator:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f6e345028fe4a0a105f4f95e1bb85c"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_INT_NMIInterrupt)</td></tr>
<tr class="separator:ga89f6e345028fe4a0a105f4f95e1bb85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0067fa0d355a26ca9894983c01be6f"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_Interrupt)</td></tr>
<tr class="separator:gafa0067fa0d355a26ca9894983c01be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>__init_hardware</b> (void)</td></tr>
<tr class="separator:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab69281f0e90d16198a5595ed7f471441"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___cpu__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a> [CPU_CLOCK_CONFIG_NUMBER]</td></tr>
<tr class="separator:gab69281f0e90d16198a5595ed7f471441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17baaa5ab2c8895394c51a01248c5195"><td class="memItemLeft" align="right" valign="top">
const <a class="el" href="structt_vector_table.html">tVectorTable</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__vect_table</b></td></tr>
<tr class="separator:ga17baaa5ab2c8895394c51a01248c5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326c16dd0db38f80ec48c7727d764481"><td class="memItemLeft" align="right" valign="top">
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_reg</b></td></tr>
<tr class="separator:ga326c16dd0db38f80ec48c7727d764481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memItemLeft" align="right" valign="top">
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_lock</b></td></tr>
<tr class="separator:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section version"><dt>Version</dt><dd>01.04 </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5ee4f4c790f0b84ba8f281983ad9ea7d.html">Generated_Code</a></li><li class="navelem"><a class="el" href="_cpu_8h.html">Cpu.h</a></li>
    <li class="footer">Generated on Thu Dec 5 2019 12:58:20 for MCUX_PE_KL25Z_FRTOS_ShieldwFatFS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
