/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for COLOR_TEMP
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_COLOR_TEMP.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for COLOR_TEMP
 *
 * CMSIS Peripheral Access Layer for COLOR_TEMP
 */

#if !defined(PERI_COLOR_TEMP_H_)
#define PERI_COLOR_TEMP_H_                       /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- COLOR_TEMP Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup COLOR_TEMP_Peripheral_Access_Layer COLOR_TEMP Peripheral Access Layer
 * @{
 */

/** COLOR_TEMP - Size of Registers Arrays */
#define COLOR_TEMP_PIPE1_COLORTEMP_CONF_ROI_COUNT 10u
#define COLOR_TEMP_PIPE1_COLORTEMP_CONF_COUNT     1u

/** COLOR_TEMP - Register Layout Typedef */
typedef struct {
  struct {                                         /* offset: 0x0, array step: 0x1A4 */
    __IO uint32_t CTRL_CAM;                          /**< Camera 0 COLORTEMP Control Register, array offset: 0x0, array step: 0x1A4 */
    __IO uint32_t ROI_POS_CAM;                       /**< Camera 0 COLORTEMP Region of Interest Position Register, array offset: 0x4, array step: 0x1A4 */
    __IO uint32_t ROI_SIZE_CAM;                      /**< Camera 0 COLORTEMP Region of Interest Size Register, array offset: 0x8, array step: 0x1A4 */
    __IO uint32_t REDGAIN_CAM;                       /**< Camera 0 COLORTEMP Red Gain Register, array offset: 0xC, array step: 0x1A4 */
    __IO uint32_t BLUEGAIN_CAM;                      /**< Camera 0 COLORTEMP Blue Gain Register, array offset: 0x10, array step: 0x1A4 */
    __IO uint32_t POINT1_CAM;                        /**< Camera 0 COLORTEMP Point1 Register, array offset: 0x14, array step: 0x1A4 */
    __IO uint32_t POINT2_CAM;                        /**< Camera 0 COLORTEMP Point2 Register, array offset: 0x18, array step: 0x1A4 */
    __IO uint32_t HOFFSET_CAM;                       /**< Camera 0 COLORTEMP Horizontal Offset Register, array offset: 0x1C, array step: 0x1A4 */
    __IO uint32_t VOFFSET_CAM;                       /**< Camera 0 COLORTEMP Vertical Offset Register, array offset: 0x20, array step: 0x1A4 */
    __IO uint32_t POINT1_SLOPE_CAM;                  /**< Camera 0 COLORTEMP Point 1 Slope Register, array offset: 0x24, array step: 0x1A4 */
    __IO uint32_t POINT2_SLOPE_CAM;                  /**< Camera 0 COLORTEMP Point 2 Slope Register, array offset: 0x28, array step: 0x1A4 */
    __IO uint32_t LUMA_TH_CAM;                       /**< Camera 0 COLORTEMP Luma Threshold Register, array offset: 0x2C, array step: 0x1A4 */
    __IO uint32_t CSC_MAT0_CAM;                      /**< Camera 0 COLORTEMP Color Space Correction Matrix 0 Register, array offset: 0x30, array step: 0x1A4 */
    __IO uint32_t CSC_MAT1_CAM;                      /**< Camera 0 COLORTEMP Color Space Correction Matrix 1 Register, array offset: 0x34, array step: 0x1A4 */
    __IO uint32_t CSC_MAT2_CAM;                      /**< Camera 0 COLORTEMP Color Space Correction Matrix 2 Register, array offset: 0x38, array step: 0x1A4 */
    __IO uint32_t CSC_MAT3_CAM;                      /**< Camera 0 COLORTEMP Color Space Correction Matrix 3 Register, array offset: 0x3C, array step: 0x1A4 */
    __IO uint32_t CSC_MAT4_CAM;                      /**< Camera 0 COLORTEMP Color Space Correction Matrix 4 Register, array offset: 0x40, array step: 0x1A4 */
    __IO uint32_t R_GR_OFFSET_CAM;                   /**< Camera 0 COLORTEMP R Gr Offset Register, array offset: 0x44, array step: 0x1A4 */
    __IO uint32_t GB_B_OFFSET_CAM;                   /**< Camera 0 COLORTEMP Gb B Offset Register, array offset: 0x48, array step: 0x1A4 */
    __I  uint32_t CNT_WHITE_CAM;                     /**< Camera 0 COLORTEMP White Count Register, array offset: 0x4C, array step: 0x1A4 */
    __I  uint32_t SUMRL_CAM;                         /**< Camera 0 COLORTEMP Red Sum Low Register, array offset: 0x50, array step: 0x1A4 */
    __I  uint32_t SUMRH_CAM;                         /**< Camera 0 COLORTEMP Red Sum High Register, array offset: 0x54, array step: 0x1A4 */
    __I  uint32_t SUMGL_CAM;                         /**< Camera 0 COLORTEMP Green Sum Low Register, array offset: 0x58, array step: 0x1A4 */
    __I  uint32_t SUMGH_CAM;                         /**< Camera 0 COLORTEMP Green Sum High Register, array offset: 0x5C, array step: 0x1A4 */
    __I  uint32_t SUMBL_CAM;                         /**< Camera 0 COLORTEMP Blue Sum Low Register, array offset: 0x60, array step: 0x1A4 */
    __I  uint32_t SUMBH_CAM;                         /**< Camera 0 COLORTEMP Blue Sum High Register, array offset: 0x64, array step: 0x1A4 */
    __I  uint32_t SUMRGL_CAM;                        /**< Camera 0 COLORTEMP R/G Sum Low Register, array offset: 0x68, array step: 0x1A4 */
    __I  uint32_t SUMRGH_CAM;                        /**< Camera 0 COLORTEMP R/G Sum High Register, array offset: 0x6C, array step: 0x1A4 */
    __I  uint32_t SUMBGL_CAM;                        /**< Camera 0 COLORTEMP B/G Sum Low Register, array offset: 0x70, array step: 0x1A4 */
    __I  uint32_t SUMBGH_CAM;                        /**< Camera 0 COLORTEMP B/G Sum High Register, array offset: 0x74, array step: 0x1A4 */
         uint8_t RESERVED_0[8];
    __IO uint32_t STAT_BLK_SIZE;                     /**< Camera 0 COLORTEMP Statistics Block Size Register, array offset: 0x80, array step: 0x1A4 */
         uint8_t RESERVED_1[4];
    __I  uint32_t STAT_CURR_BLK_Y;                   /**< Camera 0 COLORTEMP Statistics Block Y Status, array offset: 0x88, array step: 0x1A4 */
         uint8_t RESERVED_2[4];
    struct {                                         /* offset: 0x90, array step: index*0x1A4, index2*0x18 */
      __IO uint32_t CROI_POS_CAM;                      /**< Camera 0 Color ROI 0 Position Register..Camera 0 Color ROI 9 Position Register, array offset: 0x90, array step: index*0x1A4, index2*0x18 */
           uint8_t RESERVED_0[4];
      __I  uint32_t CROI_PIXCNT_CAM;                   /**< Camera 0 Color ROI 0 Pixel Count Register..Camera 0 Color ROI 9 Pixel Count Register, array offset: 0x98, array step: index*0x1A4, index2*0x18 */
      __I  uint32_t CROI_SUMRED_CAM;                   /**< Camera 0 Color ROI 0 SUM Red Register..Camera 0 Color ROI 9 SUM Red Register, array offset: 0x9C, array step: index*0x1A4, index2*0x18 */
      __I  uint32_t CROI_SUMGREEN_CAM;                 /**< Camera 0 Color ROI 0 SUM Green Register..Camera 0 Color ROI 9 SUM Green Register, array offset: 0xA0, array step: index*0x1A4, index2*0x18 */
      __I  uint32_t CROI_SUMBLUE_CAM;                  /**< Camera 0 Color ROI 0 SUM Blue Register..Camera 0 Color ROI 9 SUM Blue Register, array offset: 0xA4, array step: index*0x1A4, index2*0x18 */
    } ROI[COLOR_TEMP_PIPE1_COLORTEMP_CONF_ROI_COUNT];
         uint8_t RESERVED_3[4];
    __IO uint32_t GR_AVG_IN_CAM;                     /**< Camera 0 GR average input value, array offset: 0x184, array step: 0x1A4 */
    __IO uint32_t GB_AVG_IN_CAM;                     /**< Camera 0 GB average input value, array offset: 0x188, array step: 0x1A4 */
    __I  uint32_t GR_GB_CNT_CAM;                     /**< Camera 0 Pixel count for the GR vs GB sums, array offset: 0x18C, array step: 0x1A4 */
    __I  int32_t GR_SUM_CAM;                         /**< Camera 0 Sum of counted GR values, array offset: 0x190, array step: 0x1A4 */
    __I  int32_t GB_SUM_CAM;                         /**< Camera 0 Sum of counted GB values, array offset: 0x194, array step: 0x1A4 */
    __I  uint32_t GR2_SUM_CAM;                       /**< Camera 0 Sum of squared GR values, array offset: 0x198, array step: 0x1A4 */
    __I  uint32_t GB2_SUM_CAM;                       /**< Camera 0 Sum of squared GB values, array offset: 0x19C, array step: 0x1A4 */
    __I  int32_t GRGB_SUM_CAM;                       /**< Camera 0 Sum of GR*GB values, array offset: 0x1A0, array step: 0x1A4 */
  } PIPE1_COLORTEMP_CONF[COLOR_TEMP_PIPE1_COLORTEMP_CONF_COUNT];
} COLOR_TEMP_Type;

/* ----------------------------------------------------------------------------
   -- COLOR_TEMP Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup COLOR_TEMP_Register_Masks COLOR_TEMP Register Masks
 * @{
 */

/*! @name CTRL_CAM - Camera 0 COLORTEMP Control Register */
/*! @{ */

#define COLOR_TEMP_CTRL_CAM_IBPP_MASK            (0x3U)
#define COLOR_TEMP_CTRL_CAM_IBPP_SHIFT           (0U)
/*! IBPP
 *  0b00..12 bpp
 *  0b01..14 bpp
 *  0b10..16 bpp
 *  0b11..20 bpp
 */
#define COLOR_TEMP_CTRL_CAM_IBPP(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CTRL_CAM_IBPP_SHIFT)) & COLOR_TEMP_CTRL_CAM_IBPP_MASK)

#define COLOR_TEMP_CTRL_CAM_CSCON_MASK           (0x10U)
#define COLOR_TEMP_CTRL_CAM_CSCON_SHIFT          (4U)
/*! CSCON
 *  0b0..No color space correction
 *  0b1..Perform color space correction
 */
#define COLOR_TEMP_CTRL_CAM_CSCON(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CTRL_CAM_CSCON_SHIFT)) & COLOR_TEMP_CTRL_CAM_CSCON_MASK)

#define COLOR_TEMP_CTRL_CAM_ENABLE_MASK          (0x80000000U)
#define COLOR_TEMP_CTRL_CAM_ENABLE_SHIFT         (31U)
/*! ENABLE
 *  0b0..Disabled. The input pixels are left unchanged and passed unchanged to the color temperature output.
 *  0b1..Enabled
 */
#define COLOR_TEMP_CTRL_CAM_ENABLE(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CTRL_CAM_ENABLE_SHIFT)) & COLOR_TEMP_CTRL_CAM_ENABLE_MASK)
/*! @} */

/* The count of COLOR_TEMP_CTRL_CAM */
#define COLOR_TEMP_CTRL_CAM_COUNT                (1U)

/*! @name ROI_POS_CAM - Camera 0 COLORTEMP Region of Interest Position Register */
/*! @{ */

#define COLOR_TEMP_ROI_POS_CAM_XPOS_MASK         (0xFFFFU)
#define COLOR_TEMP_ROI_POS_CAM_XPOS_SHIFT        (0U)
#define COLOR_TEMP_ROI_POS_CAM_XPOS(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_ROI_POS_CAM_XPOS_SHIFT)) & COLOR_TEMP_ROI_POS_CAM_XPOS_MASK)

#define COLOR_TEMP_ROI_POS_CAM_YPOS_MASK         (0xFFFF0000U)
#define COLOR_TEMP_ROI_POS_CAM_YPOS_SHIFT        (16U)
#define COLOR_TEMP_ROI_POS_CAM_YPOS(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_ROI_POS_CAM_YPOS_SHIFT)) & COLOR_TEMP_ROI_POS_CAM_YPOS_MASK)
/*! @} */

/* The count of COLOR_TEMP_ROI_POS_CAM */
#define COLOR_TEMP_ROI_POS_CAM_COUNT             (1U)

/*! @name ROI_SIZE_CAM - Camera 0 COLORTEMP Region of Interest Size Register */
/*! @{ */

#define COLOR_TEMP_ROI_SIZE_CAM_WIDTH_MASK       (0xFFFFU)
#define COLOR_TEMP_ROI_SIZE_CAM_WIDTH_SHIFT      (0U)
#define COLOR_TEMP_ROI_SIZE_CAM_WIDTH(x)         (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_ROI_SIZE_CAM_WIDTH_SHIFT)) & COLOR_TEMP_ROI_SIZE_CAM_WIDTH_MASK)

#define COLOR_TEMP_ROI_SIZE_CAM_HEIGHT_MASK      (0xFFFF0000U)
#define COLOR_TEMP_ROI_SIZE_CAM_HEIGHT_SHIFT     (16U)
#define COLOR_TEMP_ROI_SIZE_CAM_HEIGHT(x)        (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_ROI_SIZE_CAM_HEIGHT_SHIFT)) & COLOR_TEMP_ROI_SIZE_CAM_HEIGHT_MASK)
/*! @} */

/* The count of COLOR_TEMP_ROI_SIZE_CAM */
#define COLOR_TEMP_ROI_SIZE_CAM_COUNT            (1U)

/*! @name REDGAIN_CAM - Camera 0 COLORTEMP Red Gain Register */
/*! @{ */

#define COLOR_TEMP_REDGAIN_CAM_MIN_MASK          (0xFFU)
#define COLOR_TEMP_REDGAIN_CAM_MIN_SHIFT         (0U)
#define COLOR_TEMP_REDGAIN_CAM_MIN(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_REDGAIN_CAM_MIN_SHIFT)) & COLOR_TEMP_REDGAIN_CAM_MIN_MASK)

#define COLOR_TEMP_REDGAIN_CAM_MAX_MASK          (0xFF0000U)
#define COLOR_TEMP_REDGAIN_CAM_MAX_SHIFT         (16U)
#define COLOR_TEMP_REDGAIN_CAM_MAX(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_REDGAIN_CAM_MAX_SHIFT)) & COLOR_TEMP_REDGAIN_CAM_MAX_MASK)
/*! @} */

/* The count of COLOR_TEMP_REDGAIN_CAM */
#define COLOR_TEMP_REDGAIN_CAM_COUNT             (1U)

/*! @name BLUEGAIN_CAM - Camera 0 COLORTEMP Blue Gain Register */
/*! @{ */

#define COLOR_TEMP_BLUEGAIN_CAM_MIN_MASK         (0xFFU)
#define COLOR_TEMP_BLUEGAIN_CAM_MIN_SHIFT        (0U)
#define COLOR_TEMP_BLUEGAIN_CAM_MIN(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_BLUEGAIN_CAM_MIN_SHIFT)) & COLOR_TEMP_BLUEGAIN_CAM_MIN_MASK)

#define COLOR_TEMP_BLUEGAIN_CAM_MAX_MASK         (0xFF0000U)
#define COLOR_TEMP_BLUEGAIN_CAM_MAX_SHIFT        (16U)
#define COLOR_TEMP_BLUEGAIN_CAM_MAX(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_BLUEGAIN_CAM_MAX_SHIFT)) & COLOR_TEMP_BLUEGAIN_CAM_MAX_MASK)
/*! @} */

/* The count of COLOR_TEMP_BLUEGAIN_CAM */
#define COLOR_TEMP_BLUEGAIN_CAM_COUNT            (1U)

/*! @name POINT1_CAM - Camera 0 COLORTEMP Point1 Register */
/*! @{ */

#define COLOR_TEMP_POINT1_CAM_BLUE_MASK          (0xFFU)
#define COLOR_TEMP_POINT1_CAM_BLUE_SHIFT         (0U)
#define COLOR_TEMP_POINT1_CAM_BLUE(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT1_CAM_BLUE_SHIFT)) & COLOR_TEMP_POINT1_CAM_BLUE_MASK)

#define COLOR_TEMP_POINT1_CAM_RED_MASK           (0xFF0000U)
#define COLOR_TEMP_POINT1_CAM_RED_SHIFT          (16U)
#define COLOR_TEMP_POINT1_CAM_RED(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT1_CAM_RED_SHIFT)) & COLOR_TEMP_POINT1_CAM_RED_MASK)
/*! @} */

/* The count of COLOR_TEMP_POINT1_CAM */
#define COLOR_TEMP_POINT1_CAM_COUNT              (1U)

/*! @name POINT2_CAM - Camera 0 COLORTEMP Point2 Register */
/*! @{ */

#define COLOR_TEMP_POINT2_CAM_BLUE_MASK          (0xFFU)
#define COLOR_TEMP_POINT2_CAM_BLUE_SHIFT         (0U)
#define COLOR_TEMP_POINT2_CAM_BLUE(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT2_CAM_BLUE_SHIFT)) & COLOR_TEMP_POINT2_CAM_BLUE_MASK)

#define COLOR_TEMP_POINT2_CAM_RED_MASK           (0xFF0000U)
#define COLOR_TEMP_POINT2_CAM_RED_SHIFT          (16U)
#define COLOR_TEMP_POINT2_CAM_RED(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT2_CAM_RED_SHIFT)) & COLOR_TEMP_POINT2_CAM_RED_MASK)
/*! @} */

/* The count of COLOR_TEMP_POINT2_CAM */
#define COLOR_TEMP_POINT2_CAM_COUNT              (1U)

/*! @name HOFFSET_CAM - Camera 0 COLORTEMP Horizontal Offset Register */
/*! @{ */

#define COLOR_TEMP_HOFFSET_CAM_RIGHT_MASK        (0xFFU)
#define COLOR_TEMP_HOFFSET_CAM_RIGHT_SHIFT       (0U)
#define COLOR_TEMP_HOFFSET_CAM_RIGHT(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_HOFFSET_CAM_RIGHT_SHIFT)) & COLOR_TEMP_HOFFSET_CAM_RIGHT_MASK)

#define COLOR_TEMP_HOFFSET_CAM_LEFT_MASK         (0xFF0000U)
#define COLOR_TEMP_HOFFSET_CAM_LEFT_SHIFT        (16U)
#define COLOR_TEMP_HOFFSET_CAM_LEFT(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_HOFFSET_CAM_LEFT_SHIFT)) & COLOR_TEMP_HOFFSET_CAM_LEFT_MASK)
/*! @} */

/* The count of COLOR_TEMP_HOFFSET_CAM */
#define COLOR_TEMP_HOFFSET_CAM_COUNT             (1U)

/*! @name VOFFSET_CAM - Camera 0 COLORTEMP Vertical Offset Register */
/*! @{ */

#define COLOR_TEMP_VOFFSET_CAM_UP_MASK           (0xFFU)
#define COLOR_TEMP_VOFFSET_CAM_UP_SHIFT          (0U)
#define COLOR_TEMP_VOFFSET_CAM_UP(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_VOFFSET_CAM_UP_SHIFT)) & COLOR_TEMP_VOFFSET_CAM_UP_MASK)

#define COLOR_TEMP_VOFFSET_CAM_DOWN_MASK         (0xFF0000U)
#define COLOR_TEMP_VOFFSET_CAM_DOWN_SHIFT        (16U)
#define COLOR_TEMP_VOFFSET_CAM_DOWN(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_VOFFSET_CAM_DOWN_SHIFT)) & COLOR_TEMP_VOFFSET_CAM_DOWN_MASK)
/*! @} */

/* The count of COLOR_TEMP_VOFFSET_CAM */
#define COLOR_TEMP_VOFFSET_CAM_COUNT             (1U)

/*! @name POINT1_SLOPE_CAM - Camera 0 COLORTEMP Point 1 Slope Register */
/*! @{ */

#define COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_L_MASK (0xFFFFU)
#define COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_L_SHIFT (0U)
#define COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_L(x)   (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_L_SHIFT)) & COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_L_MASK)

#define COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_R_MASK (0xFFFF0000U)
#define COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_R_SHIFT (16U)
#define COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_R(x)   (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_R_SHIFT)) & COLOR_TEMP_POINT1_SLOPE_CAM_SLOPE_R_MASK)
/*! @} */

/* The count of COLOR_TEMP_POINT1_SLOPE_CAM */
#define COLOR_TEMP_POINT1_SLOPE_CAM_COUNT        (1U)

/*! @name POINT2_SLOPE_CAM - Camera 0 COLORTEMP Point 2 Slope Register */
/*! @{ */

#define COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_L_MASK (0xFFFFU)
#define COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_L_SHIFT (0U)
#define COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_L(x)   (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_L_SHIFT)) & COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_L_MASK)

#define COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_R_MASK (0xFFFF0000U)
#define COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_R_SHIFT (16U)
#define COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_R(x)   (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_R_SHIFT)) & COLOR_TEMP_POINT2_SLOPE_CAM_SLOPE_R_MASK)
/*! @} */

/* The count of COLOR_TEMP_POINT2_SLOPE_CAM */
#define COLOR_TEMP_POINT2_SLOPE_CAM_COUNT        (1U)

/*! @name LUMA_TH_CAM - Camera 0 COLORTEMP Luma Threshold Register */
/*! @{ */

#define COLOR_TEMP_LUMA_TH_CAM_THL_MASK          (0xFFFFU)
#define COLOR_TEMP_LUMA_TH_CAM_THL_SHIFT         (0U)
#define COLOR_TEMP_LUMA_TH_CAM_THL(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_LUMA_TH_CAM_THL_SHIFT)) & COLOR_TEMP_LUMA_TH_CAM_THL_MASK)

#define COLOR_TEMP_LUMA_TH_CAM_THH_MASK          (0xFFFF0000U)
#define COLOR_TEMP_LUMA_TH_CAM_THH_SHIFT         (16U)
#define COLOR_TEMP_LUMA_TH_CAM_THH(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_LUMA_TH_CAM_THH_SHIFT)) & COLOR_TEMP_LUMA_TH_CAM_THH_MASK)
/*! @} */

/* The count of COLOR_TEMP_LUMA_TH_CAM */
#define COLOR_TEMP_LUMA_TH_CAM_COUNT             (1U)

/*! @name CSC_MAT0_CAM - Camera 0 COLORTEMP Color Space Correction Matrix 0 Register */
/*! @{ */

#define COLOR_TEMP_CSC_MAT0_CAM_R0C0_MASK        (0xFFFFU)
#define COLOR_TEMP_CSC_MAT0_CAM_R0C0_SHIFT       (0U)
#define COLOR_TEMP_CSC_MAT0_CAM_R0C0(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT0_CAM_R0C0_SHIFT)) & COLOR_TEMP_CSC_MAT0_CAM_R0C0_MASK)

#define COLOR_TEMP_CSC_MAT0_CAM_R0C1_MASK        (0xFFFF0000U)
#define COLOR_TEMP_CSC_MAT0_CAM_R0C1_SHIFT       (16U)
#define COLOR_TEMP_CSC_MAT0_CAM_R0C1(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT0_CAM_R0C1_SHIFT)) & COLOR_TEMP_CSC_MAT0_CAM_R0C1_MASK)
/*! @} */

/* The count of COLOR_TEMP_CSC_MAT0_CAM */
#define COLOR_TEMP_CSC_MAT0_CAM_COUNT            (1U)

/*! @name CSC_MAT1_CAM - Camera 0 COLORTEMP Color Space Correction Matrix 1 Register */
/*! @{ */

#define COLOR_TEMP_CSC_MAT1_CAM_R0C2_MASK        (0xFFFFU)
#define COLOR_TEMP_CSC_MAT1_CAM_R0C2_SHIFT       (0U)
#define COLOR_TEMP_CSC_MAT1_CAM_R0C2(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT1_CAM_R0C2_SHIFT)) & COLOR_TEMP_CSC_MAT1_CAM_R0C2_MASK)

#define COLOR_TEMP_CSC_MAT1_CAM_R1C0_MASK        (0xFFFF0000U)
#define COLOR_TEMP_CSC_MAT1_CAM_R1C0_SHIFT       (16U)
#define COLOR_TEMP_CSC_MAT1_CAM_R1C0(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT1_CAM_R1C0_SHIFT)) & COLOR_TEMP_CSC_MAT1_CAM_R1C0_MASK)
/*! @} */

/* The count of COLOR_TEMP_CSC_MAT1_CAM */
#define COLOR_TEMP_CSC_MAT1_CAM_COUNT            (1U)

/*! @name CSC_MAT2_CAM - Camera 0 COLORTEMP Color Space Correction Matrix 2 Register */
/*! @{ */

#define COLOR_TEMP_CSC_MAT2_CAM_R1C1_MASK        (0xFFFFU)
#define COLOR_TEMP_CSC_MAT2_CAM_R1C1_SHIFT       (0U)
#define COLOR_TEMP_CSC_MAT2_CAM_R1C1(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT2_CAM_R1C1_SHIFT)) & COLOR_TEMP_CSC_MAT2_CAM_R1C1_MASK)

#define COLOR_TEMP_CSC_MAT2_CAM_R1C2_MASK        (0xFFFF0000U)
#define COLOR_TEMP_CSC_MAT2_CAM_R1C2_SHIFT       (16U)
#define COLOR_TEMP_CSC_MAT2_CAM_R1C2(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT2_CAM_R1C2_SHIFT)) & COLOR_TEMP_CSC_MAT2_CAM_R1C2_MASK)
/*! @} */

/* The count of COLOR_TEMP_CSC_MAT2_CAM */
#define COLOR_TEMP_CSC_MAT2_CAM_COUNT            (1U)

/*! @name CSC_MAT3_CAM - Camera 0 COLORTEMP Color Space Correction Matrix 3 Register */
/*! @{ */

#define COLOR_TEMP_CSC_MAT3_CAM_R2C0_MASK        (0xFFFFU)
#define COLOR_TEMP_CSC_MAT3_CAM_R2C0_SHIFT       (0U)
#define COLOR_TEMP_CSC_MAT3_CAM_R2C0(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT3_CAM_R2C0_SHIFT)) & COLOR_TEMP_CSC_MAT3_CAM_R2C0_MASK)

#define COLOR_TEMP_CSC_MAT3_CAM_R2C1_MASK        (0xFFFF0000U)
#define COLOR_TEMP_CSC_MAT3_CAM_R2C1_SHIFT       (16U)
#define COLOR_TEMP_CSC_MAT3_CAM_R2C1(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT3_CAM_R2C1_SHIFT)) & COLOR_TEMP_CSC_MAT3_CAM_R2C1_MASK)
/*! @} */

/* The count of COLOR_TEMP_CSC_MAT3_CAM */
#define COLOR_TEMP_CSC_MAT3_CAM_COUNT            (1U)

/*! @name CSC_MAT4_CAM - Camera 0 COLORTEMP Color Space Correction Matrix 4 Register */
/*! @{ */

#define COLOR_TEMP_CSC_MAT4_CAM_R2C2_MASK        (0xFFFFU)
#define COLOR_TEMP_CSC_MAT4_CAM_R2C2_SHIFT       (0U)
#define COLOR_TEMP_CSC_MAT4_CAM_R2C2(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CSC_MAT4_CAM_R2C2_SHIFT)) & COLOR_TEMP_CSC_MAT4_CAM_R2C2_MASK)
/*! @} */

/* The count of COLOR_TEMP_CSC_MAT4_CAM */
#define COLOR_TEMP_CSC_MAT4_CAM_COUNT            (1U)

/*! @name R_GR_OFFSET_CAM - Camera 0 COLORTEMP R Gr Offset Register */
/*! @{ */

#define COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET0_MASK  (0xFFFFU)
#define COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET0_SHIFT (0U)
#define COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET0(x)    (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET0_SHIFT)) & COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET0_MASK)

#define COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET1_MASK  (0xFFFF0000U)
#define COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET1_SHIFT (16U)
#define COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET1(x)    (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET1_SHIFT)) & COLOR_TEMP_R_GR_OFFSET_CAM_OFFSET1_MASK)
/*! @} */

/* The count of COLOR_TEMP_R_GR_OFFSET_CAM */
#define COLOR_TEMP_R_GR_OFFSET_CAM_COUNT         (1U)

/*! @name GB_B_OFFSET_CAM - Camera 0 COLORTEMP Gb B Offset Register */
/*! @{ */

#define COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET0_MASK  (0xFFFFU)
#define COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET0_SHIFT (0U)
#define COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET0(x)    (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET0_SHIFT)) & COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET0_MASK)

#define COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET1_MASK  (0xFFFF0000U)
#define COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET1_SHIFT (16U)
#define COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET1(x)    (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET1_SHIFT)) & COLOR_TEMP_GB_B_OFFSET_CAM_OFFSET1_MASK)
/*! @} */

/* The count of COLOR_TEMP_GB_B_OFFSET_CAM */
#define COLOR_TEMP_GB_B_OFFSET_CAM_COUNT         (1U)

/*! @name CNT_WHITE_CAM - Camera 0 COLORTEMP White Count Register */
/*! @{ */

#define COLOR_TEMP_CNT_WHITE_CAM_WHITE_MASK      (0xFFFFFFFFU)
#define COLOR_TEMP_CNT_WHITE_CAM_WHITE_SHIFT     (0U)
#define COLOR_TEMP_CNT_WHITE_CAM_WHITE(x)        (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CNT_WHITE_CAM_WHITE_SHIFT)) & COLOR_TEMP_CNT_WHITE_CAM_WHITE_MASK)
/*! @} */

/* The count of COLOR_TEMP_CNT_WHITE_CAM */
#define COLOR_TEMP_CNT_WHITE_CAM_COUNT           (1U)

/*! @name SUMRL_CAM - Camera 0 COLORTEMP Red Sum Low Register */
/*! @{ */

#define COLOR_TEMP_SUMRL_CAM_SUM_MASK            (0xFFFFFFFFU)
#define COLOR_TEMP_SUMRL_CAM_SUM_SHIFT           (0U)
#define COLOR_TEMP_SUMRL_CAM_SUM(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMRL_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMRL_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMRL_CAM */
#define COLOR_TEMP_SUMRL_CAM_COUNT               (1U)

/*! @name SUMRH_CAM - Camera 0 COLORTEMP Red Sum High Register */
/*! @{ */

#define COLOR_TEMP_SUMRH_CAM_SUM_MASK            (0xFFFFFFFFU)
#define COLOR_TEMP_SUMRH_CAM_SUM_SHIFT           (0U)
#define COLOR_TEMP_SUMRH_CAM_SUM(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMRH_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMRH_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMRH_CAM */
#define COLOR_TEMP_SUMRH_CAM_COUNT               (1U)

/*! @name SUMGL_CAM - Camera 0 COLORTEMP Green Sum Low Register */
/*! @{ */

#define COLOR_TEMP_SUMGL_CAM_SUM_MASK            (0xFFFFFFFFU)
#define COLOR_TEMP_SUMGL_CAM_SUM_SHIFT           (0U)
#define COLOR_TEMP_SUMGL_CAM_SUM(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMGL_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMGL_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMGL_CAM */
#define COLOR_TEMP_SUMGL_CAM_COUNT               (1U)

/*! @name SUMGH_CAM - Camera 0 COLORTEMP Green Sum High Register */
/*! @{ */

#define COLOR_TEMP_SUMGH_CAM_SUM_MASK            (0xFFFFFFFFU)
#define COLOR_TEMP_SUMGH_CAM_SUM_SHIFT           (0U)
#define COLOR_TEMP_SUMGH_CAM_SUM(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMGH_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMGH_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMGH_CAM */
#define COLOR_TEMP_SUMGH_CAM_COUNT               (1U)

/*! @name SUMBL_CAM - Camera 0 COLORTEMP Blue Sum Low Register */
/*! @{ */

#define COLOR_TEMP_SUMBL_CAM_SUM_MASK            (0xFFFFFFFFU)
#define COLOR_TEMP_SUMBL_CAM_SUM_SHIFT           (0U)
#define COLOR_TEMP_SUMBL_CAM_SUM(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMBL_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMBL_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMBL_CAM */
#define COLOR_TEMP_SUMBL_CAM_COUNT               (1U)

/*! @name SUMBH_CAM - Camera 0 COLORTEMP Blue Sum High Register */
/*! @{ */

#define COLOR_TEMP_SUMBH_CAM_SUM_MASK            (0xFFFFFFFFU)
#define COLOR_TEMP_SUMBH_CAM_SUM_SHIFT           (0U)
#define COLOR_TEMP_SUMBH_CAM_SUM(x)              (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMBH_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMBH_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMBH_CAM */
#define COLOR_TEMP_SUMBH_CAM_COUNT               (1U)

/*! @name SUMRGL_CAM - Camera 0 COLORTEMP R/G Sum Low Register */
/*! @{ */

#define COLOR_TEMP_SUMRGL_CAM_SUM_MASK           (0xFFFFFFFFU)
#define COLOR_TEMP_SUMRGL_CAM_SUM_SHIFT          (0U)
#define COLOR_TEMP_SUMRGL_CAM_SUM(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMRGL_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMRGL_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMRGL_CAM */
#define COLOR_TEMP_SUMRGL_CAM_COUNT              (1U)

/*! @name SUMRGH_CAM - Camera 0 COLORTEMP R/G Sum High Register */
/*! @{ */

#define COLOR_TEMP_SUMRGH_CAM_SUM_MASK           (0xFFFFFFFFU)
#define COLOR_TEMP_SUMRGH_CAM_SUM_SHIFT          (0U)
#define COLOR_TEMP_SUMRGH_CAM_SUM(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMRGH_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMRGH_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMRGH_CAM */
#define COLOR_TEMP_SUMRGH_CAM_COUNT              (1U)

/*! @name SUMBGL_CAM - Camera 0 COLORTEMP B/G Sum Low Register */
/*! @{ */

#define COLOR_TEMP_SUMBGL_CAM_SUM_MASK           (0xFFFFFFFFU)
#define COLOR_TEMP_SUMBGL_CAM_SUM_SHIFT          (0U)
#define COLOR_TEMP_SUMBGL_CAM_SUM(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMBGL_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMBGL_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMBGL_CAM */
#define COLOR_TEMP_SUMBGL_CAM_COUNT              (1U)

/*! @name SUMBGH_CAM - Camera 0 COLORTEMP B/G Sum High Register */
/*! @{ */

#define COLOR_TEMP_SUMBGH_CAM_SUM_MASK           (0xFFFFFFFFU)
#define COLOR_TEMP_SUMBGH_CAM_SUM_SHIFT          (0U)
#define COLOR_TEMP_SUMBGH_CAM_SUM(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_SUMBGH_CAM_SUM_SHIFT)) & COLOR_TEMP_SUMBGH_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_SUMBGH_CAM */
#define COLOR_TEMP_SUMBGH_CAM_COUNT              (1U)

/*! @name STAT_BLK_SIZE - Camera 0 COLORTEMP Statistics Block Size Register */
/*! @{ */

#define COLOR_TEMP_STAT_BLK_SIZE_XSIZE_MASK      (0xFFFFU)
#define COLOR_TEMP_STAT_BLK_SIZE_XSIZE_SHIFT     (0U)
#define COLOR_TEMP_STAT_BLK_SIZE_XSIZE(x)        (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_STAT_BLK_SIZE_XSIZE_SHIFT)) & COLOR_TEMP_STAT_BLK_SIZE_XSIZE_MASK)

#define COLOR_TEMP_STAT_BLK_SIZE_YSIZE_MASK      (0xFFFF0000U)
#define COLOR_TEMP_STAT_BLK_SIZE_YSIZE_SHIFT     (16U)
#define COLOR_TEMP_STAT_BLK_SIZE_YSIZE(x)        (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_STAT_BLK_SIZE_YSIZE_SHIFT)) & COLOR_TEMP_STAT_BLK_SIZE_YSIZE_MASK)
/*! @} */

/* The count of COLOR_TEMP_STAT_BLK_SIZE */
#define COLOR_TEMP_STAT_BLK_SIZE_COUNT           (1U)

/*! @name STAT_CURR_BLK_Y - Camera 0 COLORTEMP Statistics Block Y Status */
/*! @{ */

#define COLOR_TEMP_STAT_CURR_BLK_Y_BLKLNE_MASK   (0xFFFFU)
#define COLOR_TEMP_STAT_CURR_BLK_Y_BLKLNE_SHIFT  (0U)
#define COLOR_TEMP_STAT_CURR_BLK_Y_BLKLNE(x)     (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_STAT_CURR_BLK_Y_BLKLNE_SHIFT)) & COLOR_TEMP_STAT_CURR_BLK_Y_BLKLNE_MASK)

#define COLOR_TEMP_STAT_CURR_BLK_Y_BLKROW_MASK   (0x70000U)
#define COLOR_TEMP_STAT_CURR_BLK_Y_BLKROW_SHIFT  (16U)
#define COLOR_TEMP_STAT_CURR_BLK_Y_BLKROW(x)     (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_STAT_CURR_BLK_Y_BLKROW_SHIFT)) & COLOR_TEMP_STAT_CURR_BLK_Y_BLKROW_MASK)
/*! @} */

/* The count of COLOR_TEMP_STAT_CURR_BLK_Y */
#define COLOR_TEMP_STAT_CURR_BLK_Y_COUNT         (1U)

/*! @name CROI_POS_CAM - Camera 0 Color ROI 0 Position Register..Camera 0 Color ROI 9 Position Register */
/*! @{ */

#define COLOR_TEMP_CROI_POS_CAM_ROVERG_LOW_MASK  (0xFFU)
#define COLOR_TEMP_CROI_POS_CAM_ROVERG_LOW_SHIFT (0U)
#define COLOR_TEMP_CROI_POS_CAM_ROVERG_LOW(x)    (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_POS_CAM_ROVERG_LOW_SHIFT)) & COLOR_TEMP_CROI_POS_CAM_ROVERG_LOW_MASK)

#define COLOR_TEMP_CROI_POS_CAM_ROVERG_HIGH_MASK (0xFF00U)
#define COLOR_TEMP_CROI_POS_CAM_ROVERG_HIGH_SHIFT (8U)
#define COLOR_TEMP_CROI_POS_CAM_ROVERG_HIGH(x)   (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_POS_CAM_ROVERG_HIGH_SHIFT)) & COLOR_TEMP_CROI_POS_CAM_ROVERG_HIGH_MASK)

#define COLOR_TEMP_CROI_POS_CAM_BOVERG_LOW_MASK  (0xFF0000U)
#define COLOR_TEMP_CROI_POS_CAM_BOVERG_LOW_SHIFT (16U)
#define COLOR_TEMP_CROI_POS_CAM_BOVERG_LOW(x)    (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_POS_CAM_BOVERG_LOW_SHIFT)) & COLOR_TEMP_CROI_POS_CAM_BOVERG_LOW_MASK)

#define COLOR_TEMP_CROI_POS_CAM_BOVERG_HIGH_MASK (0xFF000000U)
#define COLOR_TEMP_CROI_POS_CAM_BOVERG_HIGH_SHIFT (24U)
#define COLOR_TEMP_CROI_POS_CAM_BOVERG_HIGH(x)   (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_POS_CAM_BOVERG_HIGH_SHIFT)) & COLOR_TEMP_CROI_POS_CAM_BOVERG_HIGH_MASK)
/*! @} */

/* The count of COLOR_TEMP_CROI_POS_CAM */
#define COLOR_TEMP_CROI_POS_CAM_COUNT            (1U)

/* The count of COLOR_TEMP_CROI_POS_CAM */
#define COLOR_TEMP_CROI_POS_CAM_COUNT2           (10U)

/*! @name CROI_PIXCNT_CAM - Camera 0 Color ROI 0 Pixel Count Register..Camera 0 Color ROI 9 Pixel Count Register */
/*! @{ */

#define COLOR_TEMP_CROI_PIXCNT_CAM_PIXCNT_MASK   (0xFFFFFFU)
#define COLOR_TEMP_CROI_PIXCNT_CAM_PIXCNT_SHIFT  (0U)
#define COLOR_TEMP_CROI_PIXCNT_CAM_PIXCNT(x)     (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_PIXCNT_CAM_PIXCNT_SHIFT)) & COLOR_TEMP_CROI_PIXCNT_CAM_PIXCNT_MASK)
/*! @} */

/* The count of COLOR_TEMP_CROI_PIXCNT_CAM */
#define COLOR_TEMP_CROI_PIXCNT_CAM_COUNT         (1U)

/* The count of COLOR_TEMP_CROI_PIXCNT_CAM */
#define COLOR_TEMP_CROI_PIXCNT_CAM_COUNT2        (10U)

/*! @name CROI_SUMRED_CAM - Camera 0 Color ROI 0 SUM Red Register..Camera 0 Color ROI 9 SUM Red Register */
/*! @{ */

#define COLOR_TEMP_CROI_SUMRED_CAM_SUM_MASK      (0xFFFFFFFFU)
#define COLOR_TEMP_CROI_SUMRED_CAM_SUM_SHIFT     (0U)
#define COLOR_TEMP_CROI_SUMRED_CAM_SUM(x)        (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_SUMRED_CAM_SUM_SHIFT)) & COLOR_TEMP_CROI_SUMRED_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_CROI_SUMRED_CAM */
#define COLOR_TEMP_CROI_SUMRED_CAM_COUNT         (1U)

/* The count of COLOR_TEMP_CROI_SUMRED_CAM */
#define COLOR_TEMP_CROI_SUMRED_CAM_COUNT2        (10U)

/*! @name CROI_SUMGREEN_CAM - Camera 0 Color ROI 0 SUM Green Register..Camera 0 Color ROI 9 SUM Green Register */
/*! @{ */

#define COLOR_TEMP_CROI_SUMGREEN_CAM_SUM_MASK    (0xFFFFFFFFU)
#define COLOR_TEMP_CROI_SUMGREEN_CAM_SUM_SHIFT   (0U)
#define COLOR_TEMP_CROI_SUMGREEN_CAM_SUM(x)      (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_SUMGREEN_CAM_SUM_SHIFT)) & COLOR_TEMP_CROI_SUMGREEN_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_CROI_SUMGREEN_CAM */
#define COLOR_TEMP_CROI_SUMGREEN_CAM_COUNT       (1U)

/* The count of COLOR_TEMP_CROI_SUMGREEN_CAM */
#define COLOR_TEMP_CROI_SUMGREEN_CAM_COUNT2      (10U)

/*! @name CROI_SUMBLUE_CAM - Camera 0 Color ROI 0 SUM Blue Register..Camera 0 Color ROI 9 SUM Blue Register */
/*! @{ */

#define COLOR_TEMP_CROI_SUMBLUE_CAM_SUM_MASK     (0xFFFFFFFFU)
#define COLOR_TEMP_CROI_SUMBLUE_CAM_SUM_SHIFT    (0U)
#define COLOR_TEMP_CROI_SUMBLUE_CAM_SUM(x)       (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_CROI_SUMBLUE_CAM_SUM_SHIFT)) & COLOR_TEMP_CROI_SUMBLUE_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_CROI_SUMBLUE_CAM */
#define COLOR_TEMP_CROI_SUMBLUE_CAM_COUNT        (1U)

/* The count of COLOR_TEMP_CROI_SUMBLUE_CAM */
#define COLOR_TEMP_CROI_SUMBLUE_CAM_COUNT2       (10U)

/*! @name GR_AVG_IN_CAM - Camera 0 GR average input value */
/*! @{ */

#define COLOR_TEMP_GR_AVG_IN_CAM_GR_AGV_MASK     (0xFFFFFU)
#define COLOR_TEMP_GR_AVG_IN_CAM_GR_AGV_SHIFT    (0U)
#define COLOR_TEMP_GR_AVG_IN_CAM_GR_AGV(x)       (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GR_AVG_IN_CAM_GR_AGV_SHIFT)) & COLOR_TEMP_GR_AVG_IN_CAM_GR_AGV_MASK)
/*! @} */

/* The count of COLOR_TEMP_GR_AVG_IN_CAM */
#define COLOR_TEMP_GR_AVG_IN_CAM_COUNT           (1U)

/*! @name GB_AVG_IN_CAM - Camera 0 GB average input value */
/*! @{ */

#define COLOR_TEMP_GB_AVG_IN_CAM_GB_AGV_MASK     (0xFFFFFU)
#define COLOR_TEMP_GB_AVG_IN_CAM_GB_AGV_SHIFT    (0U)
#define COLOR_TEMP_GB_AVG_IN_CAM_GB_AGV(x)       (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GB_AVG_IN_CAM_GB_AGV_SHIFT)) & COLOR_TEMP_GB_AVG_IN_CAM_GB_AGV_MASK)
/*! @} */

/* The count of COLOR_TEMP_GB_AVG_IN_CAM */
#define COLOR_TEMP_GB_AVG_IN_CAM_COUNT           (1U)

/*! @name GR_GB_CNT_CAM - Camera 0 Pixel count for the GR vs GB sums */
/*! @{ */

#define COLOR_TEMP_GR_GB_CNT_CAM_CNT_MASK        (0xFFFFFFFFU)
#define COLOR_TEMP_GR_GB_CNT_CAM_CNT_SHIFT       (0U)
#define COLOR_TEMP_GR_GB_CNT_CAM_CNT(x)          (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GR_GB_CNT_CAM_CNT_SHIFT)) & COLOR_TEMP_GR_GB_CNT_CAM_CNT_MASK)
/*! @} */

/* The count of COLOR_TEMP_GR_GB_CNT_CAM */
#define COLOR_TEMP_GR_GB_CNT_CAM_COUNT           (1U)

/*! @name GR_SUM_CAM - Camera 0 Sum of counted GR values */
/*! @{ */

#define COLOR_TEMP_GR_SUM_CAM_SUM_MASK           (0xFFFFFFFFU)
#define COLOR_TEMP_GR_SUM_CAM_SUM_SHIFT          (0U)
#define COLOR_TEMP_GR_SUM_CAM_SUM(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GR_SUM_CAM_SUM_SHIFT)) & COLOR_TEMP_GR_SUM_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_GR_SUM_CAM */
#define COLOR_TEMP_GR_SUM_CAM_COUNT              (1U)

/*! @name GB_SUM_CAM - Camera 0 Sum of counted GB values */
/*! @{ */

#define COLOR_TEMP_GB_SUM_CAM_SUM_MASK           (0xFFFFFFFFU)
#define COLOR_TEMP_GB_SUM_CAM_SUM_SHIFT          (0U)
#define COLOR_TEMP_GB_SUM_CAM_SUM(x)             (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GB_SUM_CAM_SUM_SHIFT)) & COLOR_TEMP_GB_SUM_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_GB_SUM_CAM */
#define COLOR_TEMP_GB_SUM_CAM_COUNT              (1U)

/*! @name GR2_SUM_CAM - Camera 0 Sum of squared GR values */
/*! @{ */

#define COLOR_TEMP_GR2_SUM_CAM_SUM_MASK          (0xFFFFFFFFU)
#define COLOR_TEMP_GR2_SUM_CAM_SUM_SHIFT         (0U)
#define COLOR_TEMP_GR2_SUM_CAM_SUM(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GR2_SUM_CAM_SUM_SHIFT)) & COLOR_TEMP_GR2_SUM_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_GR2_SUM_CAM */
#define COLOR_TEMP_GR2_SUM_CAM_COUNT             (1U)

/*! @name GB2_SUM_CAM - Camera 0 Sum of squared GB values */
/*! @{ */

#define COLOR_TEMP_GB2_SUM_CAM_SUM_MASK          (0xFFFFFFFFU)
#define COLOR_TEMP_GB2_SUM_CAM_SUM_SHIFT         (0U)
#define COLOR_TEMP_GB2_SUM_CAM_SUM(x)            (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GB2_SUM_CAM_SUM_SHIFT)) & COLOR_TEMP_GB2_SUM_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_GB2_SUM_CAM */
#define COLOR_TEMP_GB2_SUM_CAM_COUNT             (1U)

/*! @name GRGB_SUM_CAM - Camera 0 Sum of GR*GB values */
/*! @{ */

#define COLOR_TEMP_GRGB_SUM_CAM_SUM_MASK         (0xFFFFFFFFU)
#define COLOR_TEMP_GRGB_SUM_CAM_SUM_SHIFT        (0U)
#define COLOR_TEMP_GRGB_SUM_CAM_SUM(x)           (((uint32_t)(((uint32_t)(x)) << COLOR_TEMP_GRGB_SUM_CAM_SUM_SHIFT)) & COLOR_TEMP_GRGB_SUM_CAM_SUM_MASK)
/*! @} */

/* The count of COLOR_TEMP_GRGB_SUM_CAM */
#define COLOR_TEMP_GRGB_SUM_CAM_COUNT            (1U)


/*!
 * @}
 */ /* end of group COLOR_TEMP_Register_Masks */


/*!
 * @}
 */ /* end of group COLOR_TEMP_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_COLOR_TEMP_H_ */

