{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725636572962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636572962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 23:29:32 2024 " "Processing started: Fri Sep  6 23:29:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636572962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636572962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636572962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725636573203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725636573203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-synth " "Found design unit 1: seg7-synth" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/seg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579645 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/seg7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorycontroller-synth " "Found design unit 1: memorycontroller-synth" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579646 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorycontroller " "Found entity 1: memorycontroller" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-synth " "Found design unit 1: top_module-synth" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579647 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlogic-synth " "Found design unit 1: userlogic-synth" {  } { { "userlogic.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579649 ""} { "Info" "ISGN_ENTITY_NAME" "1 userlogic " "Found entity 1: userlogic" {  } { { "userlogic.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdcontrollerfast-controller " "Found design unit 1: lcdcontrollerfast-controller" {  } { { "lcdcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/lcdcontroller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579650 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdcontrollerfast " "Found entity 1: lcdcontrollerfast" {  } { { "lcdcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/lcdcontroller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod5-synth " "Found design unit 1: mod5-synth" {  } { { "mod5.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/mod5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579651 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod5 " "Found entity 1: mod5" {  } { { "mod5.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/mod5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_lcd-synth " "Found design unit 1: sub_module_lcd-synth" {  } { { "sub_module_lcd.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579652 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_lcd " "Found entity 1: sub_module_lcd" {  } { { "sub_module_lcd.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_ram-synth " "Found design unit 1: sub_module_ram-synth" {  } { { "sub_module_ram.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_ram " "Found entity 1: sub_module_ram" {  } { { "sub_module_ram.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userlogic_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userlogic_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlogic_ad_wr-synth " "Found design unit 1: userlogic_ad_wr-synth" {  } { { "userlogic_addr.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic_addr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579654 ""} { "Info" "ISGN_ENTITY_NAME" "1 userlogic_ad_wr " "Found entity 1: userlogic_ad_wr" {  } { { "userlogic_addr.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic_addr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636579654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636579654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725636579679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read_r top_module.vhd(64) " "Verilog HDL or VHDL warning at top_module.vhd(64): object \"data_read_r\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725636579680 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read top_module.vhd(64) " "Verilog HDL or VHDL warning at top_module.vhd(64): object \"data_read\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725636579680 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready top_module.vhd(65) " "Verilog HDL or VHDL warning at top_module.vhd(65): object \"ready\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725636579680 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_lcd sub_module_lcd:A " "Elaborating entity \"sub_module_lcd\" for hierarchy \"sub_module_lcd:A\"" {  } { { "top_module.vhd" "A" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636579681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userlogic_ad_wr sub_module_lcd:A\|userlogic_ad_wr:ul1 " "Elaborating entity \"userlogic_ad_wr\" for hierarchy \"sub_module_lcd:A\|userlogic_ad_wr:ul1\"" {  } { { "sub_module_lcd.vhd" "ul1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636579682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdcontrollerfast sub_module_lcd:A\|lcdcontrollerfast:lc1 " "Elaborating entity \"lcdcontrollerfast\" for hierarchy \"sub_module_lcd:A\|lcdcontrollerfast:lc1\"" {  } { { "sub_module_lcd.vhd" "lc1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636579683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_ram sub_module_ram:B " "Elaborating entity \"sub_module_ram\" for hierarchy \"sub_module_ram:B\"" {  } { { "top_module.vhd" "B" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636579696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorycontroller sub_module_ram:B\|memorycontroller:ctl " "Elaborating entity \"memorycontroller\" for hierarchy \"sub_module_ram:B\|memorycontroller:ctl\"" {  } { { "sub_module_ram.vhd" "ctl" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636579697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 sub_module_ram:B\|seg7:dp11 " "Elaborating entity \"seg7\" for hierarchy \"sub_module_ram:B\|seg7:dp11\"" {  } { { "sub_module_ram.vhd" "dp11" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636579699 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[0\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[0\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[1\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[1\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[2\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[2\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[3\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[3\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[4\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[4\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[5\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[5\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[6\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[6\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[7\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[7\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725636580246 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1725636580246 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[8\] GND pin " "The pin \"dio_sram\[8\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[9\] GND pin " "The pin \"dio_sram\[9\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[10\] GND pin " "The pin \"dio_sram\[10\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[11\] GND pin " "The pin \"dio_sram\[11\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[12\] GND pin " "The pin \"dio_sram\[12\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[13\] GND pin " "The pin \"dio_sram\[13\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[14\] GND pin " "The pin \"dio_sram\[14\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[15\] GND pin " "The pin \"dio_sram\[15\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725636580246 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1725636580246 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 28 -1 0 } } { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725636580248 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725636580248 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[0\]~synth " "Node \"dio_lcd\[0\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[1\]~synth " "Node \"dio_lcd\[1\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[2\]~synth " "Node \"dio_lcd\[2\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[3\]~synth " "Node \"dio_lcd\[3\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[4\]~synth " "Node \"dio_lcd\[4\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[5\]~synth " "Node \"dio_lcd\[5\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[6\]~synth " "Node \"dio_lcd\[6\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[7\]~synth " "Node \"dio_lcd\[7\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636580382 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725636580382 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[8\] GND " "Pin \"ad_sram\[8\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[9\] GND " "Pin \"ad_sram\[9\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[10\] GND " "Pin \"ad_sram\[10\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[11\] GND " "Pin \"ad_sram\[11\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[12\] GND " "Pin \"ad_sram\[12\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[13\] GND " "Pin \"ad_sram\[13\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[14\] GND " "Pin \"ad_sram\[14\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[15\] GND " "Pin \"ad_sram\[15\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[16\] GND " "Pin \"ad_sram\[16\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[17\] GND " "Pin \"ad_sram\[17\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[18\] GND " "Pin \"ad_sram\[18\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[19\] GND " "Pin \"ad_sram\[19\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ad_sram[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ce_n_sram GND " "Pin \"ce_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ce_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "lb_n_sram GND " "Pin \"lb_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|lb_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "ub_n_sram GND " "Pin \"ub_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|ub_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw_lcd GND " "Pin \"rw_lcd\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|rw_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "pon_lcd VCC " "Pin \"pon_lcd\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|pon_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "blon_lcd VCC " "Pin \"blon_lcd\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|blon_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[14\] GND " "Pin \"segoutR\[14\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[15\] GND " "Pin \"segoutR\[15\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[16\] GND " "Pin \"segoutR\[16\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[17\] GND " "Pin \"segoutR\[17\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[18\] GND " "Pin \"segoutR\[18\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[19\] GND " "Pin \"segoutR\[19\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[20\] VCC " "Pin \"segoutR\[20\]\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[21\] GND " "Pin \"segoutR\[21\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[22\] GND " "Pin \"segoutR\[22\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[23\] GND " "Pin \"segoutR\[23\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[24\] GND " "Pin \"segoutR\[24\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[25\] GND " "Pin \"segoutR\[25\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[26\] GND " "Pin \"segoutR\[26\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[27\] VCC " "Pin \"segoutR\[27\]\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636580382 "|top_module|segoutR[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725636580382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725636580452 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram1 19 " "Ignored 19 assignments for entity \"sram1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636580875 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1725636580875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725636581003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636581003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tsw\[16\] " "No output dependent on input pin \"tsw\[16\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636581046 "|top_module|tsw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw\[1\] " "No output dependent on input pin \"psw\[1\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636581046 "|top_module|psw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725636581046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "584 " "Implemented 584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725636581047 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725636581047 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725636581047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725636581047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725636581047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636581067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 23:29:41 2024 " "Processing ended: Fri Sep  6 23:29:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636581067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636581067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636581067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636581067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725636582039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636582040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 23:29:41 2024 " "Processing started: Fri Sep  6 23:29:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636582040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725636582040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725636582040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725636582116 ""}
{ "Info" "0" "" "Project  = SRAM_LCD_FPGA" {  } {  } 0 0 "Project  = SRAM_LCD_FPGA" 0 0 "Fitter" 0 0 1725636582116 ""}
{ "Info" "0" "" "Revision = sramdisplay" {  } {  } 0 0 "Revision = sramdisplay" 0 0 "Fitter" 0 0 1725636582116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725636582161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725636582162 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sramdisplay EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"sramdisplay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725636582170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725636582220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725636582220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725636582454 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725636582458 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636582534 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725636582534 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636582536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636582536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636582536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636582536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636582536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725636582536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725636582538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sramdisplay.sdc " "Synopsys Design Constraints File file not found: 'sramdisplay.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725636583241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725636583242 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725636583246 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1725636583246 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725636583246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725636583278 ""}  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725636583278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725636583477 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725636583477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725636583477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725636583478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725636583479 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725636583480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725636583480 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725636583480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725636583503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725636583504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725636583504 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636583605 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1725636583613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725636585222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636585341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725636585370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725636588731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636588731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725636588947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725636590882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725636590882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725636591812 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725636591812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636591816 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725636591907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725636591920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725636592099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725636592100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725636592259 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636592595 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[8\] a permanently enabled " "Pin dio_sram\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[8\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[9\] a permanently enabled " "Pin dio_sram\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[9\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[10\] a permanently enabled " "Pin dio_sram\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[10\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[11\] a permanently enabled " "Pin dio_sram\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[11\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[12\] a permanently enabled " "Pin dio_sram\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[12\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[13\] a permanently enabled " "Pin dio_sram\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[13\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[14\] a permanently enabled " "Pin dio_sram\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[14\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_sram\[15\] a permanently enabled " "Pin dio_sram\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_sram[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_sram\[15\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[0\] a permanently enabled " "Pin dio_lcd\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[0\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[1\] a permanently enabled " "Pin dio_lcd\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[1\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[2\] a permanently enabled " "Pin dio_lcd\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[2\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[3\] a permanently enabled " "Pin dio_lcd\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[3\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[4\] a permanently enabled " "Pin dio_lcd\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[4\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[5\] a permanently enabled " "Pin dio_lcd\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[5\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[6\] a permanently enabled " "Pin dio_lcd\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[6\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[7\] a permanently enabled " "Pin dio_lcd\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[7\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1725636592891 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1725636592891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/output_files/sramdisplay.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/output_files/sramdisplay.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725636592944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5702 " "Peak virtual memory: 5702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636593197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 23:29:53 2024 " "Processing ended: Fri Sep  6 23:29:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636593197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636593197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636593197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725636593197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725636594085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636594085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 23:29:54 2024 " "Processing started: Fri Sep  6 23:29:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636594085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725636594085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725636594085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725636594312 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725636595848 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725636595924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636596120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 23:29:56 2024 " "Processing ended: Fri Sep  6 23:29:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636596120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636596120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636596120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725636596120 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725636596725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725636597109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636597110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 23:29:56 2024 " "Processing started: Fri Sep  6 23:29:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636597110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725636597110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_sta SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725636597110 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725636597181 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram1 19 " "Ignored 19 assignments for entity \"sram1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725636597210 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1725636597210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725636597295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725636597295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sramdisplay.sdc " "Synopsys Design Constraints File file not found: 'sramdisplay.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725636597673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636597675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636597675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725636597676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636597677 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725636597677 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725636597684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725636597704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725636597704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.517 " "Worst-case setup slack is -8.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.517            -573.237 clk  " "   -8.517            -573.237 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.270 " "Worst-case recovery slack is -1.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270              -1.270 clk  " "   -1.270              -1.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.795 " "Worst-case removal slack is 1.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795               0.000 clk  " "    1.795               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -158.485 clk  " "   -3.000            -158.485 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636597734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636597734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725636597775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725636597792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725636597985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636598035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725636598043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725636598043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.629 " "Worst-case setup slack is -7.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.629            -508.441 clk  " "   -7.629            -508.441 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk  " "    0.337               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.096 " "Worst-case recovery slack is -1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096              -1.096 clk  " "   -1.096              -1.096 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.594 " "Worst-case removal slack is 1.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 clk  " "    1.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -158.485 clk  " "   -3.000            -158.485 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598077 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725636598128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636598185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725636598187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725636598187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.724 " "Worst-case setup slack is -3.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.724            -227.333 clk  " "   -3.724            -227.333 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.193 " "Worst-case recovery slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.193 clk  " "   -0.193              -0.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.847 " "Worst-case removal slack is 0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 clk  " "    0.847               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -132.121 clk  " "   -3.000            -132.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636598261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636598261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725636598613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725636598614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636598694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 23:29:58 2024 " "Processing ended: Fri Sep  6 23:29:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636598694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636598694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636598694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725636598694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1725636599584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636599584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 23:29:59 2024 " "Processing started: Fri Sep  6 23:29:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636599584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636599584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636599584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725636599897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sramdisplay.vho C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/simulation/questa/ simulation " "Generated file sramdisplay.vho in folder \"C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725636599956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636599989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 23:29:59 2024 " "Processing ended: Fri Sep  6 23:29:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636599989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636599989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636599989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636599989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636600645 ""}
