// Seed: 73224672
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd99,
    parameter id_2  = 32'd79,
    parameter id_8  = 32'd50
) (
    input  wire  id_0,
    output uwire id_1,
    input  tri   _id_2,
    output wand  id_3,
    input  wor   id_4,
    output uwire id_5,
    output tri0  id_6
);
  assign id_1 = -1;
  logic [{  id_2  {  -1  }  } : -1] _id_8;
  assign id_5 = 1 == id_8;
  wire id_9;
  wire _id_10;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  wire [id_10 : id_10  ==  -1 'b0 >  id_8] id_11;
endmodule
