Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 19 15:15:11 2021
| Host         : LAPTOP-1BK2POMI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_control_sets_placed.rpt
| Design       : display
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           28 |
| Yes          | No                    | No                     |             461 |          150 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             449 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |         1.00 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                3 |              4 |         1.33 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                3 |              5 |         1.67 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                2 |              5 |         2.50 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |         3.00 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG         | input1[7][7]_i_1_n_0                                  | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | input1[5][7]_i_1_n_0                                  | p_0_in                                                |                4 |              8 |         2.00 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | p_92_out                                              | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | input2[2][7]_i_1_n_0                                  | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | input2[8][7]_i_1_n_0                                  | p_0_in                                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | input2[4][7]_i_1_n_0                                  | p_0_in                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | input1[11][7]_i_1_n_0                                 | p_0_in                                                |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG         | input2[6][7]_i_1_n_0                                  | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | p_65_out                                              | p_0_in                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | p_51_out                                              | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | p_128_out                                             | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | p_12_out                                              | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | p_19_out                                              | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | p_1_out                                               | p_0_in                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | p_28_out                                              | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | p_34_out                                              | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | p_122_out                                             | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | p_45_out                                              | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | p_108_out                                             | p_0_in                                                |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG         | p_114_out                                             | p_0_in                                                |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG         | p_84_out                                              | p_0_in                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | p_59_out                                              | p_0_in                                                |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG         | p_78_out                                              | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | p_98_out                                              | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | input1[13][7]_i_1_n_0                                 | p_0_in                                                |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG         | input1[15][7]_i_1_n_0                                 | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | input1[17][7]_i_1_n_0                                 | p_0_in                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | input1[19][7]_i_1_n_0                                 | p_0_in                                                |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG         | input1[1][7]_i_2_n_0                                  | p_0_in                                                |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG         | input1[21][7]_i_1_n_0                                 | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | input1[23][7]_i_1_n_0                                 | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | input1[25][7]_i_1_n_0                                 | p_0_in                                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | input1[9][7]_i_1_n_0                                  | p_0_in                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | input1[3][7]_i_1_n_0                                  | p_0_in                                                |                6 |              8 |         1.33 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                4 |              9 |         2.25 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                4 |              9 |         2.25 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                3 |             10 |         3.33 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                5 |             10 |         2.00 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG         | display_valid_i_1_n_0                                 |                                                       |                8 |             11 |         1.38 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG         | display_value[19]_i_2_n_0                             | display_value[19]_i_1_n_0                             |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG         | a1/out_r                                              |                                                       |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG         | a1/out_r[2][2][19]_i_1_n_0                            |                                                       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG         | a1/out_r[2][3][19]_i_1_n_0                            |                                                       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG         | a1/out_r[3][3][19]_i_1_n_0                            |                                                       |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG         | a1/out_r[1][3][19]_i_1_n_0                            |                                                       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG         | a1/out_r[1][2][19]_i_1_n_0                            |                                                       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG         | a1/out_r[3][1][19]_i_1_n_0                            |                                                       |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG         | a1/out_r[2][1][19]_i_1_n_0                            |                                                       |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG         | a1/out_r[3][2][19]_i_1_n_0                            |                                                       |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               13 |             26 |         2.00 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                5 |             28 |         5.60 |
|  clk_IBUF_BUFG         | a1/i[31]_i_2_n_0                                      | a1/i[31]_i_1_n_0                                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG         | a1/j[31]_i_2_n_0                                      | a1/j[31]_i_1_n_0                                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG         | a1/C                                                  |                                                       |               29 |             72 |         2.48 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               38 |             85 |         2.24 |
|  clk_IBUF_BUFG         | a1/FSM_onehot_states_reg_n_0_[2]                      |                                                       |               46 |            180 |         3.91 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


