strict digraph "compose( ,  )" {
	node [label="\N"];
	"713:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d5c2e3650>",
		clk_sens=False,
		fillcolor=gold,
		label="713:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt128d_rd_valid', 'rstn', 'cnt128d_rd']"];
	"714:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c2e3850>",
		fillcolor=springgreen,
		label="714:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"713:AL" -> "714:IF"	 [cond="[]",
		lineno=None];
	"723:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c305750>",
		fillcolor=firebrick,
		label="723:NS
mem_valid <= #1 cnt128d_rd_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c305750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_721:AL"	 [def_var="['mem_valid']",
		label="Leaf_721:AL"];
	"723:NS" -> "Leaf_721:AL"	 [cond="[]",
		lineno=None];
	"690:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b250>",
		def_var="['wr_DATA']",
		fillcolor=deepskyblue,
		label="690:AS
wr_DATA = { { 16 - N{ 1'b0 } }, inp_data };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['inp_data']"];
	"708:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c314e90>",
		fillcolor=springgreen,
		label="708:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"709:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c2e3250>",
		fillcolor=springgreen,
		label="709:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"708:IF" -> "709:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=708];
	"708:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c314e50>",
		fillcolor=firebrick,
		label="708:NS
cnt128d_rd_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c314e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"708:IF" -> "708:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=708];
	"705:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c314a10>",
		def_var="['cnt128d_rd_valid_stop']",
		fillcolor=deepskyblue,
		label="705:AS
cnt128d_rd_valid_stop = (cnt128d_rd[5:0] == 63)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cnt128d_rd']"];
	"707:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d5c314c50>",
		clk_sens=False,
		fillcolor=gold,
		label="707:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rstn', 'cnt128d_rd_valid_stop', 'cnt128d_rd_valid_start']"];
	"705:AS" -> "707:AL";
	"709:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3210>",
		fillcolor=firebrick,
		label="709:NS
cnt128d_rd_valid <= #1 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"709:IF" -> "709:NS"	 [cond="['cnt128d_rd_valid_start']",
		label=cnt128d_rd_valid_start,
		lineno=709];
	"710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c2e3450>",
		fillcolor=springgreen,
		label="710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"709:IF" -> "710:IF"	 [cond="['cnt128d_rd_valid_start']",
		label="!(cnt128d_rd_valid_start)",
		lineno=709];
	"Leaf_686:AL"	 [def_var="['cnt128d_wr']",
		label="Leaf_686:AL"];
	"686:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d5c2f5ad0>",
		clk_sens=False,
		fillcolor=gold,
		label="686:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['inp_valid', 'rstn', 'cnt128d_wr']"];
	"Leaf_686:AL" -> "686:AL";
	"696:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b890>",
		def_var="['indicator']",
		fillcolor=deepskyblue,
		label="696:AS
indicator = cnt128d_wr[6];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cnt128d_wr']"];
	"Leaf_686:AL" -> "696:AS";
	"691:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b3d0>",
		def_var="['wr_ADDR']",
		fillcolor=deepskyblue,
		label="691:AS
wr_ADDR = cnt128d_wr;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cnt128d_wr']"];
	"Leaf_686:AL" -> "691:AS";
	"702:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c314350>",
		def_var="['indicator_neg_edge']",
		fillcolor=deepskyblue,
		label="702:AS
indicator_neg_edge = ~indicator & indicator_1d;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['indicator', 'indicator_1d']"];
	"704:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c314690>",
		def_var="['cnt128d_rd_valid_start']",
		fillcolor=deepskyblue,
		label="704:AS
cnt128d_rd_valid_start = indicator_pos_edge | indicator_neg_edge;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['indicator_pos_edge', 'indicator_neg_edge']"];
	"702:AS" -> "704:AS";
	"Leaf_697:AL"	 [def_var="['indicator_1d']",
		label="Leaf_697:AL"];
	"Leaf_697:AL" -> "702:AS";
	"701:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c314190>",
		def_var="['indicator_pos_edge']",
		fillcolor=deepskyblue,
		label="701:AS
indicator_pos_edge = indicator & ~indicator_1d;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['indicator', 'indicator_1d']"];
	"Leaf_697:AL" -> "701:AS";
	"687:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2f5c90>",
		fillcolor=firebrick,
		label="687:NS
cnt128d_wr <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2f5c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"687:NS" -> "Leaf_686:AL"	 [cond="[]",
		lineno=None];
	"717:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c2e3f90>",
		def_var="['rd_ADDR']",
		fillcolor=deepskyblue,
		label="717:AS
rd_ADDR = { cnt128d_rd[6], cnt128d_rd[2:0], cnt128d_rd[5:3] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cnt128d_rd', 'cnt128d_rd', 'cnt128d_rd']"];
	"710:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3590>",
		fillcolor=firebrick,
		label="710:NS
cnt128d_rd_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_707:AL"	 [def_var="['cnt128d_rd_valid']",
		label="Leaf_707:AL"];
	"710:NS" -> "Leaf_707:AL"	 [cond="[]",
		lineno=None];
	"688:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31b090>",
		fillcolor=firebrick,
		label="688:NS
cnt128d_wr <= #1 cnt128d_wr + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31b090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"688:NS" -> "Leaf_686:AL"	 [cond="[]",
		lineno=None];
	"687:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c2f5cd0>",
		fillcolor=springgreen,
		label="687:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"686:AL" -> "687:IF"	 [cond="[]",
		lineno=None];
	"698:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31bcd0>",
		fillcolor=firebrick,
		label="698:NS
indicator_1d <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31bcd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"698:NS" -> "Leaf_697:AL"	 [cond="[]",
		lineno=None];
	"722:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c305590>",
		fillcolor=springgreen,
		label="722:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"722:IF" -> "723:NS"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=722];
	"722:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c305510>",
		fillcolor=firebrick,
		label="722:NS
mem_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c305510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"722:IF" -> "722:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=722];
	"697:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d5c31bad0>",
		clk_sens=False,
		fillcolor=gold,
		label="697:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['indicator', 'rstn']"];
	"698:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c31bdd0>",
		fillcolor=springgreen,
		label="698:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"697:AL" -> "698:IF"	 [cond="[]",
		lineno=None];
	"688:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c2f5e50>",
		fillcolor=springgreen,
		label="688:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"688:IF" -> "688:NS"	 [cond="['inp_valid']",
		label=inp_valid,
		lineno=688];
	"701:AS" -> "704:AS";
	"699:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31bf10>",
		fillcolor=firebrick,
		label="699:NS
indicator_1d <= #1 indicator;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31bf10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"699:NS" -> "Leaf_697:AL"	 [cond="[]",
		lineno=None];
	"714:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3810>",
		fillcolor=firebrick,
		label="714:NS
cnt128d_rd <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"714:IF" -> "714:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=714];
	"715:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5c2e3a10>",
		fillcolor=springgreen,
		label="715:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"714:IF" -> "715:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=714];
	"696:AS" -> "702:AS";
	"696:AS" -> "697:AL";
	"696:AS" -> "701:AS";
	"715:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3c10>",
		fillcolor=firebrick,
		label="715:NS
cnt128d_rd <= #1 cnt128d_rd + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_713:AL"	 [def_var="['cnt128d_rd']",
		label="Leaf_713:AL"];
	"715:NS" -> "Leaf_713:AL"	 [cond="[]",
		lineno=None];
	"721:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d5c305350>",
		clk_sens=False,
		fillcolor=gold,
		label="721:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt128d_rd_valid', 'rstn']"];
	"721:AL" -> "722:IF"	 [cond="[]",
		lineno=None];
	"Leaf_707:AL" -> "713:AL";
	"Leaf_707:AL" -> "721:AL";
	"718:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c305110>",
		def_var="['rd_CSN']",
		fillcolor=deepskyblue,
		label="718:AS
rd_CSN = ~cnt128d_rd_valid;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cnt128d_rd_valid']"];
	"Leaf_707:AL" -> "718:AS";
	"708:NS" -> "Leaf_707:AL"	 [cond="[]",
		lineno=None];
	"698:IF" -> "698:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=698];
	"698:IF" -> "699:NS"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=698];
	"Leaf_713:AL" -> "713:AL";
	"Leaf_713:AL" -> "705:AS";
	"Leaf_713:AL" -> "717:AS";
	"704:AS" -> "707:AL";
	"725:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c305950>",
		def_var="['mem_data']",
		fillcolor=deepskyblue,
		label="725:AS
mem_data = rd_DATA[7:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rd_DATA']"];
	"693:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b6d0>",
		def_var="['wr_WEN']",
		fillcolor=deepskyblue,
		label="693:AS
wr_WEN = ~inp_valid;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['inp_valid']"];
	"722:NS" -> "Leaf_721:AL"	 [cond="[]",
		lineno=None];
	"714:NS" -> "Leaf_713:AL"	 [cond="[]",
		lineno=None];
	"687:IF" -> "687:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=687];
	"687:IF" -> "688:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=687];
	"709:NS" -> "Leaf_707:AL"	 [cond="[]",
		lineno=None];
	"710:IF" -> "710:NS"	 [cond="['cnt128d_rd_valid_stop']",
		label=cnt128d_rd_valid_stop,
		lineno=710];
	"692:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b550>",
		def_var="['wr_CSN']",
		fillcolor=deepskyblue,
		label="692:AS
wr_CSN = ~inp_valid;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['inp_valid']"];
	"715:IF" -> "715:NS"	 [cond="['cnt128d_rd_valid']",
		label=cnt128d_rd_valid,
		lineno=715];
	"707:AL" -> "708:IF"	 [cond="[]",
		lineno=None];
}
