DECL|DEFAULT_PCI_CONTROLLER|macro|DEFAULT_PCI_CONTROLLER
DECL|HT_3BIT_CAP_MASK|macro|HT_3BIT_CAP_MASK
DECL|HT_5BIT_CAP_MASK|macro|HT_5BIT_CAP_MASK
DECL|HT_CAPTYPE_DIRECT_ROUTE|macro|HT_CAPTYPE_DIRECT_ROUTE
DECL|HT_CAPTYPE_ERROR_RETRY|macro|HT_CAPTYPE_ERROR_RETRY
DECL|HT_CAPTYPE_EXTCONF|macro|HT_CAPTYPE_EXTCONF
DECL|HT_CAPTYPE_GEN3|macro|HT_CAPTYPE_GEN3
DECL|HT_CAPTYPE_HOST|macro|HT_CAPTYPE_HOST
DECL|HT_CAPTYPE_IRQ|macro|HT_CAPTYPE_IRQ
DECL|HT_CAPTYPE_MSI_MAPPING|macro|HT_CAPTYPE_MSI_MAPPING
DECL|HT_CAPTYPE_PM|macro|HT_CAPTYPE_PM
DECL|HT_CAPTYPE_REMAPPING_40|macro|HT_CAPTYPE_REMAPPING_40
DECL|HT_CAPTYPE_REMAPPING_64|macro|HT_CAPTYPE_REMAPPING_64
DECL|HT_CAPTYPE_SLAVE|macro|HT_CAPTYPE_SLAVE
DECL|HT_CAPTYPE_UNITID_CLUMP|macro|HT_CAPTYPE_UNITID_CLUMP
DECL|HT_CAPTYPE_VCSET|macro|HT_CAPTYPE_VCSET
DECL|HT_MSI_ADDR_HI|macro|HT_MSI_ADDR_HI
DECL|HT_MSI_ADDR_LO_MASK|macro|HT_MSI_ADDR_LO_MASK
DECL|HT_MSI_ADDR_LO|macro|HT_MSI_ADDR_LO
DECL|HT_MSI_FIXED_ADDR|macro|HT_MSI_FIXED_ADDR
DECL|HT_MSI_FLAGS_ENABLE|macro|HT_MSI_FLAGS_ENABLE
DECL|HT_MSI_FLAGS_FIXED|macro|HT_MSI_FLAGS_FIXED
DECL|HT_MSI_FLAGS|macro|HT_MSI_FLAGS
DECL|NO_PCI_CONTROLLER|macro|NO_PCI_CONTROLLER
DECL|PCIE_ARI_CAP_ACS|macro|PCIE_ARI_CAP_ACS
DECL|PCIE_ARI_CAP_MFVC|macro|PCIE_ARI_CAP_MFVC
DECL|PCIE_ARI_CAP_NFN|macro|PCIE_ARI_CAP_NFN
DECL|PCIE_ARI_CAP|macro|PCIE_ARI_CAP
DECL|PCIE_ARI_CTRL_ACS|macro|PCIE_ARI_CTRL_ACS
DECL|PCIE_ARI_CTRL_FG|macro|PCIE_ARI_CTRL_FG
DECL|PCIE_ARI_CTRL_MFVC|macro|PCIE_ARI_CTRL_MFVC
DECL|PCIE_ARI_CTRL|macro|PCIE_ARI_CTRL
DECL|PCIE_ATS_CAP_QDEP|macro|PCIE_ATS_CAP_QDEP
DECL|PCIE_ATS_CAP|macro|PCIE_ATS_CAP
DECL|PCIE_ATS_CTRL_ENABLE|macro|PCIE_ATS_CTRL_ENABLE
DECL|PCIE_ATS_CTRL_STU|macro|PCIE_ATS_CTRL_STU
DECL|PCIE_ATS_CTRL|macro|PCIE_ATS_CTRL
DECL|PCIE_ATS_MAX_QDEP|macro|PCIE_ATS_MAX_QDEP
DECL|PCIE_ATS_MIN_STU|macro|PCIE_ATS_MIN_STU
DECL|PCIE_CFG_SPACE_SIZE|macro|PCIE_CFG_SPACE_SIZE
DECL|PCIE_CFG_SPACE_TOTAL|macro|PCIE_CFG_SPACE_TOTAL
DECL|PCIE_ERR_CAP_ECRC_CHKC|macro|PCIE_ERR_CAP_ECRC_CHKC
DECL|PCIE_ERR_CAP_ECRC_CHKE|macro|PCIE_ERR_CAP_ECRC_CHKE
DECL|PCIE_ERR_CAP_ECRC_GENC|macro|PCIE_ERR_CAP_ECRC_GENC
DECL|PCIE_ERR_CAP_ECRC_GENE|macro|PCIE_ERR_CAP_ECRC_GENE
DECL|PCIE_ERR_CAP_FEP|macro|PCIE_ERR_CAP_FEP
DECL|PCIE_ERR_CAP|macro|PCIE_ERR_CAP
DECL|PCIE_ERR_COR_BAD_DLLP|macro|PCIE_ERR_COR_BAD_DLLP
DECL|PCIE_ERR_COR_BAD_TLP|macro|PCIE_ERR_COR_BAD_TLP
DECL|PCIE_ERR_COR_MASK|macro|PCIE_ERR_COR_MASK
DECL|PCIE_ERR_COR_RCVR|macro|PCIE_ERR_COR_RCVR
DECL|PCIE_ERR_COR_REP_ROLL|macro|PCIE_ERR_COR_REP_ROLL
DECL|PCIE_ERR_COR_REP_TIMER|macro|PCIE_ERR_COR_REP_TIMER
DECL|PCIE_ERR_COR_STATUS|macro|PCIE_ERR_COR_STATUS
DECL|PCIE_ERR_HEADER_LOG|macro|PCIE_ERR_HEADER_LOG
DECL|PCIE_ERR_ROOT_CMD_COR_EN|macro|PCIE_ERR_ROOT_CMD_COR_EN
DECL|PCIE_ERR_ROOT_CMD_FATAL_EN|macro|PCIE_ERR_ROOT_CMD_FATAL_EN
DECL|PCIE_ERR_ROOT_CMD_NONFATAL_EN|macro|PCIE_ERR_ROOT_CMD_NONFATAL_EN
DECL|PCIE_ERR_ROOT_COMMAND|macro|PCIE_ERR_ROOT_COMMAND
DECL|PCIE_ERR_ROOT_COR_RCV|macro|PCIE_ERR_ROOT_COR_RCV
DECL|PCIE_ERR_ROOT_COR_SRC|macro|PCIE_ERR_ROOT_COR_SRC
DECL|PCIE_ERR_ROOT_FATAL_RCV|macro|PCIE_ERR_ROOT_FATAL_RCV
DECL|PCIE_ERR_ROOT_FIRST_FATAL|macro|PCIE_ERR_ROOT_FIRST_FATAL
DECL|PCIE_ERR_ROOT_MULTI_COR_RCV|macro|PCIE_ERR_ROOT_MULTI_COR_RCV
DECL|PCIE_ERR_ROOT_MULTI_UNCOR_RCV|macro|PCIE_ERR_ROOT_MULTI_UNCOR_RCV
DECL|PCIE_ERR_ROOT_NONFATAL_RCV|macro|PCIE_ERR_ROOT_NONFATAL_RCV
DECL|PCIE_ERR_ROOT_SRC|macro|PCIE_ERR_ROOT_SRC
DECL|PCIE_ERR_ROOT_STATUS|macro|PCIE_ERR_ROOT_STATUS
DECL|PCIE_ERR_ROOT_UNCOR_RCV|macro|PCIE_ERR_ROOT_UNCOR_RCV
DECL|PCIE_ERR_UNCOR_MASK|macro|PCIE_ERR_UNCOR_MASK
DECL|PCIE_ERR_UNCOR_SEVER|macro|PCIE_ERR_UNCOR_SEVER
DECL|PCIE_ERR_UNCOR_STATUS|macro|PCIE_ERR_UNCOR_STATUS
DECL|PCIE_ERR_UNC_COMP_ABORT|macro|PCIE_ERR_UNC_COMP_ABORT
DECL|PCIE_ERR_UNC_COMP_TIME|macro|PCIE_ERR_UNC_COMP_TIME
DECL|PCIE_ERR_UNC_DLP|macro|PCIE_ERR_UNC_DLP
DECL|PCIE_ERR_UNC_ECRC|macro|PCIE_ERR_UNC_ECRC
DECL|PCIE_ERR_UNC_FCP|macro|PCIE_ERR_UNC_FCP
DECL|PCIE_ERR_UNC_MALF_TLP|macro|PCIE_ERR_UNC_MALF_TLP
DECL|PCIE_ERR_UNC_POISON_TLP|macro|PCIE_ERR_UNC_POISON_TLP
DECL|PCIE_ERR_UNC_RX_OVER|macro|PCIE_ERR_UNC_RX_OVER
DECL|PCIE_ERR_UNC_TRAIN|macro|PCIE_ERR_UNC_TRAIN
DECL|PCIE_ERR_UNC_UNSUP|macro|PCIE_ERR_UNC_UNSUP
DECL|PCIE_ERR_UNC_UNX_COMP|macro|PCIE_ERR_UNC_UNX_COMP
DECL|PCIE_EXT_CAP_ID_ARI|macro|PCIE_EXT_CAP_ID_ARI
DECL|PCIE_EXT_CAP_ID_ATS|macro|PCIE_EXT_CAP_ID_ATS
DECL|PCIE_EXT_CAP_ID_DSN|macro|PCIE_EXT_CAP_ID_DSN
DECL|PCIE_EXT_CAP_ID_ERR|macro|PCIE_EXT_CAP_ID_ERR
DECL|PCIE_EXT_CAP_ID_PWR|macro|PCIE_EXT_CAP_ID_PWR
DECL|PCIE_EXT_CAP_ID_SRIOV|macro|PCIE_EXT_CAP_ID_SRIOV
DECL|PCIE_EXT_CAP_ID_VC|macro|PCIE_EXT_CAP_ID_VC
DECL|PCIE_EXT_CAP_ID|macro|PCIE_EXT_CAP_ID
DECL|PCIE_EXT_CAP_NEXT|macro|PCIE_EXT_CAP_NEXT
DECL|PCIE_EXT_CAP_VER|macro|PCIE_EXT_CAP_VER
DECL|PCIE_PWR_CAP_BUDGET|macro|PCIE_PWR_CAP_BUDGET
DECL|PCIE_PWR_CAP|macro|PCIE_PWR_CAP
DECL|PCIE_PWR_DATA_BASE|macro|PCIE_PWR_DATA_BASE
DECL|PCIE_PWR_DATA_PM_STATE|macro|PCIE_PWR_DATA_PM_STATE
DECL|PCIE_PWR_DATA_PM_SUB|macro|PCIE_PWR_DATA_PM_SUB
DECL|PCIE_PWR_DATA_RAIL|macro|PCIE_PWR_DATA_RAIL
DECL|PCIE_PWR_DATA_SCALE|macro|PCIE_PWR_DATA_SCALE
DECL|PCIE_PWR_DATA_TYPE|macro|PCIE_PWR_DATA_TYPE
DECL|PCIE_PWR_DATA|macro|PCIE_PWR_DATA
DECL|PCIE_PWR_DSR|macro|PCIE_PWR_DSR
DECL|PCIE_SRIOV_BAR0_UPPER|macro|PCIE_SRIOV_BAR0_UPPER
DECL|PCIE_SRIOV_BAR0|macro|PCIE_SRIOV_BAR0
DECL|PCIE_SRIOV_BAR3_UPPER|macro|PCIE_SRIOV_BAR3_UPPER
DECL|PCIE_SRIOV_BAR3|macro|PCIE_SRIOV_BAR3
DECL|PCIE_SRIOV_CAP_INTR|macro|PCIE_SRIOV_CAP_INTR
DECL|PCIE_SRIOV_CAP_VFM|macro|PCIE_SRIOV_CAP_VFM
DECL|PCIE_SRIOV_CAP|macro|PCIE_SRIOV_CAP
DECL|PCIE_SRIOV_CTRL_ARI|macro|PCIE_SRIOV_CTRL_ARI
DECL|PCIE_SRIOV_CTRL_INTR|macro|PCIE_SRIOV_CTRL_INTR
DECL|PCIE_SRIOV_CTRL_MSE|macro|PCIE_SRIOV_CTRL_MSE
DECL|PCIE_SRIOV_CTRL_VFE|macro|PCIE_SRIOV_CTRL_VFE
DECL|PCIE_SRIOV_CTRL_VFM|macro|PCIE_SRIOV_CTRL_VFM
DECL|PCIE_SRIOV_CTRL|macro|PCIE_SRIOV_CTRL
DECL|PCIE_SRIOV_FUNC_LINK|macro|PCIE_SRIOV_FUNC_LINK
DECL|PCIE_SRIOV_INITIAL_VF|macro|PCIE_SRIOV_INITIAL_VF
DECL|PCIE_SRIOV_NUM_BARS|macro|PCIE_SRIOV_NUM_BARS
DECL|PCIE_SRIOV_NUM_VF|macro|PCIE_SRIOV_NUM_VF
DECL|PCIE_SRIOV_STATUS_VFM|macro|PCIE_SRIOV_STATUS_VFM
DECL|PCIE_SRIOV_STATUS|macro|PCIE_SRIOV_STATUS
DECL|PCIE_SRIOV_SUP_PGSIZE|macro|PCIE_SRIOV_SUP_PGSIZE
DECL|PCIE_SRIOV_SYS_PGSIZE|macro|PCIE_SRIOV_SYS_PGSIZE
DECL|PCIE_SRIOV_TOTAL_VF|macro|PCIE_SRIOV_TOTAL_VF
DECL|PCIE_SRIOV_VFM_AV|macro|PCIE_SRIOV_VFM_AV
DECL|PCIE_SRIOV_VFM_BIR|macro|PCIE_SRIOV_VFM_BIR
DECL|PCIE_SRIOV_VFM_MI|macro|PCIE_SRIOV_VFM_MI
DECL|PCIE_SRIOV_VFM_MO|macro|PCIE_SRIOV_VFM_MO
DECL|PCIE_SRIOV_VFM_OFFSET|macro|PCIE_SRIOV_VFM_OFFSET
DECL|PCIE_SRIOV_VFM_UA|macro|PCIE_SRIOV_VFM_UA
DECL|PCIE_SRIOV_VFM|macro|PCIE_SRIOV_VFM
DECL|PCIE_SRIOV_VF_DID|macro|PCIE_SRIOV_VF_DID
DECL|PCIE_SRIOV_VF_OFFSET|macro|PCIE_SRIOV_VF_OFFSET
DECL|PCIE_SRIOV_VF_STRIDE|macro|PCIE_SRIOV_VF_STRIDE
DECL|PCIE_VC_PORT_CTRL|macro|PCIE_VC_PORT_CTRL
DECL|PCIE_VC_PORT_REG1|macro|PCIE_VC_PORT_REG1
DECL|PCIE_VC_PORT_REG2|macro|PCIE_VC_PORT_REG2
DECL|PCIE_VC_PORT_STATUS|macro|PCIE_VC_PORT_STATUS
DECL|PCIE_VC_RES_CAP|macro|PCIE_VC_RES_CAP
DECL|PCIE_VC_RES_CTRL|macro|PCIE_VC_RES_CTRL
DECL|PCIE_VC_RES_STATUS|macro|PCIE_VC_RES_STATUS
DECL|PCI_8UBCLASS_INTELIO_OTHER|macro|PCI_8UBCLASS_INTELIO_OTHER
DECL|PCI_AF_CAP_FLR|macro|PCI_AF_CAP_FLR
DECL|PCI_AF_CAP_TRPND|macro|PCI_AF_CAP_TRPND
DECL|PCI_AF_CAP|macro|PCI_AF_CAP
DECL|PCI_AF_CTRL_FLR|macro|PCI_AF_CTRL_FLR
DECL|PCI_AF_CTRL|macro|PCI_AF_CTRL
DECL|PCI_AF_STATUS_TRPND|macro|PCI_AF_STATUS_TRPND
DECL|PCI_AF_STATUS|macro|PCI_AF_STATUS
DECL|PCI_BAR_ALL_MASK|macro|PCI_BAR_ALL_MASK
DECL|PCI_BAR_IO|macro|PCI_BAR_IO
DECL|PCI_BAR_MEM_ADDR32|macro|PCI_BAR_MEM_ADDR32
DECL|PCI_BAR_MEM_ADDR64|macro|PCI_BAR_MEM_ADDR64
DECL|PCI_BAR_MEM_BELOW_1MB|macro|PCI_BAR_MEM_BELOW_1MB
DECL|PCI_BAR_MEM_NON_PREF|macro|PCI_BAR_MEM_NON_PREF
DECL|PCI_BAR_MEM_PREFETCH|macro|PCI_BAR_MEM_PREFETCH
DECL|PCI_BAR_MEM_PREF_MASK|macro|PCI_BAR_MEM_PREF_MASK
DECL|PCI_BAR_MEM_RESERVED|macro|PCI_BAR_MEM_RESERVED
DECL|PCI_BAR_MEM_TYPE_MASK|macro|PCI_BAR_MEM_TYPE_MASK
DECL|PCI_BAR_MEM|macro|PCI_BAR_MEM
DECL|PCI_BAR_NONE|macro|PCI_BAR_NONE
DECL|PCI_BAR_SPACE_IO|macro|PCI_BAR_SPACE_IO
DECL|PCI_BAR_SPACE_MASK|macro|PCI_BAR_SPACE_MASK
DECL|PCI_BAR_SPACE_MEM|macro|PCI_BAR_SPACE_MEM
DECL|PCI_BAR_SPACE_NONE|macro|PCI_BAR_SPACE_NONE
DECL|PCI_BASE_BELOW_1M|macro|PCI_BASE_BELOW_1M
DECL|PCI_BASE_IN_64BITS|macro|PCI_BASE_IN_64BITS
DECL|PCI_BASE_IO|macro|PCI_BASE_IO
DECL|PCI_BASE_PREFETCH|macro|PCI_BASE_PREFETCH
DECL|PCI_BDF2|macro|PCI_BDF2
DECL|PCI_BDF|macro|PCI_BDF
DECL|PCI_BUS|macro|PCI_BUS
DECL|PCI_CAP_ADVANCED|macro|PCI_CAP_ADVANCED
DECL|PCI_CAP_AGP_TARGET|macro|PCI_CAP_AGP_TARGET
DECL|PCI_CAP_AGP|macro|PCI_CAP_AGP
DECL|PCI_CAP_CPCI_RES_CTRL|macro|PCI_CAP_CPCI_RES_CTRL
DECL|PCI_CAP_DEBUG_PORT|macro|PCI_CAP_DEBUG_PORT
DECL|PCI_CAP_HOT_SWAP|macro|PCI_CAP_HOT_SWAP
DECL|PCI_CAP_HYPERTRANSPORT|macro|PCI_CAP_HYPERTRANSPORT
DECL|PCI_CAP_MSIX|macro|PCI_CAP_MSIX
DECL|PCI_CAP_MSI|macro|PCI_CAP_MSI
DECL|PCI_CAP_P2P_SSID|macro|PCI_CAP_P2P_SSID
DECL|PCI_CAP_PCIX|macro|PCI_CAP_PCIX
DECL|PCI_CAP_PCI_EXPRESS|macro|PCI_CAP_PCI_EXPRESS
DECL|PCI_CAP_POWER_MGMT|macro|PCI_CAP_POWER_MGMT
DECL|PCI_CAP_RESERVED|macro|PCI_CAP_RESERVED
DECL|PCI_CAP_SECURE|macro|PCI_CAP_SECURE
DECL|PCI_CAP_SHPC|macro|PCI_CAP_SHPC
DECL|PCI_CAP_SLOT_ID|macro|PCI_CAP_SLOT_ID
DECL|PCI_CAP_VENDOR_SPECIFIC|macro|PCI_CAP_VENDOR_SPECIFIC
DECL|PCI_CAP_VPD|macro|PCI_CAP_VPD
DECL|PCI_CFG_BASE_ADDRESS_0|macro|PCI_CFG_BASE_ADDRESS_0
DECL|PCI_CFG_BASE_ADDRESS_1|macro|PCI_CFG_BASE_ADDRESS_1
DECL|PCI_CFG_BASE_ADDRESS_2|macro|PCI_CFG_BASE_ADDRESS_2
DECL|PCI_CFG_BASE_ADDRESS_3|macro|PCI_CFG_BASE_ADDRESS_3
DECL|PCI_CFG_BASE_ADDRESS_4|macro|PCI_CFG_BASE_ADDRESS_4
DECL|PCI_CFG_BASE_ADDRESS_5|macro|PCI_CFG_BASE_ADDRESS_5
DECL|PCI_CFG_BIST|macro|PCI_CFG_BIST
DECL|PCI_CFG_BRG_INT_LINE|macro|PCI_CFG_BRG_INT_LINE
DECL|PCI_CFG_BRG_INT_PIN|macro|PCI_CFG_BRG_INT_PIN
DECL|PCI_CFG_BRIDGE_CONTROL|macro|PCI_CFG_BRIDGE_CONTROL
DECL|PCI_CFG_CACHE_LINE_SIZE|macro|PCI_CFG_CACHE_LINE_SIZE
DECL|PCI_CFG_CAP_PTR|macro|PCI_CFG_CAP_PTR
DECL|PCI_CFG_CB_16BIT_INT|macro|PCI_CFG_CB_16BIT_INT
DECL|PCI_CFG_CB_16BIT_LEGACY|macro|PCI_CFG_CB_16BIT_LEGACY
DECL|PCI_CFG_CB_BRIDGE_CONTROL|macro|PCI_CFG_CB_BRIDGE_CONTROL
DECL|PCI_CFG_CB_BUS|macro|PCI_CFG_CB_BUS
DECL|PCI_CFG_CB_CAP_PTR|macro|PCI_CFG_CB_CAP_PTR
DECL|PCI_CFG_CB_IO_BASE_0_HI|macro|PCI_CFG_CB_IO_BASE_0_HI
DECL|PCI_CFG_CB_IO_BASE_0|macro|PCI_CFG_CB_IO_BASE_0
DECL|PCI_CFG_CB_IO_BASE_1_HI|macro|PCI_CFG_CB_IO_BASE_1_HI
DECL|PCI_CFG_CB_IO_BASE_1|macro|PCI_CFG_CB_IO_BASE_1
DECL|PCI_CFG_CB_IO_LIMIT_0_HI|macro|PCI_CFG_CB_IO_LIMIT_0_HI
DECL|PCI_CFG_CB_IO_LIMIT_0|macro|PCI_CFG_CB_IO_LIMIT_0
DECL|PCI_CFG_CB_IO_LIMIT_1_HI|macro|PCI_CFG_CB_IO_LIMIT_1_HI
DECL|PCI_CFG_CB_IO_LIMIT_1|macro|PCI_CFG_CB_IO_LIMIT_1
DECL|PCI_CFG_CB_ISA_ENABLE|macro|PCI_CFG_CB_ISA_ENABLE
DECL|PCI_CFG_CB_LATENCY_TIMER|macro|PCI_CFG_CB_LATENCY_TIMER
DECL|PCI_CFG_CB_MASTER_ABORT|macro|PCI_CFG_CB_MASTER_ABORT
DECL|PCI_CFG_CB_MEM_BASE_0|macro|PCI_CFG_CB_MEM_BASE_0
DECL|PCI_CFG_CB_MEM_BASE_1|macro|PCI_CFG_CB_MEM_BASE_1
DECL|PCI_CFG_CB_MEM_LIMIT_0|macro|PCI_CFG_CB_MEM_LIMIT_0
DECL|PCI_CFG_CB_MEM_LIMIT_1|macro|PCI_CFG_CB_MEM_LIMIT_1
DECL|PCI_CFG_CB_PARITY_ERROR|macro|PCI_CFG_CB_PARITY_ERROR
DECL|PCI_CFG_CB_POST_WRITES|macro|PCI_CFG_CB_POST_WRITES
DECL|PCI_CFG_CB_PREFETCH0|macro|PCI_CFG_CB_PREFETCH0
DECL|PCI_CFG_CB_PREFETCH1|macro|PCI_CFG_CB_PREFETCH1
DECL|PCI_CFG_CB_PRIMARY_BUS|macro|PCI_CFG_CB_PRIMARY_BUS
DECL|PCI_CFG_CB_RESET|macro|PCI_CFG_CB_RESET
DECL|PCI_CFG_CB_SEC_STATUS|macro|PCI_CFG_CB_SEC_STATUS
DECL|PCI_CFG_CB_SERR|macro|PCI_CFG_CB_SERR
DECL|PCI_CFG_CB_SUBORDINATE_BUS|macro|PCI_CFG_CB_SUBORDINATE_BUS
DECL|PCI_CFG_CB_SUB_SYSTEM_ID|macro|PCI_CFG_CB_SUB_SYSTEM_ID
DECL|PCI_CFG_CB_SUB_VENDOR_ID|macro|PCI_CFG_CB_SUB_VENDOR_ID
DECL|PCI_CFG_CB_VGA_ENABLE|macro|PCI_CFG_CB_VGA_ENABLE
DECL|PCI_CFG_CIS|macro|PCI_CFG_CIS
DECL|PCI_CFG_CLASS|macro|PCI_CFG_CLASS
DECL|PCI_CFG_COMMAND|macro|PCI_CFG_COMMAND
DECL|PCI_CFG_DEVICE_ID|macro|PCI_CFG_DEVICE_ID
DECL|PCI_CFG_DEV_INT_LINE|macro|PCI_CFG_DEV_INT_LINE
DECL|PCI_CFG_DEV_INT_PIN|macro|PCI_CFG_DEV_INT_PIN
DECL|PCI_CFG_DIS_TIMER_ENABLE|macro|PCI_CFG_DIS_TIMER_ENABLE
DECL|PCI_CFG_DIS_TIMER_STAT|macro|PCI_CFG_DIS_TIMER_STAT
DECL|PCI_CFG_EXPANSION_ROM|macro|PCI_CFG_EXPANSION_ROM
DECL|PCI_CFG_FAST_BACK|macro|PCI_CFG_FAST_BACK
DECL|PCI_CFG_HEADER_TYPE|macro|PCI_CFG_HEADER_TYPE
DECL|PCI_CFG_IO_BASE_U|macro|PCI_CFG_IO_BASE_U
DECL|PCI_CFG_IO_BASE|macro|PCI_CFG_IO_BASE
DECL|PCI_CFG_IO_LIMIT_U|macro|PCI_CFG_IO_LIMIT_U
DECL|PCI_CFG_IO_LIMIT|macro|PCI_CFG_IO_LIMIT
DECL|PCI_CFG_ISA_ENABLE|macro|PCI_CFG_ISA_ENABLE
DECL|PCI_CFG_LATENCY_TIMER|macro|PCI_CFG_LATENCY_TIMER
DECL|PCI_CFG_MASTER_ABORT|macro|PCI_CFG_MASTER_ABORT
DECL|PCI_CFG_MAX_LATENCY|macro|PCI_CFG_MAX_LATENCY
DECL|PCI_CFG_MEM_BASE|macro|PCI_CFG_MEM_BASE
DECL|PCI_CFG_MEM_LIMIT|macro|PCI_CFG_MEM_LIMIT
DECL|PCI_CFG_MIN_GRANT|macro|PCI_CFG_MIN_GRANT
DECL|PCI_CFG_MODE|macro|PCI_CFG_MODE
DECL|PCI_CFG_PARITY_ERROR|macro|PCI_CFG_PARITY_ERROR
DECL|PCI_CFG_PRE_MEM_BASE_U|macro|PCI_CFG_PRE_MEM_BASE_U
DECL|PCI_CFG_PRE_MEM_BASE|macro|PCI_CFG_PRE_MEM_BASE
DECL|PCI_CFG_PRE_MEM_LIMIT_U|macro|PCI_CFG_PRE_MEM_LIMIT_U
DECL|PCI_CFG_PRE_MEM_LIMIT|macro|PCI_CFG_PRE_MEM_LIMIT
DECL|PCI_CFG_PRIMARY_BUS|macro|PCI_CFG_PRIMARY_BUS
DECL|PCI_CFG_PRI_DIS_TO|macro|PCI_CFG_PRI_DIS_TO
DECL|PCI_CFG_PROGRAMMING_IF|macro|PCI_CFG_PROGRAMMING_IF
DECL|PCI_CFG_RESERVED_0|macro|PCI_CFG_RESERVED_0
DECL|PCI_CFG_RESERVED_1|macro|PCI_CFG_RESERVED_1
DECL|PCI_CFG_REVISION|macro|PCI_CFG_REVISION
DECL|PCI_CFG_ROM_BASE|macro|PCI_CFG_ROM_BASE
DECL|PCI_CFG_SECONDARY_BUS|macro|PCI_CFG_SECONDARY_BUS
DECL|PCI_CFG_SEC_BUS_RESET|macro|PCI_CFG_SEC_BUS_RESET
DECL|PCI_CFG_SEC_DIS_TO|macro|PCI_CFG_SEC_DIS_TO
DECL|PCI_CFG_SEC_LATENCY|macro|PCI_CFG_SEC_LATENCY
DECL|PCI_CFG_SEC_STATUS|macro|PCI_CFG_SEC_STATUS
DECL|PCI_CFG_SERR|macro|PCI_CFG_SERR
DECL|PCI_CFG_SPACE_SIZE|macro|PCI_CFG_SPACE_SIZE
DECL|PCI_CFG_SPECIAL_USE|macro|PCI_CFG_SPECIAL_USE
DECL|PCI_CFG_STATUS|macro|PCI_CFG_STATUS
DECL|PCI_CFG_SUBCLASS|macro|PCI_CFG_SUBCLASS
DECL|PCI_CFG_SUBORDINATE_BUS|macro|PCI_CFG_SUBORDINATE_BUS
DECL|PCI_CFG_SUB_SYSTEM_ID|macro|PCI_CFG_SUB_SYSTEM_ID
DECL|PCI_CFG_SUB_VENDER_ID|macro|PCI_CFG_SUB_VENDER_ID
DECL|PCI_CFG_VENDOR_ID|macro|PCI_CFG_VENDOR_ID
DECL|PCI_CFG_VGA_ENABLE|macro|PCI_CFG_VGA_ENABLE
DECL|PCI_CLASS_BASE_PERIPH|macro|PCI_CLASS_BASE_PERIPH
DECL|PCI_CLASS_BRIDGE_CTLR|macro|PCI_CLASS_BRIDGE_CTLR
DECL|PCI_CLASS_COMM_CTLR|macro|PCI_CLASS_COMM_CTLR
DECL|PCI_CLASS_DAQ_DSP|macro|PCI_CLASS_DAQ_DSP
DECL|PCI_CLASS_DISPLAY_CTLR|macro|PCI_CLASS_DISPLAY_CTLR
DECL|PCI_CLASS_DOCK_DEVICE|macro|PCI_CLASS_DOCK_DEVICE
DECL|PCI_CLASS_EN_DECRYPTION|macro|PCI_CLASS_EN_DECRYPTION
DECL|PCI_CLASS_INPUT_DEVICE|macro|PCI_CLASS_INPUT_DEVICE
DECL|PCI_CLASS_INTLGNT_IO|macro|PCI_CLASS_INTLGNT_IO
DECL|PCI_CLASS_MASS_STORAGE|macro|PCI_CLASS_MASS_STORAGE
DECL|PCI_CLASS_MEM_CTLR|macro|PCI_CLASS_MEM_CTLR
DECL|PCI_CLASS_MMEDIA_DEVICE|macro|PCI_CLASS_MMEDIA_DEVICE
DECL|PCI_CLASS_NETWORK_CTLR|macro|PCI_CLASS_NETWORK_CTLR
DECL|PCI_CLASS_PRE_PCI20|macro|PCI_CLASS_PRE_PCI20
DECL|PCI_CLASS_PROCESSOR|macro|PCI_CLASS_PROCESSOR
DECL|PCI_CLASS_SAT_COMM|macro|PCI_CLASS_SAT_COMM
DECL|PCI_CLASS_SERIAL_BUS|macro|PCI_CLASS_SERIAL_BUS
DECL|PCI_CLASS_UNDEFINED|macro|PCI_CLASS_UNDEFINED
DECL|PCI_CLASS_WIRELESS|macro|PCI_CLASS_WIRELESS
DECL|PCI_CMD_FBTB_ENABLE|macro|PCI_CMD_FBTB_ENABLE
DECL|PCI_CMD_INTX_DISABLE|macro|PCI_CMD_INTX_DISABLE
DECL|PCI_CMD_IO_ENABLE|macro|PCI_CMD_IO_ENABLE
DECL|PCI_CMD_MASTER_ENABLE|macro|PCI_CMD_MASTER_ENABLE
DECL|PCI_CMD_MEM_ENABLE|macro|PCI_CMD_MEM_ENABLE
DECL|PCI_CMD_MON_ENABLE|macro|PCI_CMD_MON_ENABLE
DECL|PCI_CMD_PERR_ENABLE|macro|PCI_CMD_PERR_ENABLE
DECL|PCI_CMD_SERR_ENABLE|macro|PCI_CMD_SERR_ENABLE
DECL|PCI_CMD_SNOOP_ENABLE|macro|PCI_CMD_SNOOP_ENABLE
DECL|PCI_CMD_WC_ENABLE|macro|PCI_CMD_WC_ENABLE
DECL|PCI_CMD_WI_ENABLE|macro|PCI_CMD_WI_ENABLE
DECL|PCI_CMD|macro|PCI_CMD
DECL|PCI_DEVFN2|macro|PCI_DEVFN2
DECL|PCI_DEVFN|macro|PCI_DEVFN
DECL|PCI_EXP_2_CAP|macro|PCI_EXP_2_CAP
DECL|PCI_EXP_2_CTRL|macro|PCI_EXP_2_CTRL
DECL|PCI_EXP_2_LINK_CAP|macro|PCI_EXP_2_LINK_CAP
DECL|PCI_EXP_2_LINK_CTRL|macro|PCI_EXP_2_LINK_CTRL
DECL|PCI_EXP_2_LINK_STATUS|macro|PCI_EXP_2_LINK_STATUS
DECL|PCI_EXP_2_SLOT_CAP|macro|PCI_EXP_2_SLOT_CAP
DECL|PCI_EXP_2_SLOT_CTRL|macro|PCI_EXP_2_SLOT_CTRL
DECL|PCI_EXP_2_SLOT_STATUS|macro|PCI_EXP_2_SLOT_STATUS
DECL|PCI_EXP_2_STATUS|macro|PCI_EXP_2_STATUS
DECL|PCI_EXP_DEVCAP_ATN_BUT|macro|PCI_EXP_DEVCAP_ATN_BUT
DECL|PCI_EXP_DEVCAP_ATN_IND|macro|PCI_EXP_DEVCAP_ATN_IND
DECL|PCI_EXP_DEVCAP_EXT_TAG|macro|PCI_EXP_DEVCAP_EXT_TAG
DECL|PCI_EXP_DEVCAP_FLR|macro|PCI_EXP_DEVCAP_FLR
DECL|PCI_EXP_DEVCAP_L0S|macro|PCI_EXP_DEVCAP_L0S
DECL|PCI_EXP_DEVCAP_L1|macro|PCI_EXP_DEVCAP_L1
DECL|PCI_EXP_DEVCAP_PAYLOAD|macro|PCI_EXP_DEVCAP_PAYLOAD
DECL|PCI_EXP_DEVCAP_PHANTOM|macro|PCI_EXP_DEVCAP_PHANTOM
DECL|PCI_EXP_DEVCAP_PWR_IND|macro|PCI_EXP_DEVCAP_PWR_IND
DECL|PCI_EXP_DEVCAP_PWR_SCL|macro|PCI_EXP_DEVCAP_PWR_SCL
DECL|PCI_EXP_DEVCAP_PWR_VAL|macro|PCI_EXP_DEVCAP_PWR_VAL
DECL|PCI_EXP_DEVCAP|macro|PCI_EXP_DEVCAP
DECL|PCI_EXP_DEVCTL_AUX_PME|macro|PCI_EXP_DEVCTL_AUX_PME
DECL|PCI_EXP_DEVCTL_BCR_FLR|macro|PCI_EXP_DEVCTL_BCR_FLR
DECL|PCI_EXP_DEVCTL_CERE|macro|PCI_EXP_DEVCTL_CERE
DECL|PCI_EXP_DEVCTL_EXT_TAG|macro|PCI_EXP_DEVCTL_EXT_TAG
DECL|PCI_EXP_DEVCTL_FERE|macro|PCI_EXP_DEVCTL_FERE
DECL|PCI_EXP_DEVCTL_NFERE|macro|PCI_EXP_DEVCTL_NFERE
DECL|PCI_EXP_DEVCTL_NOSNOOP_EN|macro|PCI_EXP_DEVCTL_NOSNOOP_EN
DECL|PCI_EXP_DEVCTL_PAYLOAD|macro|PCI_EXP_DEVCTL_PAYLOAD
DECL|PCI_EXP_DEVCTL_PHANTOM|macro|PCI_EXP_DEVCTL_PHANTOM
DECL|PCI_EXP_DEVCTL_READRQ|macro|PCI_EXP_DEVCTL_READRQ
DECL|PCI_EXP_DEVCTL_RELAX_EN|macro|PCI_EXP_DEVCTL_RELAX_EN
DECL|PCI_EXP_DEVCTL_URRE|macro|PCI_EXP_DEVCTL_URRE
DECL|PCI_EXP_DEVCTL|macro|PCI_EXP_DEVCTL
DECL|PCI_EXP_DEVSTA_AUXPD|macro|PCI_EXP_DEVSTA_AUXPD
DECL|PCI_EXP_DEVSTA_CED|macro|PCI_EXP_DEVSTA_CED
DECL|PCI_EXP_DEVSTA_FED|macro|PCI_EXP_DEVSTA_FED
DECL|PCI_EXP_DEVSTA_NFED|macro|PCI_EXP_DEVSTA_NFED
DECL|PCI_EXP_DEVSTA_TRPND|macro|PCI_EXP_DEVSTA_TRPND
DECL|PCI_EXP_DEVSTA_URD|macro|PCI_EXP_DEVSTA_URD
DECL|PCI_EXP_DEVSTA|macro|PCI_EXP_DEVSTA
DECL|PCI_EXP_FLAGS_IRQ|macro|PCI_EXP_FLAGS_IRQ
DECL|PCI_EXP_FLAGS_SLOT|macro|PCI_EXP_FLAGS_SLOT
DECL|PCI_EXP_FLAGS_TYPE|macro|PCI_EXP_FLAGS_TYPE
DECL|PCI_EXP_FLAGS_VERS|macro|PCI_EXP_FLAGS_VERS
DECL|PCI_EXP_FLAGS|macro|PCI_EXP_FLAGS
DECL|PCI_EXP_LNKCAP|macro|PCI_EXP_LNKCAP
DECL|PCI_EXP_LNKCTL_CLKREQ_EN|macro|PCI_EXP_LNKCTL_CLKREQ_EN
DECL|PCI_EXP_LNKCTL|macro|PCI_EXP_LNKCTL
DECL|PCI_EXP_LNKSTA|macro|PCI_EXP_LNKSTA
DECL|PCI_EXP_RTCAP|macro|PCI_EXP_RTCAP
DECL|PCI_EXP_RTCTL_CRSSVE|macro|PCI_EXP_RTCTL_CRSSVE
DECL|PCI_EXP_RTCTL_PMEIE|macro|PCI_EXP_RTCTL_PMEIE
DECL|PCI_EXP_RTCTL_SECEE|macro|PCI_EXP_RTCTL_SECEE
DECL|PCI_EXP_RTCTL_SEFEE|macro|PCI_EXP_RTCTL_SEFEE
DECL|PCI_EXP_RTCTL_SENFEE|macro|PCI_EXP_RTCTL_SENFEE
DECL|PCI_EXP_RTCTL|macro|PCI_EXP_RTCTL
DECL|PCI_EXP_RTSTA|macro|PCI_EXP_RTSTA
DECL|PCI_EXP_SLTCAP|macro|PCI_EXP_SLTCAP
DECL|PCI_EXP_SLTCTL|macro|PCI_EXP_SLTCTL
DECL|PCI_EXP_SLTSTA|macro|PCI_EXP_SLTSTA
DECL|PCI_EXP_TYPE_DOWNSTREAM|macro|PCI_EXP_TYPE_DOWNSTREAM
DECL|PCI_EXP_TYPE_ENDPOINT|macro|PCI_EXP_TYPE_ENDPOINT
DECL|PCI_EXP_TYPE_LEG_END|macro|PCI_EXP_TYPE_LEG_END
DECL|PCI_EXP_TYPE_PCI_BRIDGE|macro|PCI_EXP_TYPE_PCI_BRIDGE
DECL|PCI_EXP_TYPE_RC_END|macro|PCI_EXP_TYPE_RC_END
DECL|PCI_EXP_TYPE_ROOT_PORT|macro|PCI_EXP_TYPE_ROOT_PORT
DECL|PCI_EXP_TYPE_UPSTREAM|macro|PCI_EXP_TYPE_UPSTREAM
DECL|PCI_EXT_CAP_AF|macro|PCI_EXT_CAP_AF
DECL|PCI_EXT_CAP_AGP|macro|PCI_EXT_CAP_AGP
DECL|PCI_EXT_CAP_CPCI_RES|macro|PCI_EXT_CAP_CPCI_RES
DECL|PCI_EXT_CAP_DBG_PORT|macro|PCI_EXT_CAP_DBG_PORT
DECL|PCI_EXT_CAP_EXP|macro|PCI_EXT_CAP_EXP
DECL|PCI_EXT_CAP_HOT_SWAP|macro|PCI_EXT_CAP_HOT_SWAP
DECL|PCI_EXT_CAP_HPC|macro|PCI_EXT_CAP_HPC
DECL|PCI_EXT_CAP_ID|macro|PCI_EXT_CAP_ID
DECL|PCI_EXT_CAP_MSIX|macro|PCI_EXT_CAP_MSIX
DECL|PCI_EXT_CAP_MSI|macro|PCI_EXT_CAP_MSI
DECL|PCI_EXT_CAP_NEXT|macro|PCI_EXT_CAP_NEXT
DECL|PCI_EXT_CAP_PCIX|macro|PCI_EXT_CAP_PCIX
DECL|PCI_EXT_CAP_PCI_PM|macro|PCI_EXT_CAP_PCI_PM
DECL|PCI_EXT_CAP_SLOTID|macro|PCI_EXT_CAP_SLOTID
DECL|PCI_EXT_CAP_VER|macro|PCI_EXT_CAP_VER
DECL|PCI_EXT_CAP_VPD|macro|PCI_EXT_CAP_VPD
DECL|PCI_FUNC|macro|PCI_FUNC
DECL|PCI_HEADER_WORDS|macro|PCI_HEADER_WORDS
DECL|PCI_HS_CSR_EIM|macro|PCI_HS_CSR_EIM
DECL|PCI_HS_CSR_EXT|macro|PCI_HS_CSR_EXT
DECL|PCI_HS_CSR_INS|macro|PCI_HS_CSR_INS
DECL|PCI_HS_CSR_LOO|macro|PCI_HS_CSR_LOO
DECL|PCI_HS_CSR_RSVD0|macro|PCI_HS_CSR_RSVD0
DECL|PCI_HS_CSR_RSVD2|macro|PCI_HS_CSR_RSVD2
DECL|PCI_HS_CSR_RSVD4|macro|PCI_HS_CSR_RSVD4
DECL|PCI_HS_CSR_RSVD5|macro|PCI_HS_CSR_RSVD5
DECL|PCI_INVALID_CONTROLLER_ID|macro|PCI_INVALID_CONTROLLER_ID
DECL|PCI_IOBASE_MASK|macro|PCI_IOBASE_MASK
DECL|PCI_MAX_ADDR_CACHE|macro|PCI_MAX_ADDR_CACHE
DECL|PCI_MAX_CONTROLLER|macro|PCI_MAX_CONTROLLER
DECL|PCI_MAX_ECP|macro|PCI_MAX_ECP
DECL|PCI_MAX_MGR|macro|PCI_MAX_MGR
DECL|PCI_MEMBASE_MASK|macro|PCI_MEMBASE_MASK
DECL|PCI_MSIX_ENTRY_DATA|macro|PCI_MSIX_ENTRY_DATA
DECL|PCI_MSIX_ENTRY_LOWER_ADDR|macro|PCI_MSIX_ENTRY_LOWER_ADDR
DECL|PCI_MSIX_ENTRY_SIZE|macro|PCI_MSIX_ENTRY_SIZE
DECL|PCI_MSIX_ENTRY_UPPER_ADDR|macro|PCI_MSIX_ENTRY_UPPER_ADDR
DECL|PCI_MSIX_ENTRY_VECTOR_CTRL|macro|PCI_MSIX_ENTRY_VECTOR_CTRL
DECL|PCI_MSIX_ENTRY_VECTOR_MASKED|macro|PCI_MSIX_ENTRY_VECTOR_MASKED
DECL|PCI_MSIX_FLAGS_BIRMASK|macro|PCI_MSIX_FLAGS_BIRMASK
DECL|PCI_MSIX_FLAGS_ENABLE|macro|PCI_MSIX_FLAGS_ENABLE
DECL|PCI_MSIX_FLAGS_MASKALL|macro|PCI_MSIX_FLAGS_MASKALL
DECL|PCI_MSIX_FLAGS_QSIZE|macro|PCI_MSIX_FLAGS_QSIZE
DECL|PCI_MSIX_FLAGS|macro|PCI_MSIX_FLAGS
DECL|PCI_MSIX_TABLE_OFFSET|macro|PCI_MSIX_TABLE_OFFSET
DECL|PCI_MSI_FLAGS_ENABLE|macro|PCI_MSI_FLAGS_ENABLE
DECL|PCI_MSI_FLAGS|macro|PCI_MSI_FLAGS
DECL|PCI_NO_OFFSET|macro|PCI_NO_OFFSET
DECL|PCI_NUM_BARS|macro|PCI_NUM_BARS
DECL|PCI_PM_CTRL_NO_RST|macro|PCI_PM_CTRL_NO_RST
DECL|PCI_PM_CTRL|macro|PCI_PM_CTRL
DECL|PCI_PM_DATA_SCALE_MASK|macro|PCI_PM_DATA_SCALE_MASK
DECL|PCI_PM_DATA_SEL_MASK|macro|PCI_PM_DATA_SEL_MASK
DECL|PCI_PM_NO_SOFT_RESET|macro|PCI_PM_NO_SOFT_RESET
DECL|PCI_PM_PME_ENABLE|macro|PCI_PM_PME_ENABLE
DECL|PCI_PM_PME_STATUS|macro|PCI_PM_PME_STATUS
DECL|PCI_PM_STATE_MASK|macro|PCI_PM_STATE_MASK
DECL|PCI_POWER_MGMT_CAP|macro|PCI_POWER_MGMT_CAP
DECL|PCI_POWER_MGMT_CSR|macro|PCI_POWER_MGMT_CSR
DECL|PCI_PSTATE_D0|macro|PCI_PSTATE_D0
DECL|PCI_PSTATE_D1|macro|PCI_PSTATE_D1
DECL|PCI_PSTATE_D2|macro|PCI_PSTATE_D2
DECL|PCI_PSTATE_D3_COLD|macro|PCI_PSTATE_D3_COLD
DECL|PCI_PSTATE_D3_HOT|macro|PCI_PSTATE_D3_HOT
DECL|PCI_PSTATE_MASK|macro|PCI_PSTATE_MASK
DECL|PCI_PWR_BOOTUP|macro|PCI_PWR_BOOTUP
DECL|PCI_PWR_D0|macro|PCI_PWR_D0
DECL|PCI_PWR_D1|macro|PCI_PWR_D1
DECL|PCI_PWR_D2|macro|PCI_PWR_D2
DECL|PCI_PWR_D3cold|macro|PCI_PWR_D3cold
DECL|PCI_PWR_D3hot|macro|PCI_PWR_D3hot
DECL|PCI_REG_IF_ATA_CHND|macro|PCI_REG_IF_ATA_CHND
DECL|PCI_REG_IF_ATA_SNGL|macro|PCI_REG_IF_ATA_SNGL
DECL|PCI_REG_IF_DMA_EISA|macro|PCI_REG_IF_DMA_EISA
DECL|PCI_REG_IF_DMA_GEN8237|macro|PCI_REG_IF_DMA_GEN8237
DECL|PCI_REG_IF_DMA_ISA|macro|PCI_REG_IF_DMA_ISA
DECL|PCI_REG_IF_FIREWIRE_1394|macro|PCI_REG_IF_FIREWIRE_1394
DECL|PCI_REG_IF_FIREWIRE_HCI1394|macro|PCI_REG_IF_FIREWIRE_HCI1394
DECL|PCI_REG_IF_GAMEPORT_GENERIC|macro|PCI_REG_IF_GAMEPORT_GENERIC
DECL|PCI_REG_IF_GAMEPORT_LEGACY|macro|PCI_REG_IF_GAMEPORT_LEGACY
DECL|PCI_REG_IF_INTELIO_MSG_FIFO|macro|PCI_REG_IF_INTELIO_MSG_FIFO
DECL|PCI_REG_IF_IPMI_BLCK|macro|PCI_REG_IF_IPMI_BLCK
DECL|PCI_REG_IF_IPMI_KYBD|macro|PCI_REG_IF_IPMI_KYBD
DECL|PCI_REG_IF_IPMI_SMIC|macro|PCI_REG_IF_IPMI_SMIC
DECL|PCI_REG_IF_MODEM_16450|macro|PCI_REG_IF_MODEM_16450
DECL|PCI_REG_IF_MODEM_16550|macro|PCI_REG_IF_MODEM_16550
DECL|PCI_REG_IF_MODEM_16650|macro|PCI_REG_IF_MODEM_16650
DECL|PCI_REG_IF_MODEM_16750|macro|PCI_REG_IF_MODEM_16750
DECL|PCI_REG_IF_MODEM_GENERIC|macro|PCI_REG_IF_MODEM_GENERIC
DECL|PCI_REG_IF_P2P_STD|macro|PCI_REG_IF_P2P_STD
DECL|PCI_REG_IF_P2P_SUB_DECODE|macro|PCI_REG_IF_P2P_SUB_DECODE
DECL|PCI_REG_IF_PARLEL_1284CTLR|macro|PCI_REG_IF_PARLEL_1284CTLR
DECL|PCI_REG_IF_PARLEL_1284TGT|macro|PCI_REG_IF_PARLEL_1284TGT
DECL|PCI_REG_IF_PARLEL_BIDIR|macro|PCI_REG_IF_PARLEL_BIDIR
DECL|PCI_REG_IF_PARLEL_ECP|macro|PCI_REG_IF_PARLEL_ECP
DECL|PCI_REG_IF_PARLEL_XT|macro|PCI_REG_IF_PARLEL_XT
DECL|PCI_REG_IF_PIC_APIC|macro|PCI_REG_IF_PIC_APIC
DECL|PCI_REG_IF_PIC_EISA|macro|PCI_REG_IF_PIC_EISA
DECL|PCI_REG_IF_PIC_GEN8259|macro|PCI_REG_IF_PIC_GEN8259
DECL|PCI_REG_IF_PIC_ISA|macro|PCI_REG_IF_PIC_ISA
DECL|PCI_REG_IF_PIC_xAPIC|macro|PCI_REG_IF_PIC_xAPIC
DECL|PCI_REG_IF_RACEWAY_END_PNT|macro|PCI_REG_IF_RACEWAY_END_PNT
DECL|PCI_REG_IF_RACEWAY_XPARENT|macro|PCI_REG_IF_RACEWAY_XPARENT
DECL|PCI_REG_IF_RTC_GENERIC|macro|PCI_REG_IF_RTC_GENERIC
DECL|PCI_REG_IF_RTC_ISA|macro|PCI_REG_IF_RTC_ISA
DECL|PCI_REG_IF_SEMI_XPARENT_PRI|macro|PCI_REG_IF_SEMI_XPARENT_PRI
DECL|PCI_REG_IF_SEMI_XPARENT_SEC|macro|PCI_REG_IF_SEMI_XPARENT_SEC
DECL|PCI_REG_IF_SERIAL_16450|macro|PCI_REG_IF_SERIAL_16450
DECL|PCI_REG_IF_SERIAL_16550|macro|PCI_REG_IF_SERIAL_16550
DECL|PCI_REG_IF_SERIAL_16650|macro|PCI_REG_IF_SERIAL_16650
DECL|PCI_REG_IF_SERIAL_16750|macro|PCI_REG_IF_SERIAL_16750
DECL|PCI_REG_IF_SERIAL_16850|macro|PCI_REG_IF_SERIAL_16850
DECL|PCI_REG_IF_SERIAL_16950|macro|PCI_REG_IF_SERIAL_16950
DECL|PCI_REG_IF_SERIAL_XT|macro|PCI_REG_IF_SERIAL_XT
DECL|PCI_REG_IF_TIMER_EISA|macro|PCI_REG_IF_TIMER_EISA
DECL|PCI_REG_IF_TIMER_GEN8254|macro|PCI_REG_IF_TIMER_GEN8254
DECL|PCI_REG_IF_TIMER_ISA|macro|PCI_REG_IF_TIMER_ISA
DECL|PCI_REG_IF_USB_ANY|macro|PCI_REG_IF_USB_ANY
DECL|PCI_REG_IF_USB_EHCI|macro|PCI_REG_IF_USB_EHCI
DECL|PCI_REG_IF_USB_NONHOST|macro|PCI_REG_IF_USB_NONHOST
DECL|PCI_REG_IF_USB_OHCI|macro|PCI_REG_IF_USB_OHCI
DECL|PCI_REG_IF_USB_UHCI|macro|PCI_REG_IF_USB_UHCI
DECL|PCI_REG_IF_USB_XHCI|macro|PCI_REG_IF_USB_XHCI
DECL|PCI_REG_IF_VGA_8514|macro|PCI_REG_IF_VGA_8514
DECL|PCI_REG_IF_VGA_STD|macro|PCI_REG_IF_VGA_STD
DECL|PCI_SLOT|macro|PCI_SLOT
DECL|PCI_STATUS_66MHZ|macro|PCI_STATUS_66MHZ
DECL|PCI_STATUS_66_MHZ|macro|PCI_STATUS_66_MHZ
DECL|PCI_STATUS_ASSERT_SERR|macro|PCI_STATUS_ASSERT_SERR
DECL|PCI_STATUS_CAPABILITY_LIST|macro|PCI_STATUS_CAPABILITY_LIST
DECL|PCI_STATUS_DATA_PARITY_ERROR|macro|PCI_STATUS_DATA_PARITY_ERROR
DECL|PCI_STATUS_DATA_PARITY_ERR|macro|PCI_STATUS_DATA_PARITY_ERR
DECL|PCI_STATUS_DETECT_PARITY_ERROR|macro|PCI_STATUS_DETECT_PARITY_ERROR
DECL|PCI_STATUS_DEVSEL_TIMING|macro|PCI_STATUS_DEVSEL_TIMING
DECL|PCI_STATUS_FAST_BB|macro|PCI_STATUS_FAST_BB
DECL|PCI_STATUS_FAST_B_TO_B|macro|PCI_STATUS_FAST_B_TO_B
DECL|PCI_STATUS_INT_STATUS|macro|PCI_STATUS_INT_STATUS
DECL|PCI_STATUS_MASTER_ABORT_RCV|macro|PCI_STATUS_MASTER_ABORT_RCV
DECL|PCI_STATUS_NEW_CAP|macro|PCI_STATUS_NEW_CAP
DECL|PCI_STATUS_PARITY_ERROR|macro|PCI_STATUS_PARITY_ERROR
DECL|PCI_STATUS_RCV_MAST_ABORT|macro|PCI_STATUS_RCV_MAST_ABORT
DECL|PCI_STATUS_RCV_TGT_ABORT|macro|PCI_STATUS_RCV_TGT_ABORT
DECL|PCI_STATUS_RESERVED_0|macro|PCI_STATUS_RESERVED_0
DECL|PCI_STATUS_RESERVED_1|macro|PCI_STATUS_RESERVED_1
DECL|PCI_STATUS_RESERVED_2|macro|PCI_STATUS_RESERVED_2
DECL|PCI_STATUS_SIG_SYS_ERROR|macro|PCI_STATUS_SIG_SYS_ERROR
DECL|PCI_STATUS_SIG_TGT_ABORT|macro|PCI_STATUS_SIG_TGT_ABORT
DECL|PCI_STATUS_TARGET_ABORT_GEN|macro|PCI_STATUS_TARGET_ABORT_GEN
DECL|PCI_STATUS_TARGET_ABORT_RCV|macro|PCI_STATUS_TARGET_ABORT_RCV
DECL|PCI_STATUS_UDF_SUPPORTED|macro|PCI_STATUS_UDF_SUPPORTED
DECL|PCI_STATUS_UDF|macro|PCI_STATUS_UDF
DECL|PCI_SUBCLASS_00|macro|PCI_SUBCLASS_00
DECL|PCI_SUBCLASS_01|macro|PCI_SUBCLASS_01
DECL|PCI_SUBCLASS_02|macro|PCI_SUBCLASS_02
DECL|PCI_SUBCLASS_03|macro|PCI_SUBCLASS_03
DECL|PCI_SUBCLASS_04|macro|PCI_SUBCLASS_04
DECL|PCI_SUBCLASS_05|macro|PCI_SUBCLASS_05
DECL|PCI_SUBCLASS_06|macro|PCI_SUBCLASS_06
DECL|PCI_SUBCLASS_07|macro|PCI_SUBCLASS_07
DECL|PCI_SUBCLASS_08|macro|PCI_SUBCLASS_08
DECL|PCI_SUBCLASS_09|macro|PCI_SUBCLASS_09
DECL|PCI_SUBCLASS_0A|macro|PCI_SUBCLASS_0A
DECL|PCI_SUBCLASS_10|macro|PCI_SUBCLASS_10
DECL|PCI_SUBCLASS_11|macro|PCI_SUBCLASS_11
DECL|PCI_SUBCLASS_12|macro|PCI_SUBCLASS_12
DECL|PCI_SUBCLASS_20|macro|PCI_SUBCLASS_20
DECL|PCI_SUBCLASS_40|macro|PCI_SUBCLASS_40
DECL|PCI_SUBCLASS_80|macro|PCI_SUBCLASS_80
DECL|PCI_SUBCLASS_BASESYS_DMA|macro|PCI_SUBCLASS_BASESYS_DMA
DECL|PCI_SUBCLASS_BASESYS_HOTPLUG|macro|PCI_SUBCLASS_BASESYS_HOTPLUG
DECL|PCI_SUBCLASS_BASESYS_OTHER|macro|PCI_SUBCLASS_BASESYS_OTHER
DECL|PCI_SUBCLASS_BASESYS_PIC|macro|PCI_SUBCLASS_BASESYS_PIC
DECL|PCI_SUBCLASS_BASESYS_RTC|macro|PCI_SUBCLASS_BASESYS_RTC
DECL|PCI_SUBCLASS_BASESYS_TIMER|macro|PCI_SUBCLASS_BASESYS_TIMER
DECL|PCI_SUBCLASS_CARDBUS_BRIDGE|macro|PCI_SUBCLASS_CARDBUS_BRIDGE
DECL|PCI_SUBCLASS_DAQ_DSP_COMM|macro|PCI_SUBCLASS_DAQ_DSP_COMM
DECL|PCI_SUBCLASS_DAQ_DSP_DPIO|macro|PCI_SUBCLASS_DAQ_DSP_DPIO
DECL|PCI_SUBCLASS_DAQ_DSP_MGMT|macro|PCI_SUBCLASS_DAQ_DSP_MGMT
DECL|PCI_SUBCLASS_DAQ_DSP_OTHER|macro|PCI_SUBCLASS_DAQ_DSP_OTHER
DECL|PCI_SUBCLASS_DAQ_DSP_PCTRS|macro|PCI_SUBCLASS_DAQ_DSP_PCTRS
DECL|PCI_SUBCLASS_DISPLAY_3D|macro|PCI_SUBCLASS_DISPLAY_3D
DECL|PCI_SUBCLASS_DISPLAY_OTHER|macro|PCI_SUBCLASS_DISPLAY_OTHER
DECL|PCI_SUBCLASS_DISPLAY_VGA|macro|PCI_SUBCLASS_DISPLAY_VGA
DECL|PCI_SUBCLASS_DISPLAY_XGA|macro|PCI_SUBCLASS_DISPLAY_XGA
DECL|PCI_SUBCLASS_DOCSTATN_GENERIC|macro|PCI_SUBCLASS_DOCSTATN_GENERIC
DECL|PCI_SUBCLASS_DOCSTATN_OTHER|macro|PCI_SUBCLASS_DOCSTATN_OTHER
DECL|PCI_SUBCLASS_EISA_BRIDGE|macro|PCI_SUBCLASS_EISA_BRIDGE
DECL|PCI_SUBCLASS_EN_DECRYP_ENTRTMNT|macro|PCI_SUBCLASS_EN_DECRYP_ENTRTMNT
DECL|PCI_SUBCLASS_EN_DECRYP_NETWORK|macro|PCI_SUBCLASS_EN_DECRYP_NETWORK
DECL|PCI_SUBCLASS_EN_DECRYP_OTHER|macro|PCI_SUBCLASS_EN_DECRYP_OTHER
DECL|PCI_SUBCLASS_HOST_PCI_BRIDGE|macro|PCI_SUBCLASS_HOST_PCI_BRIDGE
DECL|PCI_SUBCLASS_INFINI2PCI|macro|PCI_SUBCLASS_INFINI2PCI
DECL|PCI_SUBCLASS_INPUT_GAMEPORT|macro|PCI_SUBCLASS_INPUT_GAMEPORT
DECL|PCI_SUBCLASS_INPUT_KEYBD|macro|PCI_SUBCLASS_INPUT_KEYBD
DECL|PCI_SUBCLASS_INPUT_MOUSE|macro|PCI_SUBCLASS_INPUT_MOUSE
DECL|PCI_SUBCLASS_INPUT_OTHER|macro|PCI_SUBCLASS_INPUT_OTHER
DECL|PCI_SUBCLASS_INPUT_PEN|macro|PCI_SUBCLASS_INPUT_PEN
DECL|PCI_SUBCLASS_INPUT_SCANR|macro|PCI_SUBCLASS_INPUT_SCANR
DECL|PCI_SUBCLASS_INTELIO|macro|PCI_SUBCLASS_INTELIO
DECL|PCI_SUBCLASS_ISA_BRIDGE|macro|PCI_SUBCLASS_ISA_BRIDGE
DECL|PCI_SUBCLASS_MASS_ATA|macro|PCI_SUBCLASS_MASS_ATA
DECL|PCI_SUBCLASS_MASS_FLOPPY|macro|PCI_SUBCLASS_MASS_FLOPPY
DECL|PCI_SUBCLASS_MASS_IDE|macro|PCI_SUBCLASS_MASS_IDE
DECL|PCI_SUBCLASS_MASS_IPI|macro|PCI_SUBCLASS_MASS_IPI
DECL|PCI_SUBCLASS_MASS_OTHER|macro|PCI_SUBCLASS_MASS_OTHER
DECL|PCI_SUBCLASS_MASS_RAID|macro|PCI_SUBCLASS_MASS_RAID
DECL|PCI_SUBCLASS_MASS_SCSI|macro|PCI_SUBCLASS_MASS_SCSI
DECL|PCI_SUBCLASS_MCA_BRIDGE|macro|PCI_SUBCLASS_MCA_BRIDGE
DECL|PCI_SUBCLASS_MEM_FLASH|macro|PCI_SUBCLASS_MEM_FLASH
DECL|PCI_SUBCLASS_MEM_OTHER|macro|PCI_SUBCLASS_MEM_OTHER
DECL|PCI_SUBCLASS_MEM_RAM|macro|PCI_SUBCLASS_MEM_RAM
DECL|PCI_SUBCLASS_MMEDIA_AUDIO|macro|PCI_SUBCLASS_MMEDIA_AUDIO
DECL|PCI_SUBCLASS_MMEDIA_OTHER|macro|PCI_SUBCLASS_MMEDIA_OTHER
DECL|PCI_SUBCLASS_MMEDIA_PHONY|macro|PCI_SUBCLASS_MMEDIA_PHONY
DECL|PCI_SUBCLASS_MMEDIA_VIDEO|macro|PCI_SUBCLASS_MMEDIA_VIDEO
DECL|PCI_SUBCLASS_NET_ATM|macro|PCI_SUBCLASS_NET_ATM
DECL|PCI_SUBCLASS_NET_ETHERNET|macro|PCI_SUBCLASS_NET_ETHERNET
DECL|PCI_SUBCLASS_NET_FDDI|macro|PCI_SUBCLASS_NET_FDDI
DECL|PCI_SUBCLASS_NET_ISDN|macro|PCI_SUBCLASS_NET_ISDN
DECL|PCI_SUBCLASS_NET_OTHER|macro|PCI_SUBCLASS_NET_OTHER
DECL|PCI_SUBCLASS_NET_PCMIG214|macro|PCI_SUBCLASS_NET_PCMIG214
DECL|PCI_SUBCLASS_NET_TOKEN_RING|macro|PCI_SUBCLASS_NET_TOKEN_RING
DECL|PCI_SUBCLASS_NET_WFIP|macro|PCI_SUBCLASS_NET_WFIP
DECL|PCI_SUBCLASS_NUBUS_BRIDGE|macro|PCI_SUBCLASS_NUBUS_BRIDGE
DECL|PCI_SUBCLASS_OTHER_BRIDGE|macro|PCI_SUBCLASS_OTHER_BRIDGE
DECL|PCI_SUBCLASS_P2P_BRIDGE|macro|PCI_SUBCLASS_P2P_BRIDGE
DECL|PCI_SUBCLASS_PCMCIA_BRIDGE|macro|PCI_SUBCLASS_PCMCIA_BRIDGE
DECL|PCI_SUBCLASS_PROCESSOR_386|macro|PCI_SUBCLASS_PROCESSOR_386
DECL|PCI_SUBCLASS_PROCESSOR_486|macro|PCI_SUBCLASS_PROCESSOR_486
DECL|PCI_SUBCLASS_PROCESSOR_ALPHA|macro|PCI_SUBCLASS_PROCESSOR_ALPHA
DECL|PCI_SUBCLASS_PROCESSOR_COPROC|macro|PCI_SUBCLASS_PROCESSOR_COPROC
DECL|PCI_SUBCLASS_PROCESSOR_MIPS|macro|PCI_SUBCLASS_PROCESSOR_MIPS
DECL|PCI_SUBCLASS_PROCESSOR_PENTIUM|macro|PCI_SUBCLASS_PROCESSOR_PENTIUM
DECL|PCI_SUBCLASS_PROCESSOR_POWERPC|macro|PCI_SUBCLASS_PROCESSOR_POWERPC
DECL|PCI_SUBCLASS_RACEWAY_BRIDGE|macro|PCI_SUBCLASS_RACEWAY_BRIDGE
DECL|PCI_SUBCLASS_SATCOM_AUDIO|macro|PCI_SUBCLASS_SATCOM_AUDIO
DECL|PCI_SUBCLASS_SATCOM_DATA|macro|PCI_SUBCLASS_SATCOM_DATA
DECL|PCI_SUBCLASS_SATCOM_OTHER|macro|PCI_SUBCLASS_SATCOM_OTHER
DECL|PCI_SUBCLASS_SATCOM_TV|macro|PCI_SUBCLASS_SATCOM_TV
DECL|PCI_SUBCLASS_SATCOM_VOICE|macro|PCI_SUBCLASS_SATCOM_VOICE
DECL|PCI_SUBCLASS_SCC_GPIB|macro|PCI_SUBCLASS_SCC_GPIB
DECL|PCI_SUBCLASS_SCC_MODEM|macro|PCI_SUBCLASS_SCC_MODEM
DECL|PCI_SUBCLASS_SCC_MULTI|macro|PCI_SUBCLASS_SCC_MULTI
DECL|PCI_SUBCLASS_SCC_OTHER|macro|PCI_SUBCLASS_SCC_OTHER
DECL|PCI_SUBCLASS_SCC_PARLEL|macro|PCI_SUBCLASS_SCC_PARLEL
DECL|PCI_SUBCLASS_SCC_SERIAL|macro|PCI_SUBCLASS_SCC_SERIAL
DECL|PCI_SUBCLASS_SCC_SMRTCRD|macro|PCI_SUBCLASS_SCC_SMRTCRD
DECL|PCI_SUBCLASS_SEMI_XPARENT|macro|PCI_SUBCLASS_SEMI_XPARENT
DECL|PCI_SUBCLASS_SERBUS_ACCESS|macro|PCI_SUBCLASS_SERBUS_ACCESS
DECL|PCI_SUBCLASS_SERBUS_CAN|macro|PCI_SUBCLASS_SERBUS_CAN
DECL|PCI_SUBCLASS_SERBUS_FIBRE_CHAN|macro|PCI_SUBCLASS_SERBUS_FIBRE_CHAN
DECL|PCI_SUBCLASS_SERBUS_FIREWIRE|macro|PCI_SUBCLASS_SERBUS_FIREWIRE
DECL|PCI_SUBCLASS_SERBUS_INFINI|macro|PCI_SUBCLASS_SERBUS_INFINI
DECL|PCI_SUBCLASS_SERBUS_IPMI|macro|PCI_SUBCLASS_SERBUS_IPMI
DECL|PCI_SUBCLASS_SERBUS_OTHER|macro|PCI_SUBCLASS_SERBUS_OTHER
DECL|PCI_SUBCLASS_SERBUS_SERCOS|macro|PCI_SUBCLASS_SERBUS_SERCOS
DECL|PCI_SUBCLASS_SERBUS_SMBUS|macro|PCI_SUBCLASS_SERBUS_SMBUS
DECL|PCI_SUBCLASS_SERBUS_SSA|macro|PCI_SUBCLASS_SERBUS_SSA
DECL|PCI_SUBCLASS_SERBUS_USB|macro|PCI_SUBCLASS_SERBUS_USB
DECL|PCI_SUBCLASS_UNDEFINED|macro|PCI_SUBCLASS_UNDEFINED
DECL|PCI_SUBCLASS_WIRELESS_BBAND|macro|PCI_SUBCLASS_WIRELESS_BBAND
DECL|PCI_SUBCLASS_WIRELESS_BTOOTH|macro|PCI_SUBCLASS_WIRELESS_BTOOTH
DECL|PCI_SUBCLASS_WIRELESS_IRDA|macro|PCI_SUBCLASS_WIRELESS_IRDA
DECL|PCI_SUBCLASS_WIRELESS_OTHER_IR|macro|PCI_SUBCLASS_WIRELESS_OTHER_IR
DECL|PCI_SUBCLASS_WIRELESS_OTHER|macro|PCI_SUBCLASS_WIRELESS_OTHER
DECL|PCI_SUBCLASS_WIRELESS_RF|macro|PCI_SUBCLASS_WIRELESS_RF
DECL|PCI_X_CMD|macro|PCI_X_CMD
DECL|SYS_PCI_ACCESS_16BIT|macro|SYS_PCI_ACCESS_16BIT
DECL|SYS_PCI_ACCESS_32BIT|macro|SYS_PCI_ACCESS_32BIT
DECL|SYS_PCI_ACCESS_8BIT|macro|SYS_PCI_ACCESS_8BIT
DECL|SYS_PCI_REQUEST_FAILED|macro|SYS_PCI_REQUEST_FAILED
DECL|SYS_PCI_REQUEST_OK|macro|SYS_PCI_REQUEST_OK
DECL|SYS_PCI_REQUEST_READ_ADDR|macro|SYS_PCI_REQUEST_READ_ADDR
DECL|SYS_PCI_REQUEST_READ_DATA|macro|SYS_PCI_REQUEST_READ_DATA
DECL|SYS_PCI_REQUEST_WRITE_ADDR|macro|SYS_PCI_REQUEST_WRITE_ADDR
DECL|SYS_PCI_REQUEST_WRITE_DATA|macro|SYS_PCI_REQUEST_WRITE_DATA
DECL|__inc_pci_mgr_h|macro|__inc_pci_mgr_h
DECL|_pci_msi_hdr|struct|struct _pci_msi_hdr {
DECL|addr_high|member|uint32_t addr_high; /* message address register
DECL|addr_low|member|addr_low; /* message address register (lower)
DECL|addr|member|uint32_t addr; /* message address register */
DECL|bar0|member|uint32_t bar0; /* offset 10: base address register 0 */
DECL|bar0|member|uint32_t bar0; /* offset 10: base address register 0 */
DECL|bar1|member|uint32_t bar1; /* offset 14: base address register 0 */
DECL|bar1|member|uint32_t bar1; /* offset 14: base address register 0 */
DECL|bar2|member|uint32_t bar2; /* offset 18: base address register 0 */
DECL|bar3|member|uint32_t bar3; /* offset 1C: base address register 0 */
DECL|bar4|member|uint32_t bar4; /* offset 20: base address register 0 */
DECL|bar5|member|uint32_t bar5; /* offset 24: base address register 0 */
DECL|bist|member|uint32_t bist : 8;
DECL|bist|member|uint32_t bist : 8;
DECL|bist|member|uint32_t bist : 8;
DECL|bist|member|uint32_t bist : 8;
DECL|bridge_control|member|uint32_t bridge_control : 16;
DECL|bridge_control|member|uint32_t bridge_control : 16;
DECL|bridge_field|member|} bridge_field;
DECL|bus_no|member|uint32_t bus_no;
DECL|bus|member|uint32_t bus : 8; /* PCI bus number */
DECL|bus|member|uint32_t bus : 8; /* PCI bus number */
DECL|cache_line|member|uint32_t cache_line : 8;
DECL|cache_line|member|uint32_t cache_line : 8;
DECL|cache_line|member|uint32_t cache_line : 8;
DECL|cache_line|member|uint32_t cache_line : 8;
DECL|capability_ptr|member|uint32_t capability_ptr : 8;
DECL|capability_ptr|member|uint32_t capability_ptr : 8;
DECL|capability_ptr|member|uint32_t capability_ptr : 8;
DECL|capability_ptr|member|uint32_t capability_ptr : 8;
DECL|cap|member|} cap;
DECL|cardbus|member|uint32_t cardbus; /* offset 28: base address register 0 */
DECL|class|macro|class
DECL|class|macro|class
DECL|class|member|uint32_t class : 8;
DECL|class|member|uint32_t class : 8;
DECL|class|member|uint32_t class : 8;
DECL|class|member|uint32_t class : 8;
DECL|command|member|uint32_t command
DECL|command|member|uint32_t command
DECL|command|member|uint32_t command
DECL|command|member|uint32_t command
DECL|data|member|uint32_t data : 16; /* message data register
DECL|data|member|uint32_t data : 16; /* message data register
DECL|dev_no|member|uint32_t dev_no;
DECL|device_id|member|uint32_t device_id
DECL|device_id|member|uint32_t device_id
DECL|device|member|uint32_t device : 5; /* PCI device number */
DECL|device|member|uint32_t device : 5; /* PCI device number */
DECL|enabled|member|uint32_t enabled
DECL|enabled|member|uint32_t enabled
DECL|enable|member|uint32_t enable : 1; /* access enabled */
DECL|entry|member|uint16_t entry; /* driver to specify entry, guest OS writes */
DECL|feature|member|uint32_t feature
DECL|field|member|struct _pci_msi_hdr field; /* MSI header fields */
DECL|field|member|} field;
DECL|field|member|} field;
DECL|field|member|} field;
DECL|field|member|} field;
DECL|field|member|} field;
DECL|func_mask|member|uint32_t func_mask
DECL|func_no|member|uint32_t func_no;
DECL|func|member|uint32_t func : 3; /* device function number */
DECL|func|member|uint32_t func : 3; /* device function number */
DECL|hdr_type|member|uint32_t hdr_type : 8;
DECL|hdr_type|member|uint32_t hdr_type : 8;
DECL|hdr_type|member|uint32_t hdr_type : 8;
DECL|hdr_type|member|uint32_t hdr_type : 8;
DECL|id|member|uint32_t id : 16; /* capability ID */
DECL|id|member|uint32_t id : 8; /* capability ID */
DECL|id|member|uint32_t id : 8; /* capability ID */
DECL|id|member|uint32_t id : 8; /* capability ID */
DECL|interrupt_line|member|uint32_t interrupt_line
DECL|interrupt_line|member|uint32_t interrupt_line
DECL|interrupt_line|member|uint32_t interrupt_line
DECL|interrupt_line|member|uint32_t interrupt_line
DECL|interrupt_pin|member|uint32_t interrupt_pin
DECL|interrupt_pin|member|uint32_t interrupt_pin
DECL|interrupt_pin|member|uint32_t interrupt_pin
DECL|interrupt_pin|member|uint32_t interrupt_pin
DECL|io_base_upper|member|uint32_t io_base_upper : 16;
DECL|io_base_upper|member|uint32_t io_base_upper : 16;
DECL|io_base|member|uint32_t io_base : 8;
DECL|io_base|member|uint32_t io_base : 8;
DECL|io_limit_upper|member|uint32_t io_limit_upper : 16;
DECL|io_limit_upper|member|uint32_t io_limit_upper : 16;
DECL|io_limit|member|uint32_t io_limit : 8;
DECL|io_limit|member|uint32_t io_limit : 8;
DECL|is_64_bit|member|uint32_t is_64_bit
DECL|latency_timer|member|uint32_t latency_timer : 8;
DECL|latency_timer|member|uint32_t latency_timer : 8;
DECL|latency_timer|member|uint32_t latency_timer : 8;
DECL|latency_timer|member|uint32_t latency_timer : 8;
DECL|max_latency|member|uint32_t max_latency : 8;
DECL|max_latency|member|uint32_t max_latency : 8;
DECL|mem_base|member|uint32_t mem_base : 16;
DECL|mem_base|member|uint32_t mem_base : 16;
DECL|mem_limit|member|uint32_t mem_limit : 16;
DECL|mem_limit|member|uint32_t mem_limit : 16;
DECL|min_grant|member|uint32_t min_grant : 8;
DECL|min_grant|member|uint32_t min_grant : 8;
DECL|msg_addr_high|member|uint32_t msg_addr_high;
DECL|msg_addr|member|uint32_t msg_addr;
DECL|msg_data|member|uint32_t msg_data;
DECL|msg_grant|member|uint32_t msg_grant
DECL|msg_req|member|uint32_t msg_req
DECL|msi_cap|member|} msi_cap;
DECL|msix_cap|member|} msix_cap;
DECL|msix_vec|member|uint32_t msix_vec;
DECL|next_ptr|member|uint32_t next_ptr
DECL|next_ptr|member|uint32_t next_ptr
DECL|next_ptr|member|uint32_t next_ptr
DECL|next_ptr|member|uint32_t next_ptr
DECL|offset|member|uint32_t offset : 2; /* offset for access data */
DECL|pci_addr_reg|union|union pci_addr_reg {
DECL|pci_cap_hdr_t|variable|pci_cap_hdr_t
DECL|pci_cap_hdr|union|union pci_cap_hdr {
DECL|pci_dev|union|union pci_dev {
DECL|pci_msi_hdr|union|union pci_msi_hdr {
DECL|pci_msix_entry|struct|struct pci_msix_entry {
DECL|pci_msix_info|struct|struct pci_msix_info {
DECL|pci_msix_table|struct|struct pci_msix_table {
DECL|pcie_addr_reg|union|union pcie_addr_reg {
DECL|pcie_cap_hdr|union|union pcie_cap_hdr {
DECL|pre_mem_base_upper|member|uint32_t pre_mem_base_upper;
DECL|pre_mem_base|member|uint32_t pre_mem_base : 16;
DECL|pre_mem_base|member|uint32_t pre_mem_base : 16;
DECL|pre_mem_limit_upper|member|uint32_t pre_mem_limit_upper;
DECL|pre_mem_limit|member|uint32_t pre_mem_limit : 16;
DECL|pre_mem_limit|member|uint32_t pre_mem_limit : 16;
DECL|primary_bus|member|uint32_t primary_bus : 8;
DECL|primary_bus|member|uint32_t primary_bus : 8;
DECL|reg_if|member|uint32_t reg_if : 8;
DECL|reg_if|member|uint32_t reg_if : 8;
DECL|reg_if|member|uint32_t reg_if : 8;
DECL|reg_if|member|uint32_t reg_if : 8;
DECL|regs32|member|} regs32;
DECL|regs64|member|} regs64;
DECL|regs|member|} regs;
DECL|reg|member|uint32_t reg : 10; /* config space register number */
DECL|reg|member|uint32_t reg : 6; /* config space register number */
DECL|reserved0|member|uint32_t reserved0 : 2;
DECL|reserved1|member|uint32_t reserved1 : 24;
DECL|reserved1|member|uint32_t reserved1 : 24;
DECL|reserved1|member|uint32_t reserved1 : 4;
DECL|reserved1|member|uint32_t reserved1 : 7;
DECL|reserved2|member|uint32_t reserved2; /* offset 38: */
DECL|reserved|member|uint32_t reserved
DECL|reserved|member|uint32_t reserved
DECL|reserved|member|uint32_t reserved : 24;
DECL|reserved|member|uint32_t reserved : 24;
DECL|revision|member|uint32_t revision : 8;
DECL|revision|member|uint32_t revision : 8;
DECL|revision|member|uint32_t revision : 8;
DECL|revision|member|uint32_t revision : 8;
DECL|rom_address|member|uint32_t rom_address;
DECL|rom_address|member|uint32_t rom_address;
DECL|secondary_bus|member|uint32_t secondary_bus : 8;
DECL|secondary_bus|member|uint32_t secondary_bus : 8;
DECL|secondary_latency|member|uint32_t secondary_latency : 8;
DECL|secondary_latency|member|uint32_t secondary_latency : 8;
DECL|secondary_status|member|uint32_t secondary_status : 16;
DECL|secondary_status|member|uint32_t secondary_status : 16;
DECL|spare|member|uint32_t spare
DECL|spare|member|uint32_t spare
DECL|status|member|uint32_t status : 16; /* device status */
DECL|status|member|uint32_t status : 16; /* device status */
DECL|status|member|uint32_t status : 16; /* device status */
DECL|status|member|uint32_t status : 16; /* device status */
DECL|subclass|member|uint32_t subclass : 8;
DECL|subclass|member|uint32_t subclass : 8;
DECL|subclass|member|uint32_t subclass : 8;
DECL|subclass|member|uint32_t subclass : 8;
DECL|subord_bus|member|uint32_t subord_bus : 8;
DECL|subord_bus|member|uint32_t subord_bus : 8;
DECL|subsys_id|member|uint32_t subsys_id
DECL|subsys_id|member|uint32_t subsys_id
DECL|subvendor_id|member|uint32_t subvendor_id
DECL|subvendor_id|member|uint32_t subvendor_id
DECL|table_size|member|uint32_t table_size
DECL|value|member|uint32_t value;
DECL|value|member|uint32_t value;
DECL|vec_ctrl|member|uint32_t vec_ctrl;
DECL|vector|member|uint32_t vector; /* guest to write a vector */
DECL|vendor_id|member|uint32_t vendor_id
DECL|vendor_id|member|uint32_t vendor_id
DECL|version|member|uint32_t version : 4; /* version */
DECL|word0|member|uint32_t word0; /* word 0: offset 00 */
DECL|word10|member|uint32_t word10; /* word 10: offset 28 */
DECL|word11|member|uint32_t word11; /* word 11: offset 2C */
DECL|word12|member|uint32_t word12; /* word 12: offset 30 */
DECL|word13|member|uint32_t word13; /* word 13: offset 34 */
DECL|word14|member|uint32_t word14; /* word 14: offset 38 */
DECL|word15|member|uint32_t word15; /* word 15: offset 3C */
DECL|word1|member|uint32_t word1; /* word 1: offset 04 */
DECL|word2|member|uint32_t word2; /* word 2: offset 08 */
DECL|word3|member|uint32_t word3; /* word 3: offset 0C */
DECL|word4|member|uint32_t word4; /* word 4: offset 10 */
DECL|word5|member|uint32_t word5; /* word 5: offset 14 */
DECL|word6|member|uint32_t word6; /* word 6: offset 18 */
DECL|word7|member|uint32_t word7; /* word 7: offset 1C */
DECL|word8|member|uint32_t word8; /* word 8: offset 20 */
DECL|word9|member|uint32_t word9; /* word 9: offset 24 */
DECL|words|member|} words;
DECL|word|member|uint32_t word; /* array of words for the header */
DECL|word|member|uint32_t word; /* array of words for the header */
DECL|word|member|uint32_t word[4]; /* array of words for the header */
DECL|word|member|uint32_t word[PCI_HEADER_WORDS]; /* array of words for the
DECL|word|member|} word;
