INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:46:36 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 Buffer_49/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phi_10/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 2.120ns (28.844%)  route 5.230ns (71.156%))
  Logic Levels:           19  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7898, unset)         0.672     0.672    Buffer_49/oehb1/clk
                         FDCE                                         r  Buffer_49/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 f  Buffer_49/oehb1/validArray_reg[0]/Q
                         net (fo=9, unplaced)         0.584     1.465    Buffer_4/oehb1/branchC_52_pValidArray_0
                         LUT5 (Prop_lut5_I0_O)        0.153     1.618 f  Buffer_4/oehb1/data_reg[0]_i_3/O
                         net (fo=2, unplaced)         0.351     1.969    forkC_44/generateBlocks[1].regblock/phiC_34_pValidArray_1
                         LUT6 (Prop_lut6_I0_O)        0.053     2.022 f  forkC_44/generateBlocks[1].regblock/full_reg_i_2__29/O
                         net (fo=9, unplaced)         0.381     2.403    phiC_34/fork_C1/generateBlocks[0].regblock/oehb1_valid
                         LUT2 (Prop_lut2_I1_O)        0.053     2.456 f  phiC_34/fork_C1/generateBlocks[0].regblock/reg_value_i_2__29/O
                         net (fo=10, unplaced)        0.383     2.839    phiC_35/oehb1/data_reg_reg[0]_3
                         LUT6 (Prop_lut6_I3_O)        0.053     2.892 r  phiC_35/oehb1/Memory_reg_0_15_0_0_i_1__0/O
                         net (fo=98, unplaced)        0.439     3.331    phiC_35/oehb1/data_reg_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.384 r  phiC_35/oehb1/A_address1[0]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.271     3.655    add_22/dataInArray[0][0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     3.995 r  add_22/data_reg_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     4.003    add_22/data_reg_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.063 r  add_22/data_reg_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.063    add_22/data_reg_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.123 r  add_22/data_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.123    add_22/data_reg_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.183 r  add_22/data_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.183    add_22/data_reg_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.243 r  add_22/data_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.243    add_22/data_reg_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.303 r  add_22/data_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.303    add_22/data_reg_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     4.492 f  add_22/data_reg_reg[27]_i_1/O[3]
                         net (fo=3, unplaced)         0.376     4.868    add_22/data_reg_reg[31][26]
                         LUT2 (Prop_lut2_I1_O)        0.142     5.010 r  add_22/reg_value_i_7__6/O
                         net (fo=1, unplaced)         0.000     5.010    icmp_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.320 r  icmp_23/reg_value_reg_i_2/CO[3]
                         net (fo=29, unplaced)        0.587     5.907    forkC_46/generateBlocks[0].regblock/dataOutArray[0][0]
                         LUT4 (Prop_lut4_I2_O)        0.053     5.960 f  forkC_46/generateBlocks[0].regblock/reg_value_i_7__2/O
                         net (fo=1, unplaced)         0.340     6.300    fork_33/generateBlocks[5].regblock/fork_33_nReadyArray_4
                         LUT6 (Prop_lut6_I5_O)        0.053     6.353 r  fork_33/generateBlocks[5].regblock/reg_value_i_3__3/O
                         net (fo=3, unplaced)         0.358     6.711    fork_33/generateBlocks[2].regblock/reg_value_i_3__20_0
                         LUT6 (Prop_lut6_I3_O)        0.053     6.764 r  fork_33/generateBlocks[2].regblock/full_reg_i_6/O
                         net (fo=5, unplaced)         0.368     7.132    fork_33/generateBlocks[2].regblock/forkStop_6
                         LUT4 (Prop_lut4_I0_O)        0.053     7.185 f  fork_33/generateBlocks[2].regblock/full_reg_i_2__20/O
                         net (fo=5, unplaced)         0.368     7.553    phiC_35/oehb1/data_reg_reg[0]_2
                         LUT6 (Prop_lut6_I4_O)        0.053     7.606 r  phiC_35/oehb1/data_reg[31]_i_1__3/O
                         net (fo=32, unplaced)        0.416     8.022    phi_10/tehb1/E[0]
                         FDCE                                         r  phi_10/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7898, unset)         0.638     4.638    phi_10/tehb1/clk
                         FDCE                                         r  phi_10/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    phi_10/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 -3.718    




report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.840 ; gain = 197.887 ; free physical = 22484 ; free virtual = 213693
