\doxysubsubsubsection{LSE Config}
\hypertarget{group__RCC__LSE__Config}{}\label{group__RCC__LSE__Config}\index{LSE Config@{LSE Config}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LSE__Config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\+\_\+\+LSE\+\_\+\+OFF}}~0U
\item 
\#define \mbox{\hyperlink{group__RCC__LSE__Config_ga2e39a154aae3e7a39cb6cbd58178d352}{RCC\+\_\+\+LSE\+\_\+\+ON\+\_\+\+RTC\+\_\+\+ONLY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}
\item 
\#define \mbox{\hyperlink{group__RCC__LSE__Config_gac981ea636c2f215e4473901e0912f55a}{RCC\+\_\+\+LSE\+\_\+\+ON}}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))
\item 
\#define \mbox{\hyperlink{group__RCC__LSE__Config_ga405fed89d981ef882e0cb4992e2f67c8}{RCC\+\_\+\+LSE\+\_\+\+BYPASS\+\_\+\+RTC\+\_\+\+ONLY}}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))
\item 
\#define \mbox{\hyperlink{group__RCC__LSE__Config_gaad580157edbae878edbcc83c5a68e767}{RCC\+\_\+\+LSE\+\_\+\+BYPASS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__LSE__Config_gaad580157edbae878edbcc83c5a68e767}\label{group__RCC__LSE__Config_gaad580157edbae878edbcc83c5a68e767} 
\index{LSE Config@{LSE Config}!RCC\_LSE\_BYPASS@{RCC\_LSE\_BYPASS}}
\index{RCC\_LSE\_BYPASS@{RCC\_LSE\_BYPASS}!LSE Config@{LSE Config}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSE\_BYPASS}{RCC\_LSE\_BYPASS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSE\+\_\+\+BYPASS~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))}

External clock source for LSE clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00371}{371}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__LSE__Config_ga405fed89d981ef882e0cb4992e2f67c8}\label{group__RCC__LSE__Config_ga405fed89d981ef882e0cb4992e2f67c8} 
\index{LSE Config@{LSE Config}!RCC\_LSE\_BYPASS\_RTC\_ONLY@{RCC\_LSE\_BYPASS\_RTC\_ONLY}}
\index{RCC\_LSE\_BYPASS\_RTC\_ONLY@{RCC\_LSE\_BYPASS\_RTC\_ONLY}!LSE Config@{LSE Config}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSE\_BYPASS\_RTC\_ONLY}{RCC\_LSE\_BYPASS\_RTC\_ONLY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSE\+\_\+\+BYPASS\+\_\+\+RTC\+\_\+\+ONLY~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))}

External clock source for LSE clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00370}{370}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__LSE__Config_ga6645c27708d0cad1a4ab61d2abb24c77}\label{group__RCC__LSE__Config_ga6645c27708d0cad1a4ab61d2abb24c77} 
\index{LSE Config@{LSE Config}!RCC\_LSE\_OFF@{RCC\_LSE\_OFF}}
\index{RCC\_LSE\_OFF@{RCC\_LSE\_OFF}!LSE Config@{LSE Config}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSE\_OFF}{RCC\_LSE\_OFF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSE\+\_\+\+OFF~0U}

LSE clock deactivation ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00367}{367}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__LSE__Config_gac981ea636c2f215e4473901e0912f55a}\label{group__RCC__LSE__Config_gac981ea636c2f215e4473901e0912f55a} 
\index{LSE Config@{LSE Config}!RCC\_LSE\_ON@{RCC\_LSE\_ON}}
\index{RCC\_LSE\_ON@{RCC\_LSE\_ON}!LSE Config@{LSE Config}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSE\_ON}{RCC\_LSE\_ON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSE\+\_\+\+ON~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))}

LSE clock activation for RTC and other peripherals 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00369}{369}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__LSE__Config_ga2e39a154aae3e7a39cb6cbd58178d352}\label{group__RCC__LSE__Config_ga2e39a154aae3e7a39cb6cbd58178d352} 
\index{LSE Config@{LSE Config}!RCC\_LSE\_ON\_RTC\_ONLY@{RCC\_LSE\_ON\_RTC\_ONLY}}
\index{RCC\_LSE\_ON\_RTC\_ONLY@{RCC\_LSE\_ON\_RTC\_ONLY}!LSE Config@{LSE Config}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSE\_ON\_RTC\_ONLY}{RCC\_LSE\_ON\_RTC\_ONLY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSE\+\_\+\+ON\+\_\+\+RTC\+\_\+\+ONLY~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}}

LSE clock activation for RTC only ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00368}{368}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

