#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x8d79f50 .scope module, "loopback" "loopback" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
o0x8d81ecc .functor BUFZ 1, C4<z>; HiZ drive
v0x8da8d30_0 .net "clk", 0 0, o0x8d81ecc;  0 drivers
v0x8da8d98_0 .net "data", 7 0, v0x8da7788_0;  1 drivers
v0x8da8e68_0 .net "enable", 0 0, L_0x8dbba70;  1 drivers
o0x8d81ee4 .functor BUFZ 1, C4<z>; HiZ drive
v0x8da8f28_0 .net "reset_", 0 0, o0x8d81ee4;  0 drivers
o0x8d81efc .functor BUFZ 1, C4<z>; HiZ drive
v0x8da8f80_0 .net "rx", 0 0, o0x8d81efc;  0 drivers
v0x8da9000_0 .net "tx", 0 0, v0x8da8070_0;  1 drivers
S_0x8d79008 .scope module, "uart" "uart" 2 16, 3 1 0, S_0x8d79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk32"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /INPUT 8 "txdata"
    .port_info 5 /OUTPUT 8 "rxdata"
    .port_info 6 /OUTPUT 1 "rx_enable"
    .port_info 7 /INPUT 1 "tx_enable"
    .port_info 8 /OUTPUT 1 "tx_ready"
P_0x8d765a0 .param/l "BAUD_FREQ" 0 3 29, +C4<00000000000000011100001000000000>;
P_0x8d765c0 .param/l "BAUD_MAX" 0 3 38, +C4<00000000000000000000000100010101>;
P_0x8d765e0 .param/l "CLK32_FREQ" 0 3 32, +C4<00000001111010000100100000000000>;
P_0x8d76600 .param/l "SAMPLE_FREQ" 0 3 35, +C4<00000000000000000000000000010000>;
P_0x8d76620 .param/l "SAMPLE_MAX" 0 3 39, +C4<0000000000000000000000000000000000000000000000000000000000010001>;
v0x8da83d8_0 .net *"_s0", 31 0, L_0x8dab870;  1 drivers
L_0xb733005c .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x8da8460_0 .net *"_s11", 58 0, L_0xb733005c;  1 drivers
L_0xb7330084 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x8da84d8_0 .net/2u *"_s12", 63 0, L_0xb7330084;  1 drivers
L_0xb733000c .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x8da8540_0 .net *"_s3", 22 0, L_0xb733000c;  1 drivers
L_0xb7330034 .functor BUFT 1, C4<00000000000000000000000100010101>, C4<0>, C4<0>, C4<0>;
v0x8da85b8_0 .net/2u *"_s4", 31 0, L_0xb7330034;  1 drivers
v0x8da8630_0 .net *"_s8", 63 0, L_0x8dbba18;  1 drivers
v0x8da86a8_0 .net "baud", 0 0, L_0x8dbb918;  1 drivers
v0x8da8700_0 .var "baud_ctr", 8 0;
v0x8da8768_0 .net "clk32", 0 0, o0x8d81ecc;  alias, 0 drivers
v0x8da8840_0 .net "reset_", 0 0, o0x8d81ee4;  alias, 0 drivers
v0x8da88d0_0 .net "rx", 0 0, o0x8d81efc;  alias, 0 drivers
v0x8da8928_0 .net "rx_enable", 0 0, L_0x8dbba70;  alias, 1 drivers
v0x8da89b8_0 .net "rxdata", 7 0, v0x8da7788_0;  alias, 1 drivers
v0x8da8a48_0 .net "sample", 0 0, L_0x8dbbb30;  1 drivers
v0x8da8aa0_0 .var "sample_ctr", 4 0;
v0x8da8b08_0 .net "tx", 0 0, v0x8da8070_0;  alias, 1 drivers
v0x8da8b60_0 .net "tx_enable", 0 0, L_0x8dbba70;  alias, 1 drivers
v0x8da8c40_0 .net "tx_ready", 0 0, L_0x8dbbc48;  1 drivers
v0x8da8c98_0 .net "txdata", 7 0, v0x8da7788_0;  alias, 1 drivers
L_0x8dab870 .concat [ 9 23 0 0], v0x8da8700_0, L_0xb733000c;
L_0x8dbb918 .cmp/eq 32, L_0x8dab870, L_0xb7330034;
L_0x8dbba18 .concat [ 5 59 0 0], v0x8da8aa0_0, L_0xb733005c;
L_0x8dbbb30 .cmp/eq 64, L_0x8dbba18, L_0xb7330084;
S_0x8d79470 .scope module, "receive" "rx" 3 55, 4 1 0, S_0x8d79008;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "sample"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "rx_enable"
    .port_info 5 /OUTPUT 8 "rxdata"
P_0x8d730e0 .param/l "ST_IDLE" 0 4 37, C4<00>;
P_0x8d73100 .param/l "ST_RXDATA" 0 4 39, C4<10>;
P_0x8d73120 .param/l "ST_RXSTART" 0 4 38, C4<01>;
P_0x8d73140 .param/l "ST_RXSTOP" 0 4 40, C4<11>;
L_0x8dbba70 .functor AND 1, L_0x8dbbd10, L_0x8dbc098, C4<1>, C4<1>;
L_0x8dbbfe8 .functor AND 1, L_0x8dbbe88, L_0x8dbbf00, C4<1>, C4<1>;
L_0x8dbc098 .functor OR 1, L_0x8dbbdd8, L_0x8dbbfe8, C4<0>, C4<0>;
L_0xb73300d4 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x8d74668_0 .net/2u *"_s0", 2 0, L_0xb73300d4;  1 drivers
v0x8da7120_0 .net *"_s11", 0 0, L_0x8dbbe88;  1 drivers
L_0xb7330124 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x8da7188_0 .net/2u *"_s12", 3 0, L_0xb7330124;  1 drivers
v0x8da7208_0 .net *"_s14", 0 0, L_0x8dbbf00;  1 drivers
v0x8da7270_0 .net *"_s16", 0 0, L_0x8dbbfe8;  1 drivers
v0x8da7300_0 .net *"_s2", 0 0, L_0x8dbbd10;  1 drivers
L_0xb733014c .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x8da7368_0 .net/2u *"_s20", 3 0, L_0xb733014c;  1 drivers
L_0xb7330174 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x8da73e0_0 .net/2u *"_s24", 3 0, L_0xb7330174;  1 drivers
L_0xb73300fc .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x8da7458_0 .net/2u *"_s6", 3 0, L_0xb73300fc;  1 drivers
v0x8da7518_0 .net *"_s8", 0 0, L_0x8dbbdd8;  1 drivers
v0x8da7580_0 .net "clk", 0 0, o0x8d81ecc;  alias, 0 drivers
v0x8da75e8_0 .net "reset_", 0 0, o0x8d81ee4;  alias, 0 drivers
v0x8da7650_0 .net "rx", 0 0, o0x8d81efc;  alias, 0 drivers
v0x8da76b8_0 .net "rx_enable", 0 0, L_0x8dbba70;  alias, 1 drivers
v0x8da7720_0 .net "rx_stop", 0 0, L_0x8dbc098;  1 drivers
v0x8da7788_0 .var "rxdata", 7 0;
v0x8da7800_0 .var "rxpos", 3 0;
v0x8da78e0_0 .net "sample", 0 0, L_0x8dbbb30;  alias, 1 drivers
v0x8da7938_0 .var "sample_cnt", 3 0;
v0x8da79a0_0 .net "sample_done", 0 0, L_0x8dbc1c8;  1 drivers
v0x8da7a08_0 .net "sample_en", 0 0, L_0x8dbc258;  1 drivers
v0x8da7a70_0 .var "state", 2 0;
E_0x8d73168/0 .event negedge, v0x8da75e8_0;
E_0x8d73168/1 .event posedge, v0x8da7580_0;
E_0x8d73168 .event/or E_0x8d73168/0, E_0x8d73168/1;
L_0x8dbbd10 .cmp/eq 3, v0x8da7a70_0, L_0xb73300d4;
L_0x8dbbdd8 .cmp/eq 4, v0x8da7938_0, L_0xb73300fc;
L_0x8dbbe88 .reduce/nor o0x8d81efc;
L_0x8dbbf00 .cmp/gt 4, v0x8da7938_0, L_0xb7330124;
L_0x8dbc1c8 .cmp/eq 4, v0x8da7938_0, L_0xb733014c;
L_0x8dbc258 .cmp/eq 4, v0x8da7938_0, L_0xb7330174;
S_0x8da7b68 .scope module, "transmit" "tx" 3 45, 5 1 0, S_0x8d79008;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "baud"
    .port_info 3 /INPUT 8 "txdata"
    .port_info 4 /INPUT 1 "tx_enable"
    .port_info 5 /OUTPUT 1 "tx_ready"
    .port_info 6 /OUTPUT 1 "tx"
P_0x8da7c40 .param/l "ST_IDLE" 0 5 24, C4<00>;
P_0x8da7c60 .param/l "ST_TXDATA" 0 5 26, C4<10>;
P_0x8da7c80 .param/l "ST_TXSTART" 0 5 25, C4<01>;
P_0x8da7ca0 .param/l "ST_TXSTOP" 0 5 27, C4<11>;
L_0xb73300ac .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x8da7e20_0 .net/2u *"_s0", 1 0, L_0xb73300ac;  1 drivers
v0x8da7e98_0 .net "baud", 0 0, L_0x8dbb918;  alias, 1 drivers
v0x8da7f00_0 .net "clk", 0 0, o0x8d81ecc;  alias, 0 drivers
v0x8da7f78_0 .net "reset_", 0 0, o0x8d81ee4;  alias, 0 drivers
v0x8da7ff0_0 .var "state", 1 0;
v0x8da8070_0 .var "tx", 0 0;
v0x8da80c8_0 .net "tx_enable", 0 0, L_0x8dbba70;  alias, 1 drivers
v0x8da8140_0 .net "tx_ready", 0 0, L_0x8dbbc48;  alias, 1 drivers
v0x8da8198_0 .net "txdata", 7 0, v0x8da7788_0;  alias, 1 drivers
v0x8da8268_0 .var "txdata_sampled", 7 0;
v0x8da82d0_0 .var "txpos", 2 0;
L_0x8dbbc48 .cmp/eq 2, v0x8da7ff0_0, L_0xb73300ac;
S_0x8d71f90 .scope module, "testbench" "testbench" 6 3;
 .timescale -9 -11;
v0x8dab448_0 .var "clk", 0 0;
v0x8dab4b0_0 .var "reset_", 0 0;
v0x8dab518_0 .net "rx_enable", 0 0, L_0x8dbc778;  1 drivers
v0x8dab5a8_0 .net "rxdata", 7 0, v0x8da9e98_0;  1 drivers
v0x8dab638_0 .net "serial_loopback", 0 0, v0x8daa780_0;  1 drivers
v0x8dab6f8_0 .var "tx_enable", 0 0;
v0x8dab750_0 .net "tx_ready", 0 0, L_0x8dbc638;  1 drivers
v0x8dab7e0_0 .var "txdata", 7 0;
E_0x8da9088 .event posedge, v0x8da9cf8_0;
S_0x8da90d0 .scope module, "uut" "uart" 6 15, 3 1 0, S_0x8d71f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk32"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /INPUT 8 "txdata"
    .port_info 5 /OUTPUT 8 "rxdata"
    .port_info 6 /OUTPUT 1 "rx_enable"
    .port_info 7 /INPUT 1 "tx_enable"
    .port_info 8 /OUTPUT 1 "tx_ready"
P_0x8da91d0 .param/l "BAUD_FREQ" 0 3 29, +C4<00000000000000011100001000000000>;
P_0x8da91f0 .param/l "BAUD_MAX" 0 3 38, +C4<00000000000000000000000100010101>;
P_0x8da9210 .param/l "CLK32_FREQ" 0 3 32, +C4<00000001111010000100100000000000>;
P_0x8da9230 .param/l "SAMPLE_FREQ" 0 3 35, +C4<00000000000000000000000000010000>;
P_0x8da9250 .param/l "SAMPLE_MAX" 0 3 39, +C4<0000000000000000000000000000000000000000000000000000000000010001>;
v0x8daaae8_0 .net *"_s0", 31 0, L_0x8dbc318;  1 drivers
L_0xb73301ec .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x8daab70_0 .net *"_s11", 58 0, L_0xb73301ec;  1 drivers
L_0xb7330214 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x8daabe8_0 .net/2u *"_s12", 63 0, L_0xb7330214;  1 drivers
L_0xb733019c .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x8daac50_0 .net *"_s3", 22 0, L_0xb733019c;  1 drivers
L_0xb73301c4 .functor BUFT 1, C4<00000000000000000000000100010101>, C4<0>, C4<0>, C4<0>;
v0x8daacc8_0 .net/2u *"_s4", 31 0, L_0xb73301c4;  1 drivers
v0x8daad40_0 .net *"_s8", 63 0, L_0x8dbc4a8;  1 drivers
v0x8daadb8_0 .net "baud", 0 0, L_0x8dbc3a8;  1 drivers
v0x8daae10_0 .var "baud_ctr", 8 0;
v0x8daae78_0 .net "clk32", 0 0, v0x8dab448_0;  1 drivers
v0x8daaf50_0 .net "reset_", 0 0, v0x8dab4b0_0;  1 drivers
v0x8daafe0_0 .net "rx", 0 0, v0x8daa780_0;  alias, 1 drivers
v0x8dab070_0 .net "rx_enable", 0 0, L_0x8dbc778;  alias, 1 drivers
v0x8dab0c8_0 .net "rxdata", 7 0, v0x8da9e98_0;  alias, 1 drivers
v0x8dab120_0 .net "sample", 0 0, L_0x8dbc538;  1 drivers
v0x8dab178_0 .var "sample_ctr", 4 0;
v0x8dab1d0_0 .net "tx", 0 0, v0x8daa780_0;  alias, 1 drivers
v0x8dab228_0 .net "tx_enable", 0 0, v0x8dab6f8_0;  1 drivers
v0x8dab308_0 .net "tx_ready", 0 0, L_0x8dbc638;  alias, 1 drivers
v0x8dab360_0 .net "txdata", 7 0, v0x8dab7e0_0;  1 drivers
L_0x8dbc318 .concat [ 9 23 0 0], v0x8daae10_0, L_0xb733019c;
L_0x8dbc3a8 .cmp/eq 32, L_0x8dbc318, L_0xb73301c4;
L_0x8dbc4a8 .concat [ 5 59 0 0], v0x8dab178_0, L_0xb73301ec;
L_0x8dbc538 .cmp/eq 64, L_0x8dbc4a8, L_0xb7330214;
S_0x8da9528 .scope module, "receive" "rx" 3 55, 4 1 0, S_0x8da90d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "sample"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "rx_enable"
    .port_info 5 /OUTPUT 8 "rxdata"
P_0x8da95f0 .param/l "ST_IDLE" 0 4 37, C4<00>;
P_0x8da9610 .param/l "ST_RXDATA" 0 4 39, C4<10>;
P_0x8da9630 .param/l "ST_RXSTART" 0 4 38, C4<01>;
P_0x8da9650 .param/l "ST_RXSTOP" 0 4 40, C4<11>;
L_0x8dbc778 .functor AND 1, L_0x8dbc6c8, L_0x8dbcb30, C4<1>, C4<1>;
L_0x8dbca80 .functor AND 1, L_0x8dbc908, L_0x8dbc980, C4<1>, C4<1>;
L_0x8dbcb30 .functor OR 1, L_0x8dbc878, L_0x8dbca80, C4<0>, C4<0>;
L_0xb7330264 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x8da97c0_0 .net/2u *"_s0", 2 0, L_0xb7330264;  1 drivers
v0x8da9848_0 .net *"_s11", 0 0, L_0x8dbc908;  1 drivers
L_0xb73302b4 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x8da98b0_0 .net/2u *"_s12", 3 0, L_0xb73302b4;  1 drivers
v0x8da9918_0 .net *"_s14", 0 0, L_0x8dbc980;  1 drivers
v0x8da9980_0 .net *"_s16", 0 0, L_0x8dbca80;  1 drivers
v0x8da9a10_0 .net *"_s2", 0 0, L_0x8dbc6c8;  1 drivers
L_0xb73302dc .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x8da9a78_0 .net/2u *"_s20", 3 0, L_0xb73302dc;  1 drivers
L_0xb7330304 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x8da9af0_0 .net/2u *"_s24", 3 0, L_0xb7330304;  1 drivers
L_0xb733028c .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x8da9b68_0 .net/2u *"_s6", 3 0, L_0xb733028c;  1 drivers
v0x8da9c28_0 .net *"_s8", 0 0, L_0x8dbc878;  1 drivers
v0x8da9c90_0 .net "clk", 0 0, v0x8dab448_0;  alias, 1 drivers
v0x8da9cf8_0 .net "reset_", 0 0, v0x8dab4b0_0;  alias, 1 drivers
v0x8da9d60_0 .net "rx", 0 0, v0x8daa780_0;  alias, 1 drivers
v0x8da9dc8_0 .net "rx_enable", 0 0, L_0x8dbc778;  alias, 1 drivers
v0x8da9e30_0 .net "rx_stop", 0 0, L_0x8dbcb30;  1 drivers
v0x8da9e98_0 .var "rxdata", 7 0;
v0x8da9f10_0 .var "rxpos", 3 0;
v0x8da9ff0_0 .net "sample", 0 0, L_0x8dbc538;  alias, 1 drivers
v0x8daa048_0 .var "sample_cnt", 3 0;
v0x8daa0b0_0 .net "sample_done", 0 0, L_0x8dbcc18;  1 drivers
v0x8daa118_0 .net "sample_en", 0 0, L_0x8dbcca8;  1 drivers
v0x8daa180_0 .var "state", 2 0;
E_0x8da9788/0 .event negedge, v0x8da9cf8_0;
E_0x8da9788/1 .event posedge, v0x8da9c90_0;
E_0x8da9788 .event/or E_0x8da9788/0, E_0x8da9788/1;
L_0x8dbc6c8 .cmp/eq 3, v0x8daa180_0, L_0xb7330264;
L_0x8dbc878 .cmp/eq 4, v0x8daa048_0, L_0xb733028c;
L_0x8dbc908 .reduce/nor v0x8daa780_0;
L_0x8dbc980 .cmp/gt 4, v0x8daa048_0, L_0xb73302b4;
L_0x8dbcc18 .cmp/eq 4, v0x8daa048_0, L_0xb73302dc;
L_0x8dbcca8 .cmp/eq 4, v0x8daa048_0, L_0xb7330304;
S_0x8daa278 .scope module, "transmit" "tx" 3 45, 5 1 0, S_0x8da90d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "baud"
    .port_info 3 /INPUT 8 "txdata"
    .port_info 4 /INPUT 1 "tx_enable"
    .port_info 5 /OUTPUT 1 "tx_ready"
    .port_info 6 /OUTPUT 1 "tx"
P_0x8daa350 .param/l "ST_IDLE" 0 5 24, C4<00>;
P_0x8daa370 .param/l "ST_TXDATA" 0 5 26, C4<10>;
P_0x8daa390 .param/l "ST_TXSTART" 0 5 25, C4<01>;
P_0x8daa3b0 .param/l "ST_TXSTOP" 0 5 27, C4<11>;
L_0xb733023c .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x8daa530_0 .net/2u *"_s0", 1 0, L_0xb733023c;  1 drivers
v0x8daa5a8_0 .net "baud", 0 0, L_0x8dbc3a8;  alias, 1 drivers
v0x8daa610_0 .net "clk", 0 0, v0x8dab448_0;  alias, 1 drivers
v0x8daa688_0 .net "reset_", 0 0, v0x8dab4b0_0;  alias, 1 drivers
v0x8daa700_0 .var "state", 1 0;
v0x8daa780_0 .var "tx", 0 0;
v0x8daa7f8_0 .net "tx_enable", 0 0, v0x8dab6f8_0;  alias, 1 drivers
v0x8daa850_0 .net "tx_ready", 0 0, L_0x8dbc638;  alias, 1 drivers
v0x8daa8a8_0 .net "txdata", 7 0, v0x8dab7e0_0;  alias, 1 drivers
v0x8daa968_0 .var "txdata_sampled", 7 0;
v0x8daa9e0_0 .var "txpos", 2 0;
L_0x8dbc638 .cmp/eq 2, v0x8daa700_0, L_0xb733023c;
    .scope S_0x8da7b68;
T_0 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da7f78_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8da7ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da80c8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x8da7ff0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x8da7ff0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %load/vec4 v0x8da82d0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x8da7ff0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8da7ff0_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x8da7b68;
T_1 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da7f78_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8da8070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8da8070_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x8da8268_0;
    %load/vec4 v0x8da82d0_0;
    %part/u 1;
    %assign/vec4 v0x8da8070_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8da8070_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x8da7b68;
T_2 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da7f78_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8da82d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x8da7ff0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8da82d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x8da7ff0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7e98_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x8da82d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x8da82d0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x8da7b68;
T_3 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da7f78_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8da8268_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x8da80c8_0;
    %load/vec4 v0x8da8140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x8da8198_0;
    %assign/vec4 v0x8da8268_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x8d79470;
T_4 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da75e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8da7a70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x8da7a70_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da78e0_0;
    %and;
    %load/vec4 v0x8da79a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x8da7a70_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7800_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x8da79a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x8da7a70_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8da7a70_0, 0;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x8d79470;
T_5 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da75e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da7938_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da7938_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7650_0;
    %nor/r;
    %load/vec4 v0x8da7938_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x8da7938_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x8da7938_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x8da79a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da7938_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x8da7938_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x8da7938_0, 0;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x8d79470;
T_6 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da75e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da7800_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da7800_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a70_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x8da7a08_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x8da7800_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x8da7800_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x8d79470;
T_7 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da75e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8da7788_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x8da78e0_0;
    %load/vec4 v0x8da7a08_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x8da7650_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x8da7800_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x8da7788_0, 4, 5;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x8d79008;
T_8 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da8840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x8da8700_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x8da8700_0;
    %pad/u 32;
    %cmpi/e 277, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x8da8700_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x8da8700_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x8da8700_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x8d79008;
T_9 ;
    %wait E_0x8d73168;
    %load/vec4 v0x8da8840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8da8aa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x8da8aa0_0;
    %pad/u 64;
    %cmpi/e 17, 0, 64;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8da8aa0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x8da8aa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8da8aa0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x8daa278;
T_10 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8daa688_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8daa700_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa7f8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x8daa700_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x8daa700_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %load/vec4 v0x8daa9e0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x8daa700_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8daa700_0, 0;
T_10.8 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x8daa278;
T_11 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8daa688_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8daa780_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8daa780_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x8daa968_0;
    %load/vec4 v0x8daa9e0_0;
    %part/u 1;
    %assign/vec4 v0x8daa780_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8daa780_0, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x8daa278;
T_12 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8daa688_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8daa9e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x8daa700_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8daa9e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x8daa700_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa5a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x8daa9e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x8daa9e0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x8daa278;
T_13 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8daa688_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8daa968_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x8daa7f8_0;
    %load/vec4 v0x8daa850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x8daa8a8_0;
    %assign/vec4 v0x8daa968_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x8da9528;
T_14 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8da9cf8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8daa180_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da9d60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x8daa180_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da9ff0_0;
    %and;
    %load/vec4 v0x8daa0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x8daa180_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da9f10_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x8daa0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x8daa180_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da9e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8daa180_0, 0;
T_14.8 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x8da9528;
T_15 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8da9cf8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8daa048_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8daa048_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8da9d60_0;
    %nor/r;
    %load/vec4 v0x8daa048_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x8daa048_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x8daa048_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x8daa0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8daa048_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x8daa048_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x8daa048_0, 0;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x8da9528;
T_16 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8da9cf8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da9f10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8da9f10_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa180_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x8daa118_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x8da9f10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x8da9f10_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x8da9528;
T_17 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8da9cf8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8da9e98_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x8da9ff0_0;
    %load/vec4 v0x8daa118_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x8da9d60_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x8da9f10_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x8da9e98_0, 4, 5;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x8da90d0;
T_18 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8daaf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x8daae10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x8daae10_0;
    %pad/u 32;
    %cmpi/e 277, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x8daae10_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x8daae10_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x8daae10_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x8da90d0;
T_19 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8daaf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8dab178_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x8dab178_0;
    %pad/u 64;
    %cmpi/e 17, 0, 64;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8dab178_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x8dab178_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8dab178_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x8d71f90;
T_20 ;
    %vpi_call 6 28 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 6 29 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x8d71f90;
T_21 ;
T_21.0 ;
    %delay 3125, 0;
    %load/vec4 v0x8dab448_0;
    %inv;
    %assign/vec4 v0x8dab448_0, 0;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x8d71f90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dab448_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8dab4b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8dab4b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x8d71f90;
T_23 ;
    %wait E_0x8da9088;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8dab7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dab6f8_0, 0;
    %end;
    .thread T_23;
    .scope S_0x8d71f90;
T_24 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8dab4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8dab7e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x8dab518_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x8dab5a8_0;
    %load/vec4 v0x8dab7e0_0;
    %cmp/e;
    %jmp/0xz  T_24.4, 4;
    %vpi_call 6 61 "$display", "Success. Tx byte %x, received byte %x", v0x8dab7e0_0, v0x8dab5a8_0 {0 0 0};
    %load/vec4 v0x8dab7e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x8dab7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dab6f8_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %vpi_call 6 68 "$display", "Failure. Expected %d but got %d.", v0x8dab7e0_0, v0x8dab5a8_0 {0 0 0};
    %vpi_call 6 69 "$finish" {0 0 0};
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x8dab5a8_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_24.6, 4;
    %vpi_call 6 75 "$finish" {0 0 0};
T_24.6 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x8d71f90;
T_25 ;
    %wait E_0x8da9788;
    %load/vec4 v0x8dab6f8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dab6f8_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "rtl/loopback.v";
    "rtl/uart.v";
    "rtl/rx.v";
    "rtl/tx.v";
    "test/testbench.v";
