Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 22 16:13:50 2020
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_3_wrapper_timing_summary_routed.rpt -pb design_3_wrapper_timing_summary_routed.pb -rpx design_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_3_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.117        0.000                      0                 3869        0.042        0.000                      0                 3869        4.020        0.000                       0                  1870  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.117        0.000                      0                 3869        0.042        0.000                      0                 3869        4.020        0.000                       0                  1870  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 2.853ns (34.090%)  route 5.516ns (65.910%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.600     9.998    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[17]_i_1__0/O
                         net (fo=17, routed)          0.633    10.755    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1__0/O
                         net (fo=4, routed)           0.521    11.400    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.468    12.647    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.517    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 2.853ns (34.090%)  route 5.516ns (65.910%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.600     9.998    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[17]_i_1__0/O
                         net (fo=17, routed)          0.633    10.755    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1__0/O
                         net (fo=4, routed)           0.521    11.400    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.468    12.647    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.517    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 2.853ns (34.090%)  route 5.516ns (65.910%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.600     9.998    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[17]_i_1__0/O
                         net (fo=17, routed)          0.633    10.755    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1__0/O
                         net (fo=4, routed)           0.521    11.400    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.468    12.647    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.517    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 2.853ns (34.090%)  route 5.516ns (65.910%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.600     9.998    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[17]_i_1__0/O
                         net (fo=17, routed)          0.633    10.755    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1__0/O
                         net (fo=4, routed)           0.521    11.400    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.468    12.647    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X33Y80         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.517    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 2.853ns (34.312%)  route 5.462ns (65.688%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.726    10.123    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.247 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.490    10.737    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.861 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.485    11.346    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X32Y75         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.462    12.641    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y75         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.169    12.547    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 2.853ns (34.312%)  route 5.462ns (65.688%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.726    10.123    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.247 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.490    10.737    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.861 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.485    11.346    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X32Y75         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.462    12.641    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y75         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.169    12.547    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 2.853ns (34.312%)  route 5.462ns (65.688%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.726    10.123    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.247 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.490    10.737    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.861 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.485    11.346    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X32Y75         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.462    12.641    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y75         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.169    12.547    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 2.853ns (34.702%)  route 5.368ns (65.298%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.726    10.123    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.247 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.490    10.737    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.861 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.391    11.252    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X32Y76         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.464    12.643    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y76         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 2.853ns (34.669%)  route 5.376ns (65.331%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.496     9.894    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X28Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.018 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[33]_i_1__0/O
                         net (fo=17, routed)          0.527    10.544    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_4
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.668 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.592    11.260    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X28Y74         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.508    12.687    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y74         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.853ns (34.958%)  route 5.308ns (65.042%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.737     3.031    design_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  design_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.717     6.198    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.322 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     6.322    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.855 f  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.070     7.924    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X32Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.074 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=3, routed)           0.975     9.050    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.348     9.398 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.773    10.171    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X33Y78         LUT4 (Prop_lut4_I1_O)        0.124    10.295 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_2/O
                         net (fo=17, routed)          0.442    10.737    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2]_1
    SLICE_X35Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.861 r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.331    11.192    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_9
    SLICE_X34Y78         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        1.468    12.647    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X34Y78         FDRE                                         r  design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X34Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.553    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/rdata_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.555     0.891    design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/ap_clk
    SLICE_X39Y91         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/rdata_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/rdata_data_reg[17]/Q
                         net (fo=1, routed)           0.100     1.132    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X36Y90         SRLC32E                                      r  design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.823     1.189    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y90         SRLC32E                                      r  design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.181%)  route 0.172ns (40.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.549     0.885    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y87         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[15]/Q
                         net (fo=4, routed)           0.172     1.197    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[15]
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[15]_i_2__0/O
                         net (fo=1, routed)           0.000     1.242    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[15]_i_2__0_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.305 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.305    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_17
    SLICE_X49Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.822     1.188    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[15]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.105     1.258    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.540%)  route 0.174ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.550     0.886    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X51Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[12]/Q
                         net (fo=4, routed)           0.174     1.201    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[12]
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.246 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[15]_i_5__0/O
                         net (fo=1, routed)           0.000     1.246    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[15]_i_5__0_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.316 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.316    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_20
    SLICE_X49Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.822     1.188    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[12]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.105     1.258    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.251ns (58.450%)  route 0.178ns (41.550%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.549     0.885    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y87         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[9]/Q
                         net (fo=4, routed)           0.178     1.204    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[9]
    SLICE_X49Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.249 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[11]_i_4__0/O
                         net (fo=1, routed)           0.000     1.249    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[11]_i_4__0_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.314 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.314    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_23
    SLICE_X49Y87         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.820     1.186    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y87         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.105     1.256    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.252ns (58.362%)  route 0.180ns (41.638%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.549     0.885    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y87         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[14]/Q
                         net (fo=4, routed)           0.180     1.205    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[14]
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.250 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[15]_i_3__0/O
                         net (fo=1, routed)           0.000     1.250    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[15]_i_3__0_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.316 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.316    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_18
    SLICE_X49Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.822     1.188    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[14]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.105     1.258    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.377%)  route 0.183ns (41.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.550     0.886    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y89         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[16]/Q
                         net (fo=4, routed)           0.183     1.209    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[16]
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.254 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[19]_i_5__0/O
                         net (fo=1, routed)           0.000     1.254    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[19]_i_5__0_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.324 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[19]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.324    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_16
    SLICE_X49Y89         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.822     1.188    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y89         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.105     1.258    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.377%)  route 0.183ns (41.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.551     0.887    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y90         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[20]/Q
                         net (fo=4, routed)           0.183     1.210    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[20]
    SLICE_X49Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.255 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[23]_i_5__0/O
                         net (fo=1, routed)           0.000     1.255    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[23]_i_5__0_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.325 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[23]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.325    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_12
    SLICE_X49Y90         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.823     1.189    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y90         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[20]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.105     1.259    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.377%)  route 0.183ns (41.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.551     0.887    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y91         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[24]/Q
                         net (fo=4, routed)           0.183     1.210    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[24]
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.255 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[27]_i_5__0/O
                         net (fo=1, routed)           0.000     1.255    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[27]_i_5__0_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.325 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.325    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_8
    SLICE_X49Y91         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.823     1.189    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y91         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[24]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105     1.259    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.377%)  route 0.183ns (41.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.551     0.887    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y92         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[28]/Q
                         net (fo=4, routed)           0.183     1.210    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[28]
    SLICE_X49Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.255 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[31]_i_5__0/O
                         net (fo=1, routed)           0.000     1.255    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd[31]_i_5__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.325 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.325    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_4
    SLICE_X49Y92         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.823     1.189    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y92         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[28]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105     1.259    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.377%)  route 0.183ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.548     0.884    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/ap_clk
    SLICE_X53Y85         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg[0]/Q
                         net (fo=4, routed)           0.183     1.207    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_tmp_reg_n_0_[0]
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.322 r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/remd_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.322    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0_n_32
    SLICE_X49Y85         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1870, routed)        0.819     1.185    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_clk
    SLICE_X49Y85         FDRE                                         r  design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.105     1.255    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/remd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y87    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y87    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y91    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y91    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y91    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y91    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/r_stage_reg[30]_srl30___greatest_common_fbkb_U1_greatest_common_fbkb_div_U_greatest_common_fbkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y88    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U1/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/r_stage_reg[30]_srl30___greatest_common_fbkb_U1_greatest_common_fbkb_div_U_greatest_common_fbkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y101   design_3_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



