{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528435277191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528435277192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 02:21:16 2018 " "Processing started: Fri Jun 08 02:21:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528435277192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528435277192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off moles_attack -c moles_attack " "Command: quartus_map --read_settings_files=on --write_settings_files=off moles_attack -c moles_attack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528435277192 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528435277915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_counter " "Found entity 1: LFSR_counter" {  } { { "LFSR_counter.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LFSR_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528435277993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528435277993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528435278003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528435278003 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LCD_Display.v(97) " "Verilog HDL Module Instantiation warning at LCD_Display.v(97): ignored dangling comma in List of Port Connections" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1528435278012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528435278014 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528435278014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528435278014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "../DeBounce_v.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528435278022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528435278022 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand moles_attack.v(255) " "Verilog HDL Declaration warning at moles_attack.v(255): \"rand\" is SystemVerilog-2005 keyword" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 255 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1528435278033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moles_attack.v(262) " "Verilog HDL information at moles_attack.v(262): always construct contains both blocking and non-blocking assignments" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 262 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528435278034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528435278036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moles_attack.v 1 1 " "Found 1 design units, including 1 entities, in source file moles_attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 moles_attack " "Found entity 1: moles_attack" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528435278037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528435278037 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(226) " "Verilog HDL Instantiation warning at moles_attack.v(226): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 226 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528435278042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(227) " "Verilog HDL Instantiation warning at moles_attack.v(227): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 227 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528435278042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(228) " "Verilog HDL Instantiation warning at moles_attack.v(228): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 228 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528435278042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(229) " "Verilog HDL Instantiation warning at moles_attack.v(229): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 229 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528435278042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(257) " "Verilog HDL Instantiation warning at moles_attack.v(257): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 257 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528435278043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moles_attack " "Elaborating entity \"moles_attack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528435278117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_g moles_attack.v(231) " "Verilog HDL or VHDL warning at moles_attack.v(231): object \"cont_g\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528435278120 "|moles_attack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_go moles_attack.v(231) " "Verilog HDL or VHDL warning at moles_attack.v(231): object \"cont_go\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528435278120 "|moles_attack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado moles_attack.v(236) " "Verilog HDL or VHDL warning at moles_attack.v(236): object \"estado\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528435278120 "|moles_attack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "play moles_attack.v(238) " "Verilog HDL or VHDL warning at moles_attack.v(238): object \"play\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528435278120 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(33) " "Verilog HDL assignment warning at moles_attack.v(33): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278121 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(34) " "Verilog HDL assignment warning at moles_attack.v(34): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278121 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(35) " "Verilog HDL assignment warning at moles_attack.v(35): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278121 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(36) " "Verilog HDL assignment warning at moles_attack.v(36): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278121 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(37) " "Verilog HDL assignment warning at moles_attack.v(37): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278122 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(38) " "Verilog HDL assignment warning at moles_attack.v(38): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278122 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(39) " "Verilog HDL assignment warning at moles_attack.v(39): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278122 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(40) " "Verilog HDL assignment warning at moles_attack.v(40): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278122 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(61) " "Verilog HDL Case Statement warning at moles_attack.v(61): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528435278123 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxiliar8 moles_attack.v(60) " "Verilog HDL Always Construct warning at moles_attack.v(60): inferring latch(es) for variable \"auxiliar8\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278127 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(124) " "Verilog HDL Case Statement warning at moles_attack.v(124): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 124 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528435278129 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxiliar7 moles_attack.v(123) " "Verilog HDL Always Construct warning at moles_attack.v(123): inferring latch(es) for variable \"auxiliar7\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278131 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 moles_attack.v(259) " "Verilog HDL assignment warning at moles_attack.v(259): truncated value with size 4 to match size of target (2)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278134 "|moles_attack"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "moles_attack.v(386) " "Verilog HDL Case Statement warning at moles_attack.v(386): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 386 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528435278139 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(386) " "Verilog HDL Case Statement warning at moles_attack.v(386): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 386 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528435278139 "|moles_attack"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "moles_attack.v(587) " "Verilog HDL Case Statement warning at moles_attack.v(587): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 587 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528435278140 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(587) " "Verilog HDL Case Statement warning at moles_attack.v(587): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 587 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528435278140 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278141 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278141 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278142 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278142 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX6 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX6\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278142 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX7 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX7\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278142 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278143 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 moles_attack.v(384) " "Verilog HDL Always Construct warning at moles_attack.v(384): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278143 "|moles_attack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] moles_attack.v(4) " "Output port \"LEDG\[8\]\" at moles_attack.v(4) has no driver" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528435278147 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] moles_attack.v(384) " "Inferred latch for \"HEX5\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278150 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] moles_attack.v(384) " "Inferred latch for \"HEX5\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] moles_attack.v(384) " "Inferred latch for \"HEX5\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] moles_attack.v(384) " "Inferred latch for \"HEX5\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] moles_attack.v(384) " "Inferred latch for \"HEX5\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] moles_attack.v(384) " "Inferred latch for \"HEX5\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] moles_attack.v(384) " "Inferred latch for \"HEX5\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] moles_attack.v(384) " "Inferred latch for \"HEX4\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] moles_attack.v(384) " "Inferred latch for \"HEX4\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278151 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] moles_attack.v(384) " "Inferred latch for \"HEX4\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] moles_attack.v(384) " "Inferred latch for \"HEX4\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] moles_attack.v(384) " "Inferred latch for \"HEX4\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] moles_attack.v(384) " "Inferred latch for \"HEX4\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] moles_attack.v(384) " "Inferred latch for \"HEX4\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] moles_attack.v(384) " "Inferred latch for \"HEX7\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] moles_attack.v(384) " "Inferred latch for \"HEX7\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278152 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] moles_attack.v(384) " "Inferred latch for \"HEX7\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] moles_attack.v(384) " "Inferred latch for \"HEX7\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] moles_attack.v(384) " "Inferred latch for \"HEX7\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] moles_attack.v(384) " "Inferred latch for \"HEX7\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] moles_attack.v(384) " "Inferred latch for \"HEX7\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] moles_attack.v(384) " "Inferred latch for \"HEX6\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] moles_attack.v(384) " "Inferred latch for \"HEX6\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278153 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] moles_attack.v(384) " "Inferred latch for \"HEX6\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] moles_attack.v(384) " "Inferred latch for \"HEX6\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] moles_attack.v(384) " "Inferred latch for \"HEX6\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] moles_attack.v(384) " "Inferred latch for \"HEX6\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] moles_attack.v(384) " "Inferred latch for \"HEX6\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] moles_attack.v(384) " "Inferred latch for \"HEX3\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] moles_attack.v(384) " "Inferred latch for \"HEX3\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278154 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] moles_attack.v(384) " "Inferred latch for \"HEX3\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] moles_attack.v(384) " "Inferred latch for \"HEX3\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] moles_attack.v(384) " "Inferred latch for \"HEX3\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] moles_attack.v(384) " "Inferred latch for \"HEX3\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] moles_attack.v(384) " "Inferred latch for \"HEX3\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] moles_attack.v(384) " "Inferred latch for \"HEX2\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] moles_attack.v(384) " "Inferred latch for \"HEX2\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] moles_attack.v(384) " "Inferred latch for \"HEX2\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278155 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] moles_attack.v(384) " "Inferred latch for \"HEX2\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278156 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] moles_attack.v(384) " "Inferred latch for \"HEX2\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278156 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] moles_attack.v(384) " "Inferred latch for \"HEX2\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278156 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] moles_attack.v(384) " "Inferred latch for \"HEX2\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278156 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] moles_attack.v(384) " "Inferred latch for \"HEX1\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278156 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] moles_attack.v(384) " "Inferred latch for \"HEX1\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278156 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] moles_attack.v(384) " "Inferred latch for \"HEX1\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278157 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] moles_attack.v(384) " "Inferred latch for \"HEX1\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278157 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] moles_attack.v(384) " "Inferred latch for \"HEX1\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278157 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] moles_attack.v(384) " "Inferred latch for \"HEX1\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278157 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] moles_attack.v(384) " "Inferred latch for \"HEX1\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278157 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] moles_attack.v(384) " "Inferred latch for \"HEX0\[0\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278157 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] moles_attack.v(384) " "Inferred latch for \"HEX0\[1\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278158 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] moles_attack.v(384) " "Inferred latch for \"HEX0\[2\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278158 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] moles_attack.v(384) " "Inferred latch for \"HEX0\[3\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278158 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] moles_attack.v(384) " "Inferred latch for \"HEX0\[4\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278158 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] moles_attack.v(384) " "Inferred latch for \"HEX0\[5\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278158 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] moles_attack.v(384) " "Inferred latch for \"HEX0\[6\]\" at moles_attack.v(384)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278158 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[0\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[0\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278165 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[1\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[1\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278165 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[2\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[2\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278165 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[3\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[3\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278165 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[4\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[4\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278166 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[5\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[5\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278166 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[6\] moles_attack.v(123) " "Inferred latch for \"auxiliar7\[6\]\" at moles_attack.v(123)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278166 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[0\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[0\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278166 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[1\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[1\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278166 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[2\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[2\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278167 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[3\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[3\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278167 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[4\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[4\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278167 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[5\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[5\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278167 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[6\] moles_attack.v(60) " "Inferred latch for \"auxiliar8\[6\]\" at moles_attack.v(60)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278167 "|moles_attack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "../moles_attack.v" "r0" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435278227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:u1\"" {  } { { "../moles_attack.v" "u1" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435278243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435278243 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex0 LCD_Display.v(298) " "Verilog HDL Always Construct warning at LCD_Display.v(298): variable \"hex0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(301) " "Verilog HDL Always Construct warning at LCD_Display.v(301): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(326) " "Verilog HDL Always Construct warning at LCD_Display.v(326): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(352) " "Verilog HDL Always Construct warning at LCD_Display.v(352): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex6 LCD_Display.v(353) " "Verilog HDL Always Construct warning at LCD_Display.v(353): variable \"hex6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex7 LCD_Display.v(354) " "Verilog HDL Always Construct warning at LCD_Display.v(354): variable \"hex7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(381) " "Verilog HDL Always Construct warning at LCD_Display.v(381): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(402) " "Verilog HDL Always Construct warning at LCD_Display.v(402): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(417) " "Verilog HDL Always Construct warning at LCD_Display.v(417): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_Display.v(298) " "Verilog HDL Case Statement warning at LCD_Display.v(298): incomplete case statement has no default case item" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 298 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LCD_Display.v(296) " "Verilog HDL Always Construct warning at LCD_Display.v(296): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LCD_Display.v(296) " "Inferred latch for \"out\[0\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LCD_Display.v(296) " "Inferred latch for \"out\[1\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LCD_Display.v(296) " "Inferred latch for \"out\[2\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LCD_Display.v(296) " "Inferred latch for \"out\[3\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LCD_Display.v(296) " "Inferred latch for \"out\[4\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LCD_Display.v(296) " "Inferred latch for \"out\[5\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LCD_Display.v(296) " "Inferred latch for \"out\[6\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LCD_Display.v(296) " "Inferred latch for \"out\[7\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528435278243 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_407 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_407\"" {  } { { "../moles_attack.v" "comb_407" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435278243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce_v.v(54) " "Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11)" {  } { { "../DeBounce_v.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/DeBounce_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528435278261 "|moles_attack|DeBounce:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_counter LFSR_counter:comb_419 " "Elaborating entity \"LFSR_counter\" for hierarchy \"LFSR_counter:comb_419\"" {  } { { "../moles_attack.v" "comb_419" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435278261 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 335 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1528435278464 "|moles_attack|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1528435278464 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528435279276 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[5\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[5\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435279308 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[4\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[4\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435279308 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[3\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[3\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435279308 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[3\]\$latch HEX4\[0\]\$latch " "Duplicate LATCH primitive \"HEX4\[3\]\$latch\" merged with LATCH primitive \"HEX4\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435279308 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX6\[3\]\$latch HEX6\[0\]\$latch " "Duplicate LATCH primitive \"HEX6\[3\]\$latch\" merged with LATCH primitive \"HEX6\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[4\]\$latch " "Latch HEX4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[5\]\$latch " "Latch HEX4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[0\]\$latch " "Latch HEX6\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[2\]\$latch " "Latch HEX6\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[4\]\$latch " "Latch HEX6\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[5\]\$latch " "Latch HEX6\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[6\]\$latch " "Latch HEX6\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[0\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[3\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[2\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[1\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[1\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[1\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[5\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[4\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[6\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar7\[0\] " "Latch auxiliar7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[0\] " "Latch auxiliar8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[3\] " "Latch auxiliar8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[2\] " "Latch auxiliar8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar7\[1\] " "Latch auxiliar7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[1\] " "Latch auxiliar8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528435279308 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528435279308 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435279683 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1528435279683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528435279683 "|moles_attack|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528435279683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528435281199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/output_files/moles_attack.map.smsg " "Generated suppressed messages file C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/output_files/moles_attack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528435281308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528435281527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528435281527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "645 " "Implemented 645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528435281667 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528435281667 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528435281667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "490 " "Implemented 490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528435281667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528435281667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528435281714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 02:21:21 2018 " "Processing ended: Fri Jun 08 02:21:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528435281714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528435281714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528435281714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528435281714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528435283355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528435283355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 02:21:22 2018 " "Processing started: Fri Jun 08 02:21:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528435283355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528435283355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off moles_attack -c moles_attack " "Command: quartus_fit --read_settings_files=off --write_settings_files=off moles_attack -c moles_attack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528435283355 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528435283527 ""}
{ "Info" "0" "" "Project  = moles_attack" {  } {  } 0 0 "Project  = moles_attack" 0 0 "Fitter" 0 0 1528435283527 ""}
{ "Info" "0" "" "Revision = moles_attack" {  } {  } 0 0 "Revision = moles_attack" 0 0 "Fitter" 0 0 1528435283527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1528435283668 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "moles_attack EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"moles_attack\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528435283683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528435283730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528435283730 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528435283839 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528435283855 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528435284730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528435284730 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528435284730 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528435284730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528435284730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528435284730 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528435284730 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 155 " "No exact pin location assignment(s) for 72 pins of 155 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[0\] " "Pin GPIO_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[1\] " "Pin GPIO_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[2\] " "Pin GPIO_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[3\] " "Pin GPIO_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[4\] " "Pin GPIO_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[5\] " "Pin GPIO_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[6\] " "Pin GPIO_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[7\] " "Pin GPIO_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[8\] " "Pin GPIO_0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[9\] " "Pin GPIO_0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[10\] " "Pin GPIO_0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[11\] " "Pin GPIO_0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[12\] " "Pin GPIO_0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[13\] " "Pin GPIO_0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[14\] " "Pin GPIO_0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[15\] " "Pin GPIO_0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[16\] " "Pin GPIO_0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[17\] " "Pin GPIO_0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[18\] " "Pin GPIO_0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[19\] " "Pin GPIO_0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[20\] " "Pin GPIO_0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[21\] " "Pin GPIO_0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[22\] " "Pin GPIO_0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[23\] " "Pin GPIO_0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[24\] " "Pin GPIO_0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[25\] " "Pin GPIO_0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[26\] " "Pin GPIO_0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[27\] " "Pin GPIO_0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[28\] " "Pin GPIO_0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[29\] " "Pin GPIO_0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[30\] " "Pin GPIO_0\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[31\] " "Pin GPIO_0\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[32\] " "Pin GPIO_0\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[33\] " "Pin GPIO_0\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[34\] " "Pin GPIO_0\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[35\] " "Pin GPIO_0\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[0\] " "Pin GPIO_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[1\] " "Pin GPIO_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[2\] " "Pin GPIO_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[3\] " "Pin GPIO_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[4\] " "Pin GPIO_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[5\] " "Pin GPIO_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[6\] " "Pin GPIO_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[7\] " "Pin GPIO_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[8\] " "Pin GPIO_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[9\] " "Pin GPIO_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[10\] " "Pin GPIO_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[11\] " "Pin GPIO_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[12\] " "Pin GPIO_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[13\] " "Pin GPIO_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[14\] " "Pin GPIO_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[15\] " "Pin GPIO_1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[16\] " "Pin GPIO_1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[17\] " "Pin GPIO_1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[18\] " "Pin GPIO_1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[19\] " "Pin GPIO_1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[20\] " "Pin GPIO_1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[21\] " "Pin GPIO_1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[22\] " "Pin GPIO_1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[23\] " "Pin GPIO_1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[24\] " "Pin GPIO_1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[25\] " "Pin GPIO_1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[26\] " "Pin GPIO_1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[27\] " "Pin GPIO_1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[28\] " "Pin GPIO_1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[29\] " "Pin GPIO_1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[30\] " "Pin GPIO_1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[31\] " "Pin GPIO_1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[32\] " "Pin GPIO_1\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[33\] " "Pin GPIO_1\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[34\] " "Pin GPIO_1\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[35\] " "Pin GPIO_1\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528435284918 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1528435284918 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1528435285136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "moles_attack.sdc " "Synopsys Design Constraints File file not found: 'moles_attack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528435285136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528435285136 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528435285152 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CLK_400HZ~0 " "Destination node LCD_Display:u1\|CLK_400HZ~0" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor0  " "Automatically promoted node WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 386 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:u1\|LCD_display_string:u1\|WideOr26~0  " "Automatically promoted node LCD_Display:u1\|LCD_display_string:u1\|WideOr26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 298 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|WideOr26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr11~2  " "Automatically promoted node WideOr11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 124 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr11~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal23~9  " "Automatically promoted node Equal23~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal24~0 " "Destination node Equal24~0" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 594 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal25~0 " "Destination node Equal25~0" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 599 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX4~0 " "Destination node HEX4~0" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideNor1~0 " "Destination node WideNor1~0" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 587 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideNor1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX4~1 " "Destination node HEX4~1" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[4\]~45 " "Destination node auxiliar2\[4\]~45" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[4]~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 589 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal23~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar\[1\] " "Destination node auxiliar\[1\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar\[2\] " "Destination node auxiliar\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[1\] " "Destination node auxiliar2\[1\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[2\] " "Destination node auxiliar2\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[3\] " "Destination node auxiliar2\[3\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[4\] " "Destination node auxiliar2\[4\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[5\] " "Destination node auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[6\] " "Destination node auxiliar2\[6\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[7\] " "Destination node auxiliar2\[7\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "auxiliar2\[8\] " "Destination node auxiliar2\[8\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auxiliar2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr42  " "Automatically promoted node WideOr42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 386 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_rand  " "Automatically promoted node clock_rand " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LFSR_counter:comb_419\|data\[0\] " "Destination node LFSR_counter:comb_419\|data\[0\]" {  } { { "LFSR_counter.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LFSR_counter.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_counter:comb_419|data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LFSR_counter:comb_419\|data\[1\] " "Destination node LFSR_counter:comb_419\|data\[1\]" {  } { { "LFSR_counter.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LFSR_counter.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_counter:comb_419|data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_rand~0 " "Destination node clock_rand~0" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 253 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_rand~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528435285199 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 253 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_rand } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528435285199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528435285371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528435285418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1528435285418 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528435285418 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "72 unused 3.3V 0 0 72 " "Number of I/O pins in group: 72 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 72 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1528435285433 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1528435285433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1528435285433 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 47 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 27 32 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 50 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 48 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528435285433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1528435285433 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1528435285433 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528435285574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528435288059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528435288606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528435288621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528435291137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528435291137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528435291309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528435293950 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528435293950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528435295388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528435295388 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528435295388 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528435295403 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528435295419 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "150 " "Found 150 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528435295450 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528435295450 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528435295763 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528435295825 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528435296138 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528435296591 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528435296810 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1528435296810 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1528435296825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/output_files/moles_attack.fit.smsg " "Generated suppressed messages file C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/output_files/moles_attack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528435297013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528435297388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 02:21:37 2018 " "Processing ended: Fri Jun 08 02:21:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528435297388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528435297388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528435297388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528435297388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528435298857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528435298857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 02:21:38 2018 " "Processing started: Fri Jun 08 02:21:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528435298857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528435298857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off moles_attack -c moles_attack " "Command: quartus_asm --read_settings_files=off --write_settings_files=off moles_attack -c moles_attack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528435298857 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528435300888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528435300982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528435301873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 02:21:41 2018 " "Processing ended: Fri Jun 08 02:21:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528435301873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528435301873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528435301873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528435301873 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528435302529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528435303467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528435303467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 02:21:42 2018 " "Processing started: Fri Jun 08 02:21:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528435303467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528435303467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta moles_attack -c moles_attack " "Command: quartus_sta moles_attack -c moles_attack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528435303467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1528435303670 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528435303935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528435303982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528435303982 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1528435304123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "moles_attack.sdc " "Synopsys Design Constraints File file not found: 'moles_attack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1528435304170 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_rand clock_rand " "create_clock -period 1.000 -name clock_rand clock_rand" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Display:u1\|CLK_400HZ LCD_Display:u1\|CLK_400HZ " "create_clock -period 1.000 -name LCD_Display:u1\|CLK_400HZ LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name auxiliar\[0\] auxiliar\[0\] " "create_clock -period 1.000 -name auxiliar\[0\] auxiliar\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name auxiliar2\[0\] auxiliar2\[0\] " "create_clock -period 1.000 -name auxiliar2\[0\] auxiliar2\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cont_e\[10\] cont_e\[10\] " "create_clock -period 1.000 -name cont_e\[10\] cont_e\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304170 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1528435304185 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1528435304201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528435304232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.275 " "Worst-case setup slack is -6.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.275      -168.571 CLOCK_50  " "   -6.275      -168.571 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.188       -39.180 auxiliar\[0\]  " "   -6.188       -39.180 auxiliar\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.158      -265.378 KEY\[0\]  " "   -5.158      -265.378 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.842      -101.197 auxiliar2\[0\]  " "   -4.842      -101.197 auxiliar2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.553       -21.973 cont_e\[10\]  " "   -4.553       -21.973 cont_e\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.605        -4.938 clock_rand  " "   -2.605        -4.938 clock_rand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.309       -33.667 LCD_Display:u1\|CLK_400HZ  " "   -2.309       -33.667 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.172 " "Worst-case hold slack is -6.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172      -170.983 KEY\[0\]  " "   -6.172      -170.983 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.880       -84.193 auxiliar2\[0\]  " "   -4.880       -84.193 auxiliar2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507        -7.093 CLOCK_50  " "   -2.507        -7.093 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281       -10.573 cont_e\[10\]  " "   -2.281       -10.573 cont_e\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936       -10.489 auxiliar\[0\]  " "   -1.936       -10.489 auxiliar\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682        -4.737 clock_rand  " "   -1.682        -4.737 clock_rand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 LCD_Display:u1\|CLK_400HZ  " "    0.391         0.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.697 " "Worst-case recovery slack is -0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697       -11.900 CLOCK_50  " "   -0.697       -11.900 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220        -1.760 LCD_Display:u1\|CLK_400HZ  " "   -0.220        -1.760 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.733 " "Worst-case removal slack is 0.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733         0.000 LCD_Display:u1\|CLK_400HZ  " "    0.733         0.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 CLOCK_50  " "    1.040         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 CLOCK_50  " "   -1.380       -76.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -70.222 KEY\[0\]  " "   -1.222       -70.222 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -38.000 LCD_Display:u1\|CLK_400HZ  " "   -0.500       -38.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 clock_rand  " "   -0.500        -5.000 clock_rand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223       -10.322 auxiliar2\[0\]  " "   -0.223       -10.322 auxiliar2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 auxiliar\[0\]  " "    0.500         0.000 auxiliar\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cont_e\[10\]  " "    0.500         0.000 cont_e\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304295 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528435304873 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1528435304889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528435304920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.451 " "Worst-case setup slack is -2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451       -15.309 auxiliar\[0\]  " "   -2.451       -15.309 auxiliar\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438       -42.558 CLOCK_50  " "   -2.438       -42.558 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.219      -104.256 KEY\[0\]  " "   -2.219      -104.256 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917       -38.124 auxiliar2\[0\]  " "   -1.917       -38.124 auxiliar2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907        -9.385 cont_e\[10\]  " "   -1.907        -9.385 cont_e\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937        -1.747 clock_rand  " "   -0.937        -1.747 clock_rand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384        -2.445 LCD_Display:u1\|CLK_400HZ  " "   -0.384        -2.445 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.465 " "Worst-case hold slack is -3.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.465       -97.002 KEY\[0\]  " "   -3.465       -97.002 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529       -44.632 auxiliar2\[0\]  " "   -2.529       -44.632 auxiliar2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552        -5.407 CLOCK_50  " "   -1.552        -5.407 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388        -6.531 cont_e\[10\]  " "   -1.388        -6.531 cont_e\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189        -6.992 auxiliar\[0\]  " "   -1.189        -6.992 auxiliar\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.045        -2.995 clock_rand  " "   -1.045        -2.995 clock_rand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 LCD_Display:u1\|CLK_400HZ  " "    0.215         0.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.099 " "Worst-case recovery slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 CLOCK_50  " "    0.099         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 LCD_Display:u1\|CLK_400HZ  " "    0.263         0.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510         0.000 LCD_Display:u1\|CLK_400HZ  " "    0.510         0.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 CLOCK_50  " "    0.585         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435304982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435304982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 CLOCK_50  " "   -1.380       -76.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -70.222 KEY\[0\]  " "   -1.222       -70.222 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -38.000 LCD_Display:u1\|CLK_400HZ  " "   -0.500       -38.000 LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 clock_rand  " "   -0.500        -5.000 clock_rand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 auxiliar2\[0\]  " "    0.147         0.000 auxiliar2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 auxiliar\[0\]  " "    0.500         0.000 auxiliar\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cont_e\[10\]  " "    0.500         0.000 cont_e\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528435305014 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528435305607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528435305686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528435305701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528435305904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 02:21:45 2018 " "Processing ended: Fri Jun 08 02:21:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528435305904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528435305904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528435305904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528435305904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 182 s " "Quartus II Full Compilation was successful. 0 errors, 182 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528435306717 ""}
