Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.10-p002_1, built Tue May 21 10:26:01 PDT 2019
Options: -files ../script/syn.tcl 
Date:    Sat Mar 15 04:47:34 2025
Host:    centos7.linuxvmimages.local (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (8cores*8cpus*1physical cpu*13th Gen Intel(R) Core(TM) i5-13400F 20480KB) (8007888KB)
PID:     21380
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source ../script/syn.tcl
#@ Begin verbose source script/syn.tcl
@file(syn.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
model name	: 13th Gen Intel(R) Core(TM) i5-13400F
cpu MHz		: 2495.996
cpu MHz		: 2495.996
cpu MHz		: 2495.996
cpu MHz		: 2495.996
cpu MHz		: 2495.996
cpu MHz		: 2495.996
cpu MHz		: 2495.996
cpu MHz		: 2495.996
@file(syn.tcl) 8: puts "Hostname : [info hostname]"
Hostname : centos7.linuxvmimages.local
@file(syn.tcl) 15: set DESIGN traffic_light_controller
@file(syn.tcl) 16: set GEN_EFF medium
@file(syn.tcl) 17: set MAP_OPT_EFF high
@file(syn.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(syn.tcl) 19: set _OUTPUTS_PATH ../outputs
@file(syn.tcl) 20: set _REPORTS_PATH ../reports
@file(syn.tcl) 21: set _LOG_PATH logs_${DATE}
@file(syn.tcl) 23: set_db / .init_lib_search_path {. /home/lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . /home/lib
@file(syn.tcl) 24: set_db / .script_search_path {. ./} 
  Setting attribute of root '/': 'script_search_path' = . ./
@file(syn.tcl) 25: set_db / .init_hdl_search_path {. ../../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../../rtl
@file(syn.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(syn.tcl) 41: set_db / .library { typical.lib }

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/lib/typical.lib, Line 48)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.

  Message Summary for Library typical.lib:
  ****************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  ****************************************
 
            Reading file '/home/lib/typical.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'typical.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
  Setting attribute of root '/': 'library' =  typical.lib 
@file(syn.tcl) 42: set_db / .lef_library  {NangateOpenCellLibrary.lef}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_4' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X1' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X8' is a sequential timing arc.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA_X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X2'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'lef_library' = /home/lib/NangateOpenCellLibrary.lef
@file(syn.tcl) 54: read_hdl -sv traffic_light_controller.sv
            Reading Verilog file '../../rtl/traffic_light_controller.sv'
@file(syn.tcl) 55: elaborate $DESIGN
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X8' is a sequential timing arc.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'traffic_light_controller' from file '../../rtl/traffic_light_controller.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'traffic_light_controller' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'counter' from file '../../rtl/traffic_light_controller.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'counter' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 38.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'counter' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'counter' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 43.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/traffic_light_controller.sv' on line 42.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/traffic_light_controller.sv' on line 47.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'pedestrian_light' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 119.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max_time' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 120.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'pedestrian_light' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 124.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max_time' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 125.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'pedestrian_light' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 129.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max_time' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 130.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'pedestrian_light' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 134.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max_time' [4] doesn't match the width of right hand side [32] in assignment in file '../../rtl/traffic_light_controller.sv' on line 135.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'seven_seg_controller' from file '../../rtl/traffic_light_controller.sv'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'seven_seg_controller' in file '../../rtl/traffic_light_controller.sv' on line 57.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'traffic_light_controller' in file '../../rtl/traffic_light_controller.sv' on line 116.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'traffic_light_controller'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(syn.tcl) 56: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(syn.tcl) 57: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:38 (Mar15) |  125.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) | 100.0(100.0) |    4:47:42 (Mar15) |  276.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 61: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'traffic_light_controller'

No empty modules in design 'traffic_light_controller'

  Done Checking the design.
@file(syn.tcl) 67: read_sdc ../constraints/traffic_light_controller.sdc
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '9' of the SDC file '../constraints/traffic_light_controller.sdc'  cannot find any ports named 'rst_n'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [set_false_path]
        : An object of type 'clock|port|inst|hinst|pin|hpin|port_bus|hpin_bus' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '9' of the SDC file '../constraints/traffic_light_controller.sdc': set_false_path -from [list  [get_ports rst_n]].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
            Reading file '/home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work/../constraints/traffic_light_controller.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      1 (runtime  0.00)
 "set_false_path"           - successful      0 , failed      1 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0.0
@file(syn.tcl) 68: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(syn.tcl) 71: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
@file(syn.tcl) 76: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
@file(syn.tcl) 81: set_dont_use [get_lib_cells NangateOpenCellLibrary/SDFF_X1]
@file(syn.tcl) 82: set_dont_use [get_lib_cells NangateOpenCellLibrary/SDFF_X2]
@file(syn.tcl) 97: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(syn.tcl) 98: syn_generic
  Library has 96 usable logic and 18 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'count_inst/mux_counter_37_12', 'mux_state_99_13'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X8' is a sequential timing arc.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'traffic_light_controller' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux reorder optimization (startdef: traffic_light_controller, recur: true)
Completed mux reorder optimization
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Starting reconvergence optimization (startdef: traffic_light_controller, recur: true)
Completed reconvergence optimization
Starting logic restructure optimization (startdef: traffic_light_controller, recur: true)
Completed logic restructure optimization
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'traffic_light_controller':
          sop(2) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'count_inst' in module 'traffic_light_controller' would be automatically ungrouped based on datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'traffic_light_controller'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned...
      Timing lt_unsigned_rtlopto_model_7...
      Timing increment_unsigned_8...
      Timing lt_unsigned_rtlopto_model_14...
      Timing increment_unsigned_15...
      Timing lt_unsigned_rtlopto_model_21...
      Timing increment_unsigned_22...
      Timing lt_unsigned_rtlopto_model_28...
      Timing increment_unsigned_29...
      Timing lt_unsigned_rtlopto_model_35...
      Timing increment_unsigned_36...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'traffic_light_controller'.
Starting mux reorder optimization (startdef: traffic_light_controller, recur: true)
Completed mux reorder optimization
      Removing temporary intermediate hierarchies under traffic_light_controller
              Optimizing muxes in design 'traffic_light_controller'.
Starting speculation optimization
Completed speculation optimization (accepts:0)
Starting BDD restructuring (startdef: traffic_light_controller, recur: true)
Completed BDD restructuring
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                         Message Text                                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372 |Info    |   11 |Bitwidth mismatch in assignment.                                                                                                                               |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for  |
|          |        |      | implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum          |
|          |        |      | variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                                                     |
| CDFG-738 |Info    |    1 |Common subexpression eliminated.                                                                                                                               |
| CDFG-739 |Info    |    1 |Common subexpression kept.                                                                                                                                     |
| CDFG-769 |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                           |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                          |
| CWD-19   |Info    |    9 |An implementation was inferred.                                                                                                                                |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                     |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                                |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                                          |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                                                     |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                  |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                            |
| ELAB-2   |Info    |    2 |Elaborating Subdesign.                                                                                                                                         |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                       |
| GLO-34   |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                            |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs    |
|          |        |      | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message  |
|          |        |      | attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or  |
|          |        |      | 'preserve' instance attribute to 'true'.                                                                                                                      |
| GLO-51   |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                 |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute   |
|          |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                 |
| LBR-155  |Info    |    3 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                       |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                |
| LBR-162  |Info    |   15 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                        |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                       |
| LBR-40   |Info    |    1 |An unsupported construct was detected in this library.                                                                                                         |
|          |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                              |
| LBR-412  |Info    |    1 |Created nominal operating condition.                                                                                                                           |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                               |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                   |
| LBR-436  |Info    |  147 |Could not find an attribute in the library.                                                                                                                    |
|          |        |      |It is recommended to have max_fanout attribute on the standard cell output pins. If this information is not present in .lib, then this message is issued. If   |
|          |        |      | you encounter any lib cells having output pins without max_fanout attribute, then you can specify their attribute using 'set_max_fanout' command.             |
| LBR-76   |Warning |   24 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool    |
|          |        |      | will treat it as unusable.                                                                                                                                    |
|          |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have |
|          |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                          |
| LBR-81   |Warning |   44 |Non-monotonic wireload model found.                                                                                                                            |
|          |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.       |
| LBR-9    |Warning |   14 |Library cell has no output pins defined.                                                                                                                       |
|          |        |      |Add the missing output pin(s)                                                                                                                                  |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined     |
|          |        |      | function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell.           |
|          |        |      | Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the  |
|          |        |      | libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will |
|          |        |      | depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.      |
| PHYS-12  |Warning |    3 |The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc.          |
|          |        |      |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.                      |
| PHYS-129 |Info    |   27 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                               |
|          |        |      |If this is the expected behavior, this message can be ignored.                                                                                                 |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                   |
| SDC-202  |Error   |    1 |Could not interpret SDC command.                                                                                                                               |
|          |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable                       |
|          |        |      | $::dc::sdc_failed_commands.                                                                                                                                   |
| SDC-208  |Warning |    1 |Could not find requested search value.                                                                                                                         |
|          |        |      |Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.               |
| SDC-209  |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                               |
|          |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                            |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                  |
| TUI-31   |Warning |    2 |Obsolete command.                                                                                                                                              |
|          |        |      |This command is no longer supported.                                                                                                                           |
| TUI-61   |Error   |    1 |A required object parameter could not be found.                                                                                                                |
|          |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 18 sequential usable cells
      Mapping 'traffic_light_controller'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'seg_inst' in module 'traffic_light_controller' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) traffic_light_controller...
            Starting partial collapsing (xors only) traffic_light_controller
            Finished partial collapsing.
            Starting partial collapsing  traffic_light_controller
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) traffic_light_controller
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                           Message Text                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    3 |A datapath component has been ungrouped.                                                                                                                            |
| GLO-51 |Info |    1 |Hierarchical instance automatically ungrouped.                                                                                                                      |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute        |
|        |     |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                      |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   299 ps
Target path end-point (Pin: count_inst_counter_reg[3]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
state_reg[1]/clk                                                            
state_reg[1]/q                (u)  unmapped_d_flop         3 12.0           
g747/in_1                                                                   
g747/z                        (u)  unmapped_complex2      11 48.4           
g741/in_0                                                                   
g741/z                        (u)  unmapped_nand2          8 32.0           
g718/in_1                                                                   
g718/z                        (u)  unmapped_complex2       2  8.8           
g712/in_1                                                                   
g712/z                        (u)  unmapped_nand2          1  4.0           
g708/in_1                                                                   
g708/z                        (u)  unmapped_nand2          1  4.4           
g700/in_1                                                                   
g700/z                        (u)  unmapped_nand2          1  4.0           
g692/in_0                                                                   
g692/z                        (u)  unmapped_nand2          1  4.4           
g686/in_0                                                                   
g686/z                        (u)  unmapped_complex2       1  4.4           
g684/in_1                                                                   
g684/z                        (u)  unmapped_nand2          1  4.0           
g678/in_0                                                                   
g678/z                        (u)  unmapped_complex2       5 22.0           
g774/in_0                                                                   
g774/z                        (u)  unmapped_complex2       1  4.0           
g777/in_1                                                                   
g777/z                        (u)  unmapped_complex2       4 16.0           
g656/in_1                                                                   
g656/z                        (u)  unmapped_complex2       1  4.0           
g643/in_1                                                                   
g643/z                        (u)  unmapped_nand2          1  4.4           
count_inst_counter_reg[3]/d   <<<  unmapped_d_flop                          
count_inst_counter_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : state_reg[1]/clk
End-point    : count_inst_counter_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9370ps.
 
          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9922409999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) | 100.0(100.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) | 100.0(100.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       129       379       276
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       115       204       276
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================

======================= Sequential Deletion Report =============================
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'traffic_light_controller' to generic gates.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(syn.tcl) 99: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(syn.tcl) 100: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:38 (Mar15) |  125.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  75.1( 80.0) |    4:47:42 (Mar15) |  276.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  24.9( 20.0) |    4:47:43 (Mar15) |  276.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 101: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(syn.tcl) 102: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     9,547
  R2R (ps):                     9,547
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        213
Total Cell Area:                  213
Leaf Instances:                   115
Total Instances:                  115
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04
Real Runtime (h:m:s):        00:00:05
CPU  Elapsed (h:m:s):        00:00:07
Real Elapsed (h:m:s):        00:00:06
Memory (MB):                   899.81
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:05
Total Memory (MB):     899.81
Executable Version:    19.10-p002_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:traffic_light_controller should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:traffic_light_controller has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'traffic_light_controller'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%Finished exporting design database to file '../reports/generic_traffic_light_controller.db' for 'traffic_light_controller' (command execution time mm:ss cpu = 00:00, real = 00:01).
   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=5, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 103: report_summary -directory $_REPORTS_PATH


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     9,547
  R2R (ps):                     9,547
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        213
Total Cell Area:                  213
Leaf Instances:                   115
Total Instances:                  115
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04
Real Runtime (h:m:s):        00:00:05
CPU  Elapsed (h:m:s):        00:00:07
Real Elapsed (h:m:s):        00:00:06
Memory (MB):                   899.81
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:06
Total Memory (MB):     899.81
Executable Version:    19.10-p002_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 114: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(syn.tcl) 115: syn_map
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X8' is a sequential timing arc.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'traffic_light_controller' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 18 sequential usable cells
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) | 100.0( 50.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) | 100.0( 50.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 18 sequential usable cells
      Mapping 'traffic_light_controller'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) traffic_light_controller...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) traffic_light_controller
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   299 ps
Target path end-point (Pin: count_inst_counter_reg[2]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
state_reg[1]/clk                                                            
state_reg[1]/q                (u)  unmapped_d_flop         3 12.0           
g747/in_1                                                                   
g747/z                        (u)  unmapped_complex2      10 44.0           
g1293/in_0                                                                  
g1293/z                       (u)  unmapped_nand2          8 32.0           
g718/in_1                                                                   
g718/z                        (u)  unmapped_complex2       2  8.8           
g1272/in_1                                                                  
g1272/z                       (u)  unmapped_nand2          1  4.0           
g1269/in_1                                                                  
g1269/z                       (u)  unmapped_nand2          1  4.4           
g1262/in_1                                                                  
g1262/z                       (u)  unmapped_complex2       1  4.4           
g1094/in_1                                                                  
g1094/z                       (u)  unmapped_complex2       1  4.4           
g1250/in_0                                                                  
g1250/z                       (u)  unmapped_nand2          1  4.0           
g1246/in_1                                                                  
g1246/z                       (u)  unmapped_complex2       5 22.0           
g1054/in_1                                                                  
g1054/z                       (u)  unmapped_complex2       3 12.0           
g1229/in_0                                                                  
g1229/z                       (u)  unmapped_nand2          1  4.4           
g1216/in_0                                                                  
g1216/z                       (u)  unmapped_nand2          1  4.0           
g1212/in_1                                                                  
g1212/z                       (u)  unmapped_nand2          1  4.4           
count_inst_counter_reg[2]/d   <<<  unmapped_d_flop                          
count_inst_counter_reg[2]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : state_reg[1]/clk
End-point    : count_inst_counter_reg[2]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9362ps.
 
          Restructuring (delay-based) traffic_light_controller...
          Done restructuring (delay-based) traffic_light_controller
        Optimizing component traffic_light_controller...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                    Type      Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                       launch                                  0 R 
state_reg[1]/CK                                             0             0 R 
state_reg[1]/Q                    DFF_X1          2  3.9   12   +90      90 R 
g1765/A                                                          +0      90   
g1765/ZN                          INV_X1          2  2.9    6   +10     100 F 
g1764/A2                                                         +0     100   
g1764/ZN                          OR2_X1          5  9.9   18   +64     164 F 
g1754/A                                                          +0     164   
g1754/CO                          HA_X1           2  3.5    8   +36     200 F 
g1751/A1                                                         +0     200   
g1751/ZN                          NOR2_X1         1  2.0   17   +24     224 R 
g1733/B1                                                         +0     224   
g1733/ZN                          OAI22_X1        1  1.8   12   +21     246 F 
g1726/B                                                          +0     246   
g1726/ZN                          AOI211_X1       4  6.2   69  +100     346 R 
g1724/A                                                          +0     346   
g1724/ZN                          INV_X1          2  3.5   17   +16     362 F 
g1718/A2                                                         +0     362   
g1718/ZN                          NAND2_X1        2  3.9   14   +26     388 R 
g1713/A                                                          +0     388   
g1713/ZN                          OAI21_X1        1  1.2    9   +18     406 F 
count_inst_counter_reg[2]/SI <<<  SDFFS_X1                       +0     406   
count_inst_counter_reg[2]/CK      setup                     0   +87     493 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                             10000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    9507ps 
Start-point  : state_reg[1]/CK
End-point    : count_inst_counter_reg[2]/SI

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  200        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               299     9507             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   198 ps
Target path end-point (Pin: count_inst_counter_reg[2]/SI (SDFFS_X1/SI))

            Pin                    Type      Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock clk)                  <<<  launch                       0 R 
state_reg[1]/CK                                                    
state_reg[1]/Q                    DFF_X1          2  3.9           
g1765/A                                                            
g1765/ZN                          INV_X1          2  2.9           
g1764/A2                                                           
g1764/ZN                          OR2_X1          5  9.9           
g1754/A                                                            
g1754/CO                          HA_X1           2  3.5           
g1751/A1                                                           
g1751/ZN                          NOR2_X1         1  2.0           
g1733/B1                                                           
g1733/ZN                          OAI22_X1        1  1.8           
g1726/B                                                            
g1726/ZN                          AOI211_X1       4  6.2           
g1724/A                                                            
g1724/ZN                          INV_X1          2  3.5           
g1718/A2                                                           
g1718/ZN                          NAND2_X1        2  3.9           
g1713/A                                                            
g1713/ZN                          OAI21_X1        1  1.2           
count_inst_counter_reg[2]/SI <<<  SDFFS_X1                         
count_inst_counter_reg[2]/CK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                  10000 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : state_reg[1]/CK
End-point    : count_inst_counter_reg[2]/SI

The global mapper estimates a slack for this path of 9215ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                    Type      Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                       launch                                  0 R 
state_reg[1]/CK                                             0             0 R 
state_reg[1]/Q                    DFF_X1          2  3.9   12   +90      90 R 
g1765/A                                                          +0      90   
g1765/ZN                          INV_X1          2  2.9    6   +10     100 F 
g1764/A2                                                         +0     100   
g1764/ZN                          OR2_X1          5  9.9   18   +64     164 F 
g1754/A                                                          +0     164   
g1754/CO                          HA_X1           2  3.5    8   +36     200 F 
g1751/A1                                                         +0     200   
g1751/ZN                          NOR2_X1         1  2.0   17   +24     224 R 
g1733/B1                                                         +0     224   
g1733/ZN                          OAI22_X1        1  1.8   12   +21     246 F 
g1726/B                                                          +0     246   
g1726/ZN                          AOI211_X1       4  6.2   69  +100     346 R 
g1724/A                                                          +0     346   
g1724/ZN                          INV_X1          2  3.5   17   +16     362 F 
g1718/A2                                                         +0     362   
g1718/ZN                          NAND2_X1        2  3.9   14   +26     388 R 
g1713/A                                                          +0     388   
g1713/ZN                          OAI21_X1        1  1.2    9   +18     406 F 
count_inst_counter_reg[2]/SI <<<  SDFFS_X1                       +0     406   
count_inst_counter_reg[2]/CK      setup                     0   +87     493 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                             10000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    9507ps 
Start-point  : state_reg[1]/CK
End-point    : count_inst_counter_reg[2]/SI

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                        Message Text                                                                         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LBR-155    |Info    |    1 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                     |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                              |
| LBR-76     |Warning |    8 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool  |
|            |        |      | will treat it as unusable.                                                                                                                                  |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to    |
|            |        |      | have dual-functionality, it cannot be unmapped or automatically inferred.                                                                                   |
| LBR-81     |Warning |   11 |Non-monotonic wireload model found.                                                                                                                          |
|            |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.     |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                 |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                        |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                         |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.                                                                                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                                                                                           |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                                                                                     |
| TIM-11     |Warning |    1 |Timing problems have been detected in this design.                                                                                                           |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                               |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 200        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               198     9507             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.9939070000000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/traffic_light_controller/fv_map.fv.json' for netlist 'fv/traffic_light_controller/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/traffic_light_controller/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:traffic_light_controller ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X8' is a sequential timing arc.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
 hi_fo_buf                   200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                    200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:42 (Mar15) |  276.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:43 (Mar15) |  276.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:44 (Mar15) |  276.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:45 (Mar15) |  276.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       115       204       276
##>M:Pre Cleanup                        0         -         -       115       204       276
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -        74       101       276
##>M:Const Prop                         0      9507         0        74       101       276
##>M:Cleanup                            0      9507         0        74       101       276
##>M:MBCI                               0         -         -        74       101       276
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'traffic_light_controller'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(syn.tcl) 116: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(syn.tcl) 117: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:38 (Mar15) |  125.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  60.2( 50.0) |    4:47:42 (Mar15) |  276.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  19.9( 12.5) |    4:47:43 (Mar15) |  276.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:08) |  00:00:00(00:00:03) |  19.9( 37.5) |    4:47:46 (Mar15) |  276.4 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 118: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     9,547           9,507
  R2R (ps):                     9,547           9,507
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                        213             101
Total Cell Area:                  213             101
Leaf Instances:                   115              74
Total Instances:                  115              74
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:01
Real Runtime (h:m:s):        00:00:05        00:00:03
CPU  Elapsed (h:m:s):        00:00:07        00:00:08
Real Elapsed (h:m:s):        00:00:06        00:00:09
Memory (MB):                   899.81          937.29
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:08
Total Memory (MB):     945.29
Executable Version:    19.10-p002_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'traffic_light_controller'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=5, Warn=2, Error=0, Fatal=0
Finished exporting design database to file '../reports/map_traffic_light_controller.db' for 'traffic_light_controller' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 119: report_summary -directory $_REPORTS_PATH


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     9,547           9,507
  R2R (ps):                     9,547           9,507
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                        213             101
Total Cell Area:                  213             101
Leaf Instances:                   115              74
Total Instances:                  115              74
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:01
Real Runtime (h:m:s):        00:00:05        00:00:03
CPU  Elapsed (h:m:s):        00:00:07        00:00:08
Real Elapsed (h:m:s):        00:00:06        00:00:09
Memory (MB):                   899.81          937.29
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:08
Total Memory (MB):     945.29
Executable Version:    19.10-p002_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 120: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(syn.tcl) 124: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '../outputs/rtl2intermediate.lec.do'.
@file(syn.tcl) 136: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(syn.tcl) 137: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'traffic_light_controller' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                   200        0         0         0        0        0
 const_prop                  200        0         0         0        0        0
 hi_fo_buf                   200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    200        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   200        0         0         0        0        0
 rem_inv_qb                  199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        1 /        1 )  0.00
    seq_res_area         3  (        0 /        0 )  0.15
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    199        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                        Message Text                                                                         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                                                                                                |
| CFM-212    |Info    |    2 |Forcing flat compare.                                                                                                                                        |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                                                                                       |
| LBR-155    |Info    |    1 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                     |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                              |
| LBR-76     |Warning |    8 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool  |
|            |        |      | will treat it as unusable.                                                                                                                                  |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to    |
|            |        |      | have dual-functionality, it cannot be unmapped or automatically inferred.                                                                                   |
| LBR-81     |Warning |   11 |Non-monotonic wireload model found.                                                                                                                          |
|            |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.     |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                                                                                            |
|            |        |      |All computed switching activities are removed.                                                                                                               |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                        |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                         |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.                                                                                |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                                                                                                |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                                                                                    |
| TIM-11     |Warning |    1 |Timing problems have been detected in this design.                                                                                                           |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                               |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'traffic_light_controller'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(syn.tcl) 138: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     9,547           9,507           9,514
  R2R (ps):                     9,547           9,507           9,514
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                        213             101             101
Total Cell Area:                  213             101             101
Leaf Instances:                   115              74              73
Total Instances:                  115              74              73
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:01        00:00:01
Real Runtime (h:m:s):        00:00:05        00:00:03        00:00:00
CPU  Elapsed (h:m:s):        00:00:07        00:00:08        00:00:09
Real Elapsed (h:m:s):        00:00:06        00:00:09        00:00:09
Memory (MB):                   899.81          937.29          898.27
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:08
Total Memory (MB):     898.27
Executable Version:    19.10-p002_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'traffic_light_controller'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Finished exporting design database to file '../reports/syn_opt_traffic_light_controller.db' for 'traffic_light_controller' (command execution time mm:ss cpu = 00:00, real = 00:01).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=5, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 139: report_summary -directory $_REPORTS_PATH


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     9,547           9,507           9,514
  R2R (ps):                     9,547           9,507           9,514
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                        213             101             101
Total Cell Area:                  213             101             101
Leaf Instances:                   115              74              73
Total Instances:                  115              74              73
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:01        00:00:01
Real Runtime (h:m:s):        00:00:05        00:00:03        00:00:00
CPU  Elapsed (h:m:s):        00:00:07        00:00:08        00:00:09
Real Elapsed (h:m:s):        00:00:06        00:00:09        00:00:09
Memory (MB):                   899.81          937.29          898.27
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:09
Total Memory (MB):     898.27
Executable Version:    19.10-p002_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 141: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(syn.tcl) 142: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:38 (Mar15) |  125.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  50.1( 44.4) |    4:47:42 (Mar15) |  276.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  16.6( 11.1) |    4:47:43 (Mar15) |  276.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:08) |  00:00:00(00:00:03) |  16.6( 33.3) |    4:47:46 (Mar15) |  276.4 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  16.7( 11.1) |    4:47:47 (Mar15) |  288.2 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 147: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     9,547           9,507           9,514           9,514
  R2R (ps):                     9,547           9,507           9,514           9,514
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                        213             101             101             101
Total Cell Area:                  213             101             101             101
Leaf Instances:                   115              74              73              73
Total Instances:                  115              74              73              73
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:01        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:05        00:00:03        00:00:00        00:00:01
CPU  Elapsed (h:m:s):        00:00:07        00:00:08        00:00:09        00:00:09
Real Elapsed (h:m:s):        00:00:06        00:00:09        00:00:09        00:00:10
Memory (MB):                   899.81          937.29          898.27          898.27
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:09
Total Memory (MB):     898.27
Executable Version:    19.10-p002_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'traffic_light_controller'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Finished exporting design database to file '../reports/final_traffic_light_controller.db' for 'traffic_light_controller' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=5, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 148: report_summary -directory $_REPORTS_PATH


Working Directory = /home/centos/Desktop/ddn/ext_NGUYEN_Thanh_Dat/RTL_training/Week_2/traffic_light_controller/syn/work
QoS Summary for traffic_light_controller
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     9,547           9,507           9,514           9,514
  R2R (ps):                     9,547           9,507           9,514           9,514
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                        213             101             101             101
Total Cell Area:                  213             101             101             101
Leaf Instances:                   115              74              73              73
Total Instances:                  115              74              73              73
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:01        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:05        00:00:03        00:00:00        00:00:01
CPU  Elapsed (h:m:s):        00:00:07        00:00:08        00:00:09        00:00:09
Real Elapsed (h:m:s):        00:00:06        00:00:09        00:00:09        00:00:10
Memory (MB):                   899.81          937.29          898.27          898.27
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:09
Total Memory (MB):     898.27
Executable Version:    19.10-p002_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 150: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_net.v
@file(syn.tcl) 151: write_sdf > ${_OUTPUTS_PATH}/${DESIGN}_net.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn.tcl) 153: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_net.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn.tcl) 161: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/traffic_light_controller/traffic_light_controller_mv.fv.json' for netlist '../outputs/traffic_light_controller_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '../outputs/intermediate2final.lec.do'.
@file(syn.tcl) 165: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(syn.tcl) 166: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:38 (Mar15) |  125.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  50.1( 44.4) |    4:47:42 (Mar15) |  276.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:01) |  16.6( 11.1) |    4:47:43 (Mar15) |  276.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:08) |  00:00:00(00:00:03) |  16.6( 33.3) |    4:47:46 (Mar15) |  276.4 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  16.7( 11.1) |    4:47:47 (Mar15) |  288.2 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:47:47 (Mar15) |  288.2 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 167: puts "============================"
============================
@file(syn.tcl) 168: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(syn.tcl) 169: puts "============================"
============================
#@ End verbose source script/syn.tcl
WARNING: This version of the tool is 2124 days old.
@genus:root: 2> gui show
ambiguous command name "gui": gui_hide gui_legend gui_pv_airline_add gui_pv_airline_delete gui_pv_airline_display gui_pv_airline_raw_add gui_pv_clear gui_pv_connectivity_airlines gui_pv_display_collection gui_pv_draw_net gui_pv_highlight gui_pv_highlight_hier_instances gui_pv_redraw gui_pv_selection gui_pv_snapshot gui_pv_steiner gui_pv_zoom_box gui_pv_zoom_fit gui_pv_zoom_in gui_pv_zoom_out gui_pv_zoom_to gui_raise gui_reset gui_show gui_sv_clear gui_sv_cone gui_sv_get_instance gui_sv_grey gui_sv_highlight gui_sv_load gui_sv_snapshot gui_sv_toolbar_button gui_update
@genus:root: 3> gui_show
Normal exit.