-------------------------------------
| Tool Version : Vivado v.2023.2.2
| Date         : Wed Feb 28 17:22:08 2024
| Host         : n019
| Design       : design_1
| Device       : xcu200-fsgd2104-2-E-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 22
	Number of BUFGCE: 8
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 14
	Number of BUFG_PS: 0
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 14 BUFG_GT clocks (and their loads)...
		No sub-optimality found
	Running suboptimal placement checker for 17 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
		No sub-optimality found
Pre-CRP Checker took 0 secs

********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	initial rect ((2, 3), (5, 8))

Clock 2: design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk
	Clock source type: BUFGCE
	Clock source region: X2Y2
	Clock regions with locked loads: (2, 1) (2, 2) (2, 3) (4, 8) 
	initial rect ((2, 1), (4, 8))

Clock 3: design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1
	Clock source type: BUFGCE
	Clock source region: X2Y2
	initial rect ((2, 2), (3, 5))

Clock 4: design_1_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk_bufg
	Clock source type: BUFG_GT
	Clock source region: X5Y7
	Clock regions with locked loads: (5, 7) (5, 8) 
	initial rect ((4, 5), (5, 8))

Clock 5: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	Clock regions with locked loads: (5, 5) 
	initial rect ((4, 5), (5, 8))

Clock 6: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	Clock regions with locked loads: (5, 5) (5, 7) (5, 8) 
	initial rect ((4, 5), (5, 8))

Clock 7: design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk
	Clock source type: BUFGCE
	Clock source region: X2Y2
	Clock regions with locked loads: (2, 1) (2, 2) (2, 3) 
	initial rect ((2, 1), (2, 3))

Clock 8: design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk
	Clock source type: BUFGCE
	Clock source region: X2Y2
	initial rect ((2, 2), (3, 2))

Clock 9: dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
	Clock source type: BUFGCE
	Clock source region: X2Y6
	initial rect ((2, 2), (3, 6))

Clock 10: design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0
	Clock source type: BUFGCE
	Clock source region: X4Y6
	initial rect ((2, 2), (4, 6))

Clock 11: design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
	Clock source type: BUFGCE
	Clock source region: X2Y8
	initial rect ((2, 3), (2, 8))

Clock 12: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y7
	initial rect ((5, 7), (5, 7))

Clock 13: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y7
	initial rect ((5, 7), (5, 7))

Clock 14: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y7
	initial rect ((5, 7), (5, 7))

Clock 15: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y7
	initial rect ((5, 7), (5, 7))

Clock 16: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	initial rect ((5, 8), (5, 8))

Clock 17: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	initial rect ((5, 8), (5, 8))

Clock 18: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	initial rect ((5, 8), (5, 8))

Clock 19: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	initial rect ((5, 8), (5, 8))

Clock 20: design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_
	Clock source type: BUFGCE
	Clock source region: X2Y3
	Clock regions with locked loads: (2, 2) 
	initial rect ((2, 2), (2, 3))

Clock 21: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	initial rect ((5, 8), (5, 8))

Clock 22: design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK
	Clock source type: BUFG_GT
	Clock source region: X5Y8
	Clock regions with locked loads: (5, 5) 
	initial rect ((5, 5), (5, 8))



*****************
User Constraints:
*****************
No user constraints found


