{
  "name": "ostd::arch::cpu::extension::has_extensions",
  "span": "ostd/src/arch/x86/cpu/extension.rs:39:1: 39:55",
  "mir": "fn ostd::arch::cpu::extension::has_extensions(_1: arch::cpu::extension::IsaExtensions) -> bool {\n    let mut _0: bool;\n    let  _2: &arch::cpu::extension::IsaExtensions;\n    let mut _3: core::option::Option<&arch::cpu::extension::IsaExtensions>;\n    let mut _4: &spin::once::Once<arch::cpu::extension::IsaExtensions>;\n    debug required => _1;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = {alloc83: &spin::once::Once<arch::cpu::extension::IsaExtensions>};\n        _3 = spin::once::Once::<arch::cpu::extension::IsaExtensions>::get(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _2 = core::option::Option::<&arch::cpu::extension::IsaExtensions>::unwrap(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _0 = arch::cpu::extension::IsaExtensions::contains(_2, _1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        return;\n    }\n}\n"
}