`timescale 1ps / 1ps
module module_0 (
    input [id_1 : id_1] id_2,
    inout logic id_3,
    output [id_2 : (  id_3  )] id_4,
    output logic id_5,
    input [id_5 : id_2] id_6,
    input id_7,
    output logic id_8,
    input id_9,
    input [id_2 : id_8] id_10,
    input id_11,
    input [id_5 : id_8] id_12,
    output id_13,
    input logic id_14,
    input id_15,
    input logic id_16,
    input [id_3 : id_6] id_17,
    input [id_3 : id_14] id_18,
    output id_19,
    output [id_9 : id_18] id_20,
    input logic [id_14 : id_20] id_21,
    output logic id_22,
    input [id_12 : id_20] id_23
);
  specify
    (id_24 => id_25[1]) = (id_14  : id_14  : id_7, 1  : id_8  : id_21);
    (id_26[1] => id_27) = (id_10  : id_19  : id_1, id_5  : id_17  : id_17);
    (id_28[1] => id_29[1]) = id_30;
    (id_31[1] => id_32) = (id_23  : id_6  : id_26, id_14  : id_19  : id_9);
    (id_33 => id_34) = (id_31  : id_24  : id_13, id_20  : id_31  : id_25);
    (id_35[1] => id_36) = (id_27  : id_25  : id_4, id_23  : id_22  : id_16);
    $width(id_37, id_33);
    (id_38[1] => id_39) = (id_24  : id_25  : id_2, id_26  : id_22  : id_37);
    (id_40 => id_41[1]) = (id_40  : id_1  : id_31, id_26  : 1  : 1);
    (id_42[1] => id_43[1]) = (id_19  : 1  : id_17, id_33  : id_17  : id_15);
    (id_44[1] => id_45[1]) = (id_34 | id_10, id_29  : id_6  : id_32);
    (id_46[1] => id_47) = (id_10  : id_11  : id_13, id_32);
    (id_48[1] => id_49) = (id_18[1] : id_32  : id_33, id_17  : id_35  : id_19);
    (id_50 => id_51) = (id_13, id_2  : id_3  : id_36[id_10]);
    (id_52 => id_53[1]) = (id_14  : id_21  : id_30, id_41  : id_16  : id_29);
    $width(id_54, id_12, id_12, id_55);
    (id_56 => id_57) = id_58;
  endspecify
endmodule
