/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*139 cases */, 15|128,9/*1167*/, TARGET_VAL(ISD::STORE),// ->1172
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'SIst_local' chained node
/*7*/         OPC_Scope, 33, /*->42*/ // 4 children in Scope
/*9*/           OPC_CaptureGlueInput,
/*10*/          OPC_RecordChild1, // #1 = $value
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_si_st_local
/*16*/          OPC_CheckPredicate, 1, // Predicate_si_store_local
/*18*/          OPC_CheckPredicate, 2, // Predicate_si_store_local_align8
/*20*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22*/          OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*25*/          OPC_EmitMergeInputChains1_0,
/*26*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*29*/          OPC_EmitInteger, MVT::i1, 0, 
/*32*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*42*/        /*Scope*/ 64|128,3/*448*/, /*->492*/
/*44*/          OPC_RecordChild1, // #1 = $vdata
/*45*/          OPC_Scope, 15|128,2/*271*/, /*->319*/ // 3 children in Scope
/*48*/            OPC_CheckChild1Type, MVT::i32,
/*50*/            OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*51*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*53*/            OPC_Scope, 54, /*->109*/ // 6 children in Scope
/*55*/              OPC_CheckPredicate, 4, // Predicate_truncstore
/*57*/              OPC_Scope, 24, /*->83*/ // 2 children in Scope
/*59*/                OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*61*/                OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*63*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*65*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*68*/                OPC_EmitMergeInputChains1_0,
/*69*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*83*/              /*Scope*/ 24, /*->108*/
/*84*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*86*/                OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*88*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*90*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*93*/                OPC_EmitMergeInputChains1_0,
/*94*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*108*/             0, /*End of Scope*/
/*109*/           /*Scope*/ 24, /*->134*/
/*110*/             OPC_CheckPredicate, 9, // Predicate_store
/*112*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*114*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*116*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*119*/             OPC_EmitMergeInputChains1_0,
/*120*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*134*/           /*Scope*/ 52, /*->187*/
/*135*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*137*/             OPC_Scope, 23, /*->162*/ // 2 children in Scope
/*139*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*141*/               OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*143*/               OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*145*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*148*/               OPC_EmitMergeInputChains1_0,
/*149*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*162*/             /*Scope*/ 23, /*->186*/
/*163*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*165*/               OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*167*/               OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*169*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*172*/               OPC_EmitMergeInputChains1_0,
/*173*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*186*/             0, /*End of Scope*/
/*187*/           /*Scope*/ 23, /*->211*/
/*188*/             OPC_CheckPredicate, 9, // Predicate_store
/*190*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*192*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*194*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*197*/             OPC_EmitMergeInputChains1_0,
/*198*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*211*/           /*Scope*/ 72, /*->284*/
/*212*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*214*/             OPC_Scope, 33, /*->249*/ // 2 children in Scope
/*216*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*218*/               OPC_CheckPredicate, 11, // Predicate_truncstorei8_private
/*220*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*222*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*225*/               OPC_EmitMergeInputChains1_0,
/*226*/               OPC_EmitInteger, MVT::i1, 0, 
/*229*/               OPC_EmitInteger, MVT::i1, 0, 
/*232*/               OPC_EmitInteger, MVT::i1, 0, 
/*235*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*249*/             /*Scope*/ 33, /*->283*/
/*250*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*252*/               OPC_CheckPredicate, 12, // Predicate_truncstorei16_private
/*254*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*256*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*259*/               OPC_EmitMergeInputChains1_0,
/*260*/               OPC_EmitInteger, MVT::i1, 0, 
/*263*/               OPC_EmitInteger, MVT::i1, 0, 
/*266*/               OPC_EmitInteger, MVT::i1, 0, 
/*269*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*283*/             0, /*End of Scope*/
/*284*/           /*Scope*/ 33, /*->318*/
/*285*/             OPC_CheckPredicate, 9, // Predicate_store
/*287*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*289*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*291*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*294*/             OPC_EmitMergeInputChains1_0,
/*295*/             OPC_EmitInteger, MVT::i1, 0, 
/*298*/             OPC_EmitInteger, MVT::i1, 0, 
/*301*/             OPC_EmitInteger, MVT::i1, 0, 
/*304*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*318*/           0, /*End of Scope*/
/*319*/         /*Scope*/ 85, /*->405*/
/*320*/           OPC_CheckChild1Type, MVT::v2i32,
/*322*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*323*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*325*/           OPC_CheckPredicate, 9, // Predicate_store
/*327*/           OPC_Scope, 43, /*->372*/ // 2 children in Scope
/*329*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*331*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*333*/             OPC_Scope, 18, /*->353*/ // 2 children in Scope
/*335*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*338*/               OPC_EmitMergeInputChains1_0,
/*339*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*353*/             /*Scope*/ 17, /*->371*/
/*354*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*357*/               OPC_EmitMergeInputChains1_0,
/*358*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*371*/             0, /*End of Scope*/
/*372*/           /*Scope*/ 31, /*->404*/
/*373*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*375*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*377*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*380*/             OPC_EmitMergeInputChains1_0,
/*381*/             OPC_EmitInteger, MVT::i1, 0, 
/*384*/             OPC_EmitInteger, MVT::i1, 0, 
/*387*/             OPC_EmitInteger, MVT::i1, 0, 
/*390*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*404*/           0, /*End of Scope*/
/*405*/         /*Scope*/ 85, /*->491*/
/*406*/           OPC_CheckChild1Type, MVT::v4i32,
/*408*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*409*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*411*/           OPC_CheckPredicate, 9, // Predicate_store
/*413*/           OPC_Scope, 43, /*->458*/ // 2 children in Scope
/*415*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*417*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*419*/             OPC_Scope, 18, /*->439*/ // 2 children in Scope
/*421*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*424*/               OPC_EmitMergeInputChains1_0,
/*425*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*439*/             /*Scope*/ 17, /*->457*/
/*440*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*443*/               OPC_EmitMergeInputChains1_0,
/*444*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*457*/             0, /*End of Scope*/
/*458*/           /*Scope*/ 31, /*->490*/
/*459*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*461*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*466*/             OPC_EmitMergeInputChains1_0,
/*467*/             OPC_EmitInteger, MVT::i1, 0, 
/*470*/             OPC_EmitInteger, MVT::i1, 0, 
/*473*/             OPC_EmitInteger, MVT::i1, 0, 
/*476*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*490*/           0, /*End of Scope*/
/*491*/         0, /*End of Scope*/
/*492*/       /*Scope*/ 17|128,1/*145*/, /*->639*/
/*494*/         OPC_CaptureGlueInput,
/*495*/         OPC_RecordChild1, // #1 = $value
/*496*/         OPC_Scope, 52, /*->550*/ // 2 children in Scope
/*498*/           OPC_CheckChild1Type, MVT::v2i32,
/*500*/           OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*501*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*503*/           OPC_CheckPredicate, 1, // Predicate_si_store_local
/*505*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*507*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*510*/           OPC_EmitMergeInputChains1_0,
/*511*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*514*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*523*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*526*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*535*/           OPC_EmitInteger, MVT::i1, 0, 
/*538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*550*/         /*Scope*/ 87, /*->638*/
/*551*/           OPC_CheckChild1Type, MVT::i32,
/*553*/           OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*554*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*556*/           OPC_Scope, 54, /*->612*/ // 2 children in Scope
/*558*/             OPC_CheckPredicate, 14, // Predicate_si_truncstore_local
/*560*/             OPC_Scope, 24, /*->586*/ // 2 children in Scope
/*562*/               OPC_CheckPredicate, 15, // Predicate_si_truncstore_local_i8
/*564*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*566*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*569*/               OPC_EmitMergeInputChains1_0,
/*570*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*573*/               OPC_EmitInteger, MVT::i1, 0, 
/*576*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*586*/             /*Scope*/ 24, /*->611*/
/*587*/               OPC_CheckPredicate, 16, // Predicate_si_truncstore_local_i16
/*589*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*591*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*594*/               OPC_EmitMergeInputChains1_0,
/*595*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*598*/               OPC_EmitInteger, MVT::i1, 0, 
/*601*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*611*/             0, /*End of Scope*/
/*612*/           /*Scope*/ 24, /*->637*/
/*613*/             OPC_CheckPredicate, 1, // Predicate_si_store_local
/*615*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*617*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*620*/             OPC_EmitMergeInputChains1_0,
/*621*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*624*/             OPC_EmitInteger, MVT::i1, 0, 
/*627*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*637*/           0, /*End of Scope*/
/*638*/         0, /*End of Scope*/
/*639*/       /*Scope*/ 18|128,4/*530*/, /*->1171*/
/*641*/         OPC_RecordChild1, // #1 = $src1
/*642*/         OPC_Scope, 80|128,2/*336*/, /*->981*/ // 4 children in Scope
/*645*/           OPC_CheckChild1Type, MVT::i32,
/*647*/           OPC_RecordChild2, // #2 = $src0
/*648*/           OPC_Scope, 105|128,1/*233*/, /*->884*/ // 2 children in Scope
/*651*/             OPC_CheckChild2Type, MVT::i32,
/*653*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*655*/             OPC_Scope, 61, /*->718*/ // 3 children in Scope
/*657*/               OPC_CheckPredicate, 9, // Predicate_store
/*659*/               OPC_CheckPredicate, 17, // Predicate_local_store
/*661*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*663*/               OPC_EmitMergeInputChains1_0,
/*664*/               OPC_EmitInteger, MVT::i32, 0, 
/*667*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*679*/               OPC_EmitInteger, MVT::i32, 0, 
/*682*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*694*/               OPC_EmitInteger, MVT::i32, 1, 
/*697*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*700*/               OPC_EmitInteger, MVT::i32, 0, 
/*703*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*718*/             /*Scope*/ 0|128,1/*128*/, /*->848*/
/*720*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*722*/               OPC_Scope, 61, /*->785*/ // 2 children in Scope
/*724*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*726*/                 OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*728*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*730*/                 OPC_EmitMergeInputChains1_0,
/*731*/                 OPC_EmitInteger, MVT::i32, 0, 
/*734*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*746*/                 OPC_EmitInteger, MVT::i32, 0, 
/*749*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*761*/                 OPC_EmitInteger, MVT::i32, 1, 
/*764*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*767*/                 OPC_EmitInteger, MVT::i32, 0, 
/*770*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*785*/               /*Scope*/ 61, /*->847*/
/*786*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*788*/                 OPC_CheckPredicate, 19, // Predicate_truncstorei16_local
/*790*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*792*/                 OPC_EmitMergeInputChains1_0,
/*793*/                 OPC_EmitInteger, MVT::i32, 0, 
/*796*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*808*/                 OPC_EmitInteger, MVT::i32, 0, 
/*811*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*823*/                 OPC_EmitInteger, MVT::i32, 1, 
/*826*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*829*/                 OPC_EmitInteger, MVT::i32, 0, 
/*832*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*847*/               0, /*End of Scope*/
/*848*/             /*Scope*/ 34, /*->883*/
/*849*/               OPC_CheckPredicate, 9, // Predicate_store
/*851*/               OPC_CheckPredicate, 10, // Predicate_global_store
/*853*/               OPC_Scope, 11, /*->866*/ // 2 children in Scope
/*855*/                 OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*857*/                 OPC_EmitMergeInputChains1_0,
/*858*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*866*/               /*Scope*/ 15, /*->882*/
/*867*/                 OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*869*/                 OPC_EmitMergeInputChains1_0,
/*870*/                 OPC_EmitInteger, MVT::i32, 0, 
/*873*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*882*/               0, /*End of Scope*/
/*883*/             0, /*End of Scope*/
/*884*/           /*Scope*/ 95, /*->980*/
/*885*/             OPC_CheckChild2Type, MVT::i64,
/*887*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*889*/             OPC_Scope, 60, /*->951*/ // 2 children in Scope
/*891*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*893*/               OPC_Scope, 27, /*->922*/ // 2 children in Scope
/*895*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*897*/                 OPC_CheckPredicate, 20, // Predicate_truncstorei8_flat
/*899*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*901*/                 OPC_EmitMergeInputChains1_0,
/*902*/                 OPC_EmitInteger, MVT::i1, 0, 
/*905*/                 OPC_EmitInteger, MVT::i1, 0, 
/*908*/                 OPC_EmitInteger, MVT::i1, 0, 
/*911*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*922*/               /*Scope*/ 27, /*->950*/
/*923*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*925*/                 OPC_CheckPredicate, 21, // Predicate_truncstorei16_flat
/*927*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*929*/                 OPC_EmitMergeInputChains1_0,
/*930*/                 OPC_EmitInteger, MVT::i1, 0, 
/*933*/                 OPC_EmitInteger, MVT::i1, 0, 
/*936*/                 OPC_EmitInteger, MVT::i1, 0, 
/*939*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*950*/               0, /*End of Scope*/
/*951*/             /*Scope*/ 27, /*->979*/
/*952*/               OPC_CheckPredicate, 9, // Predicate_store
/*954*/               OPC_CheckPredicate, 22, // Predicate_flat_store
/*956*/               OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*958*/               OPC_EmitMergeInputChains1_0,
/*959*/               OPC_EmitInteger, MVT::i1, 0, 
/*962*/               OPC_EmitInteger, MVT::i1, 0, 
/*965*/               OPC_EmitInteger, MVT::i1, 0, 
/*968*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*979*/             0, /*End of Scope*/
/*980*/           0, /*End of Scope*/
/*981*/         /*Scope*/ 76, /*->1058*/
/*982*/           OPC_CheckChild1Type, MVT::v2i32,
/*984*/           OPC_RecordChild2, // #2 = $index_gpr
/*985*/           OPC_Scope, 38, /*->1025*/ // 2 children in Scope
/*987*/             OPC_CheckChild2Type, MVT::i32,
/*989*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*991*/             OPC_CheckPredicate, 9, // Predicate_store
/*993*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*995*/             OPC_Scope, 11, /*->1008*/ // 2 children in Scope
/*997*/               OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*999*/               OPC_EmitMergeInputChains1_0,
/*1000*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1008*/            /*Scope*/ 15, /*->1024*/
/*1009*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1011*/              OPC_EmitMergeInputChains1_0,
/*1012*/              OPC_EmitInteger, MVT::i32, 0, 
/*1015*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1024*/            0, /*End of Scope*/
/*1025*/          /*Scope*/ 31, /*->1057*/
/*1026*/            OPC_CheckChild2Type, MVT::i64,
/*1028*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1030*/            OPC_CheckPredicate, 9, // Predicate_store
/*1032*/            OPC_CheckPredicate, 22, // Predicate_flat_store
/*1034*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1036*/            OPC_EmitMergeInputChains1_0,
/*1037*/            OPC_EmitInteger, MVT::i1, 0, 
/*1040*/            OPC_EmitInteger, MVT::i1, 0, 
/*1043*/            OPC_EmitInteger, MVT::i1, 0, 
/*1046*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1057*/          0, /*End of Scope*/
/*1058*/        /*Scope*/ 76, /*->1135*/
/*1059*/          OPC_CheckChild1Type, MVT::v4i32,
/*1061*/          OPC_RecordChild2, // #2 = $index_gpr
/*1062*/          OPC_Scope, 38, /*->1102*/ // 2 children in Scope
/*1064*/            OPC_CheckChild2Type, MVT::i32,
/*1066*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1068*/            OPC_CheckPredicate, 9, // Predicate_store
/*1070*/            OPC_CheckPredicate, 10, // Predicate_global_store
/*1072*/            OPC_Scope, 11, /*->1085*/ // 2 children in Scope
/*1074*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1076*/              OPC_EmitMergeInputChains1_0,
/*1077*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1085*/            /*Scope*/ 15, /*->1101*/
/*1086*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1088*/              OPC_EmitMergeInputChains1_0,
/*1089*/              OPC_EmitInteger, MVT::i32, 0, 
/*1092*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1101*/            0, /*End of Scope*/
/*1102*/          /*Scope*/ 31, /*->1134*/
/*1103*/            OPC_CheckChild2Type, MVT::i64,
/*1105*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1107*/            OPC_CheckPredicate, 9, // Predicate_store
/*1109*/            OPC_CheckPredicate, 22, // Predicate_flat_store
/*1111*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1113*/            OPC_EmitMergeInputChains1_0,
/*1114*/            OPC_EmitInteger, MVT::i1, 0, 
/*1117*/            OPC_EmitInteger, MVT::i1, 0, 
/*1120*/            OPC_EmitInteger, MVT::i1, 0, 
/*1123*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1134*/          0, /*End of Scope*/
/*1135*/        /*Scope*/ 34, /*->1170*/
/*1136*/          OPC_CheckChild1Type, MVT::i64,
/*1138*/          OPC_RecordChild2, // #2 = $ptr
/*1139*/          OPC_CheckChild2Type, MVT::i64,
/*1141*/          OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1143*/          OPC_CheckPredicate, 9, // Predicate_store
/*1145*/          OPC_CheckPredicate, 22, // Predicate_flat_store
/*1147*/          OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1149*/          OPC_EmitMergeInputChains1_0,
/*1150*/          OPC_EmitInteger, MVT::i1, 0, 
/*1153*/          OPC_EmitInteger, MVT::i1, 0, 
/*1156*/          OPC_EmitInteger, MVT::i1, 0, 
/*1159*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1170*/        0, /*End of Scope*/
/*1171*/      0, /*End of Scope*/
/*1172*/    /*SwitchOpcode*/ 64|128,6/*832*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->2008
/*1176*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1177*/      OPC_Scope, 87|128,5/*727*/, /*->1907*/ // 6 children in Scope
/*1180*/        OPC_CheckChild1Integer, 66|128,38/*4930*/, 
/*1183*/        OPC_RecordChild2, // #1 = $rsrc
/*1184*/        OPC_CheckChild2Type, MVT::v4i32,
/*1186*/        OPC_Scope, 77, /*->1265*/ // 4 children in Scope
/*1188*/          OPC_MoveChild, 3,
/*1190*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1193*/          OPC_CheckType, MVT::i32,
/*1195*/          OPC_MoveParent,
/*1196*/          OPC_RecordChild4, // #2 = $soffset
/*1197*/          OPC_RecordChild5, // #3 = $offset
/*1198*/          OPC_MoveChild, 5,
/*1200*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1203*/          OPC_MoveParent,
/*1204*/          OPC_MoveChild, 6,
/*1206*/          OPC_CheckInteger, 0, 
/*1208*/          OPC_MoveParent,
/*1209*/          OPC_MoveChild, 7,
/*1211*/          OPC_CheckInteger, 0, 
/*1213*/          OPC_MoveParent,
/*1214*/          OPC_MoveChild, 8,
/*1216*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1219*/          OPC_RecordNode, // #4 = $glc
/*1220*/          OPC_MoveParent,
/*1221*/          OPC_MoveChild, 9,
/*1223*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1226*/          OPC_RecordNode, // #5 = $slc
/*1227*/          OPC_MoveParent,
/*1228*/          OPC_MoveChild, 10,
/*1230*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1233*/          OPC_RecordNode, // #6 = $tfe
/*1234*/          OPC_MoveParent,
/*1235*/          OPC_CheckType, MVT::i32,
/*1237*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1239*/          OPC_EmitMergeInputChains1_0,
/*1240*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1243*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1246*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1249*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1252*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 4930:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1265*/        /*Scope*/ 86|128,1/*214*/, /*->1481*/
/*1267*/          OPC_RecordChild3, // #2 = $vaddr
/*1268*/          OPC_Scope, 8|128,1/*136*/, /*->1407*/ // 2 children in Scope
/*1271*/            OPC_CheckChild3Type, MVT::i32,
/*1273*/            OPC_RecordChild4, // #3 = $soffset
/*1274*/            OPC_RecordChild5, // #4 = $offset
/*1275*/            OPC_MoveChild, 5,
/*1277*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1280*/            OPC_MoveParent,
/*1281*/            OPC_MoveChild, 6,
/*1283*/            OPC_Scope, 60, /*->1345*/ // 2 children in Scope
/*1285*/              OPC_CheckInteger, 1, 
/*1287*/              OPC_MoveParent,
/*1288*/              OPC_MoveChild, 7,
/*1290*/              OPC_CheckInteger, 0, 
/*1292*/              OPC_MoveParent,
/*1293*/              OPC_MoveChild, 8,
/*1295*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1298*/              OPC_RecordNode, // #5 = $glc
/*1299*/              OPC_MoveParent,
/*1300*/              OPC_MoveChild, 9,
/*1302*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1305*/              OPC_RecordNode, // #6 = $slc
/*1306*/              OPC_MoveParent,
/*1307*/              OPC_MoveChild, 10,
/*1309*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1312*/              OPC_RecordNode, // #7 = $tfe
/*1313*/              OPC_MoveParent,
/*1314*/              OPC_CheckType, MVT::i32,
/*1316*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1318*/              OPC_EmitMergeInputChains1_0,
/*1319*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1322*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1325*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1328*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1331*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4930:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1345*/            /*Scope*/ 60, /*->1406*/
/*1346*/              OPC_CheckInteger, 0, 
/*1348*/              OPC_MoveParent,
/*1349*/              OPC_MoveChild, 7,
/*1351*/              OPC_CheckInteger, 1, 
/*1353*/              OPC_MoveParent,
/*1354*/              OPC_MoveChild, 8,
/*1356*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1359*/              OPC_RecordNode, // #5 = $glc
/*1360*/              OPC_MoveParent,
/*1361*/              OPC_MoveChild, 9,
/*1363*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1366*/              OPC_RecordNode, // #6 = $slc
/*1367*/              OPC_MoveParent,
/*1368*/              OPC_MoveChild, 10,
/*1370*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1373*/              OPC_RecordNode, // #7 = $tfe
/*1374*/              OPC_MoveParent,
/*1375*/              OPC_CheckType, MVT::i32,
/*1377*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1379*/              OPC_EmitMergeInputChains1_0,
/*1380*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1383*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1386*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1389*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1392*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4930:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1406*/            0, /*End of Scope*/
/*1407*/          /*Scope*/ 72, /*->1480*/
/*1408*/            OPC_CheckChild3Type, MVT::v2i32,
/*1410*/            OPC_RecordChild4, // #3 = $soffset
/*1411*/            OPC_RecordChild5, // #4 = $offset
/*1412*/            OPC_MoveChild, 5,
/*1414*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1417*/            OPC_MoveParent,
/*1418*/            OPC_MoveChild, 6,
/*1420*/            OPC_CheckInteger, 1, 
/*1422*/            OPC_MoveParent,
/*1423*/            OPC_MoveChild, 7,
/*1425*/            OPC_CheckInteger, 1, 
/*1427*/            OPC_MoveParent,
/*1428*/            OPC_MoveChild, 8,
/*1430*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1433*/            OPC_RecordNode, // #5 = $glc
/*1434*/            OPC_MoveParent,
/*1435*/            OPC_MoveChild, 9,
/*1437*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1440*/            OPC_RecordNode, // #6 = $slc
/*1441*/            OPC_MoveParent,
/*1442*/            OPC_MoveChild, 10,
/*1444*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1447*/            OPC_RecordNode, // #7 = $tfe
/*1448*/            OPC_MoveParent,
/*1449*/            OPC_CheckType, MVT::i32,
/*1451*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1453*/            OPC_EmitMergeInputChains1_0,
/*1454*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1457*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1460*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1463*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1466*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 4930:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1480*/          0, /*End of Scope*/
/*1481*/        /*Scope*/ 109, /*->1591*/
/*1482*/          OPC_MoveChild, 3,
/*1484*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1487*/          OPC_CheckType, MVT::i32,
/*1489*/          OPC_MoveParent,
/*1490*/          OPC_RecordChild4, // #2 = $soffset
/*1491*/          OPC_RecordChild5, // #3 = $offset
/*1492*/          OPC_MoveChild, 5,
/*1494*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1497*/          OPC_MoveParent,
/*1498*/          OPC_MoveChild, 6,
/*1500*/          OPC_CheckInteger, 0, 
/*1502*/          OPC_MoveParent,
/*1503*/          OPC_MoveChild, 7,
/*1505*/          OPC_CheckInteger, 0, 
/*1507*/          OPC_MoveParent,
/*1508*/          OPC_MoveChild, 8,
/*1510*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1513*/          OPC_RecordNode, // #4 = $glc
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 9,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1520*/          OPC_RecordNode, // #5 = $slc
/*1521*/          OPC_MoveParent,
/*1522*/          OPC_MoveChild, 10,
/*1524*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1527*/          OPC_RecordNode, // #6 = $tfe
/*1528*/          OPC_MoveParent,
/*1529*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1560
/*1532*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1534*/            OPC_EmitMergeInputChains1_0,
/*1535*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1538*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1541*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1544*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1547*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4930:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1560*/          /*SwitchType*/ 28, MVT::v4i32,// ->1590
/*1562*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1564*/            OPC_EmitMergeInputChains1_0,
/*1565*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1568*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1571*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1574*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1577*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4930:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1590*/          0, // EndSwitchType
/*1591*/        /*Scope*/ 57|128,2/*313*/, /*->1906*/
/*1593*/          OPC_RecordChild3, // #2 = $vaddr
/*1594*/          OPC_Scope, 74|128,1/*202*/, /*->1799*/ // 2 children in Scope
/*1597*/            OPC_CheckChild3Type, MVT::i32,
/*1599*/            OPC_RecordChild4, // #3 = $soffset
/*1600*/            OPC_RecordChild5, // #4 = $offset
/*1601*/            OPC_MoveChild, 5,
/*1603*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1606*/            OPC_MoveParent,
/*1607*/            OPC_MoveChild, 6,
/*1609*/            OPC_Scope, 93, /*->1704*/ // 2 children in Scope
/*1611*/              OPC_CheckInteger, 1, 
/*1613*/              OPC_MoveParent,
/*1614*/              OPC_MoveChild, 7,
/*1616*/              OPC_CheckInteger, 0, 
/*1618*/              OPC_MoveParent,
/*1619*/              OPC_MoveChild, 8,
/*1621*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1624*/              OPC_RecordNode, // #5 = $glc
/*1625*/              OPC_MoveParent,
/*1626*/              OPC_MoveChild, 9,
/*1628*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1631*/              OPC_RecordNode, // #6 = $slc
/*1632*/              OPC_MoveParent,
/*1633*/              OPC_MoveChild, 10,
/*1635*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1638*/              OPC_RecordNode, // #7 = $tfe
/*1639*/              OPC_MoveParent,
/*1640*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1672
/*1643*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1645*/                OPC_EmitMergeInputChains1_0,
/*1646*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1649*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1652*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1655*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1658*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4930:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1672*/              /*SwitchType*/ 29, MVT::v4i32,// ->1703
/*1674*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1676*/                OPC_EmitMergeInputChains1_0,
/*1677*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1680*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1683*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1686*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1689*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4930:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1703*/              0, // EndSwitchType
/*1704*/            /*Scope*/ 93, /*->1798*/
/*1705*/              OPC_CheckInteger, 0, 
/*1707*/              OPC_MoveParent,
/*1708*/              OPC_MoveChild, 7,
/*1710*/              OPC_CheckInteger, 1, 
/*1712*/              OPC_MoveParent,
/*1713*/              OPC_MoveChild, 8,
/*1715*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1718*/              OPC_RecordNode, // #5 = $glc
/*1719*/              OPC_MoveParent,
/*1720*/              OPC_MoveChild, 9,
/*1722*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1725*/              OPC_RecordNode, // #6 = $slc
/*1726*/              OPC_MoveParent,
/*1727*/              OPC_MoveChild, 10,
/*1729*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1732*/              OPC_RecordNode, // #7 = $tfe
/*1733*/              OPC_MoveParent,
/*1734*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1766
/*1737*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1739*/                OPC_EmitMergeInputChains1_0,
/*1740*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1743*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1746*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1749*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1752*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4930:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1766*/              /*SwitchType*/ 29, MVT::v4i32,// ->1797
/*1768*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1770*/                OPC_EmitMergeInputChains1_0,
/*1771*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1774*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1777*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1780*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1783*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4930:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1797*/              0, // EndSwitchType
/*1798*/            0, /*End of Scope*/
/*1799*/          /*Scope*/ 105, /*->1905*/
/*1800*/            OPC_CheckChild3Type, MVT::v2i32,
/*1802*/            OPC_RecordChild4, // #3 = $soffset
/*1803*/            OPC_RecordChild5, // #4 = $offset
/*1804*/            OPC_MoveChild, 5,
/*1806*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1809*/            OPC_MoveParent,
/*1810*/            OPC_MoveChild, 6,
/*1812*/            OPC_CheckInteger, 1, 
/*1814*/            OPC_MoveParent,
/*1815*/            OPC_MoveChild, 7,
/*1817*/            OPC_CheckInteger, 1, 
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveChild, 8,
/*1822*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1825*/            OPC_RecordNode, // #5 = $glc
/*1826*/            OPC_MoveParent,
/*1827*/            OPC_MoveChild, 9,
/*1829*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1832*/            OPC_RecordNode, // #6 = $slc
/*1833*/            OPC_MoveParent,
/*1834*/            OPC_MoveChild, 10,
/*1836*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1839*/            OPC_RecordNode, // #7 = $tfe
/*1840*/            OPC_MoveParent,
/*1841*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1873
/*1844*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1846*/              OPC_EmitMergeInputChains1_0,
/*1847*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1850*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1853*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1856*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1859*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 4930:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1873*/            /*SwitchType*/ 29, MVT::v4i32,// ->1904
/*1875*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1877*/              OPC_EmitMergeInputChains1_0,
/*1878*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1881*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1884*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1887*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1890*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 4930:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1904*/            0, // EndSwitchType
/*1905*/          0, /*End of Scope*/
/*1906*/        0, /*End of Scope*/
/*1907*/      /*Scope*/ 23, /*->1931*/
/*1908*/        OPC_CheckChild1Integer, 99|128,38/*4963*/, 
/*1911*/        OPC_RecordChild2, // #1 = $vcc
/*1912*/        OPC_RecordChild3, // #2 = $target
/*1913*/        OPC_MoveChild, 3,
/*1915*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1918*/        OPC_MoveParent,
/*1919*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*1921*/        OPC_EmitMergeInputChains1_0,
/*1922*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4963:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*1931*/      /*Scope*/ 23, /*->1955*/
/*1932*/        OPC_CheckChild1Integer, 67|128,38/*4931*/, 
/*1935*/        OPC_RecordChild2, // #1 = $src
/*1936*/        OPC_RecordChild3, // #2 = $target
/*1937*/        OPC_MoveChild, 3,
/*1939*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*1945*/        OPC_EmitMergeInputChains1_0,
/*1946*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4931:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*1955*/      /*Scope*/ 15, /*->1971*/
/*1956*/        OPC_CheckChild1Integer, 65|128,38/*4929*/, 
/*1959*/        OPC_RecordChild2, // #1 = $src
/*1960*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*1962*/        OPC_EmitMergeInputChains1_0,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4929:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*1971*/      /*Scope*/ 17, /*->1989*/
/*1972*/        OPC_CheckChild1Integer, 100|128,38/*4964*/, 
/*1975*/        OPC_RecordChild2, // #1 = $vcc
/*1976*/        OPC_RecordChild3, // #2 = $src
/*1977*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*1979*/        OPC_EmitMergeInputChains1_0,
/*1980*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4964:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*1989*/      /*Scope*/ 17, /*->2007*/
/*1990*/        OPC_CheckChild1Integer, 68|128,38/*4932*/, 
/*1993*/        OPC_RecordChild2, // #1 = $src0
/*1994*/        OPC_RecordChild3, // #2 = $src1
/*1995*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*1997*/        OPC_EmitMergeInputChains1_0,
/*1998*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4932:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*2007*/      0, /*End of Scope*/
/*2008*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2468
/*2012*/      OPC_RecordMemRef,
/*2013*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*2014*/      OPC_RecordChild1, // #1 = $rsrc
/*2015*/      OPC_RecordChild2, // #2 = $vdata
/*2016*/      OPC_Scope, 111, /*->2129*/ // 3 children in Scope
/*2018*/        OPC_CheckChild2Type, MVT::i32,
/*2020*/        OPC_CheckChild3Integer, 1, 
/*2022*/        OPC_RecordChild4, // #3 = $vaddr
/*2023*/        OPC_RecordChild5, // #4 = $soffset
/*2024*/        OPC_RecordChild6, // #5 = $inst_offset
/*2025*/        OPC_MoveChild, 6,
/*2027*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2030*/        OPC_MoveParent,
/*2031*/        OPC_RecordChild7, // #6 = $dfmt
/*2032*/        OPC_MoveChild, 7,
/*2034*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2037*/        OPC_MoveParent,
/*2038*/        OPC_MoveChild, 8,
/*2040*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2043*/        OPC_RecordNode, // #7 = $nfmt
/*2044*/        OPC_MoveParent,
/*2045*/        OPC_MoveChild, 9,
/*2047*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2050*/        OPC_RecordNode, // #8 = $offen
/*2051*/        OPC_MoveParent,
/*2052*/        OPC_MoveChild, 10,
/*2054*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2057*/        OPC_RecordNode, // #9 = $idxen
/*2058*/        OPC_MoveParent,
/*2059*/        OPC_MoveChild, 11,
/*2061*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2064*/        OPC_RecordNode, // #10 = $glc
/*2065*/        OPC_MoveParent,
/*2066*/        OPC_MoveChild, 12,
/*2068*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2071*/        OPC_RecordNode, // #11 = $slc
/*2072*/        OPC_MoveParent,
/*2073*/        OPC_MoveChild, 13,
/*2075*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2078*/        OPC_RecordNode, // #12 = $tfe
/*2079*/        OPC_MoveParent,
/*2080*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2082*/        OPC_EmitMergeInputChains1_0,
/*2083*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2086*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2089*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2092*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2095*/        OPC_EmitInteger, MVT::i1, 0, 
/*2098*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2101*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2104*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2107*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2110*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2129*/      /*Scope*/ 111, /*->2241*/
/*2130*/        OPC_CheckChild2Type, MVT::v2i32,
/*2132*/        OPC_CheckChild3Integer, 2, 
/*2134*/        OPC_RecordChild4, // #3 = $vaddr
/*2135*/        OPC_RecordChild5, // #4 = $soffset
/*2136*/        OPC_RecordChild6, // #5 = $inst_offset
/*2137*/        OPC_MoveChild, 6,
/*2139*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2142*/        OPC_MoveParent,
/*2143*/        OPC_RecordChild7, // #6 = $dfmt
/*2144*/        OPC_MoveChild, 7,
/*2146*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2149*/        OPC_MoveParent,
/*2150*/        OPC_MoveChild, 8,
/*2152*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2155*/        OPC_RecordNode, // #7 = $nfmt
/*2156*/        OPC_MoveParent,
/*2157*/        OPC_MoveChild, 9,
/*2159*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2162*/        OPC_RecordNode, // #8 = $offen
/*2163*/        OPC_MoveParent,
/*2164*/        OPC_MoveChild, 10,
/*2166*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2169*/        OPC_RecordNode, // #9 = $idxen
/*2170*/        OPC_MoveParent,
/*2171*/        OPC_MoveChild, 11,
/*2173*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2176*/        OPC_RecordNode, // #10 = $glc
/*2177*/        OPC_MoveParent,
/*2178*/        OPC_MoveChild, 12,
/*2180*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2183*/        OPC_RecordNode, // #11 = $slc
/*2184*/        OPC_MoveParent,
/*2185*/        OPC_MoveChild, 13,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2190*/        OPC_RecordNode, // #12 = $tfe
/*2191*/        OPC_MoveParent,
/*2192*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2194*/        OPC_EmitMergeInputChains1_0,
/*2195*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2198*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2201*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2204*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2207*/        OPC_EmitInteger, MVT::i1, 0, 
/*2210*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2213*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2216*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2219*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2222*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2241*/      /*Scope*/ 96|128,1/*224*/, /*->2467*/
/*2243*/        OPC_CheckChild2Type, MVT::v4i32,
/*2245*/        OPC_Scope, 109, /*->2356*/ // 2 children in Scope
/*2247*/          OPC_CheckChild3Integer, 3, 
/*2249*/          OPC_RecordChild4, // #3 = $vaddr
/*2250*/          OPC_RecordChild5, // #4 = $soffset
/*2251*/          OPC_RecordChild6, // #5 = $inst_offset
/*2252*/          OPC_MoveChild, 6,
/*2254*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2257*/          OPC_MoveParent,
/*2258*/          OPC_RecordChild7, // #6 = $dfmt
/*2259*/          OPC_MoveChild, 7,
/*2261*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2264*/          OPC_MoveParent,
/*2265*/          OPC_MoveChild, 8,
/*2267*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2270*/          OPC_RecordNode, // #7 = $nfmt
/*2271*/          OPC_MoveParent,
/*2272*/          OPC_MoveChild, 9,
/*2274*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2277*/          OPC_RecordNode, // #8 = $offen
/*2278*/          OPC_MoveParent,
/*2279*/          OPC_MoveChild, 10,
/*2281*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2284*/          OPC_RecordNode, // #9 = $idxen
/*2285*/          OPC_MoveParent,
/*2286*/          OPC_MoveChild, 11,
/*2288*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2291*/          OPC_RecordNode, // #10 = $glc
/*2292*/          OPC_MoveParent,
/*2293*/          OPC_MoveChild, 12,
/*2295*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2298*/          OPC_RecordNode, // #11 = $slc
/*2299*/          OPC_MoveParent,
/*2300*/          OPC_MoveChild, 13,
/*2302*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2305*/          OPC_RecordNode, // #12 = $tfe
/*2306*/          OPC_MoveParent,
/*2307*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2309*/          OPC_EmitMergeInputChains1_0,
/*2310*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2313*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2316*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2319*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2322*/          OPC_EmitInteger, MVT::i1, 0, 
/*2325*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2328*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2331*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2334*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2337*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2356*/        /*Scope*/ 109, /*->2466*/
/*2357*/          OPC_CheckChild3Integer, 4, 
/*2359*/          OPC_RecordChild4, // #3 = $vaddr
/*2360*/          OPC_RecordChild5, // #4 = $soffset
/*2361*/          OPC_RecordChild6, // #5 = $inst_offset
/*2362*/          OPC_MoveChild, 6,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_MoveParent,
/*2368*/          OPC_RecordChild7, // #6 = $dfmt
/*2369*/          OPC_MoveChild, 7,
/*2371*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2374*/          OPC_MoveParent,
/*2375*/          OPC_MoveChild, 8,
/*2377*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2380*/          OPC_RecordNode, // #7 = $nfmt
/*2381*/          OPC_MoveParent,
/*2382*/          OPC_MoveChild, 9,
/*2384*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2387*/          OPC_RecordNode, // #8 = $offen
/*2388*/          OPC_MoveParent,
/*2389*/          OPC_MoveChild, 10,
/*2391*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2394*/          OPC_RecordNode, // #9 = $idxen
/*2395*/          OPC_MoveParent,
/*2396*/          OPC_MoveChild, 11,
/*2398*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2401*/          OPC_RecordNode, // #10 = $glc
/*2402*/          OPC_MoveParent,
/*2403*/          OPC_MoveChild, 12,
/*2405*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2408*/          OPC_RecordNode, // #11 = $slc
/*2409*/          OPC_MoveParent,
/*2410*/          OPC_MoveChild, 13,
/*2412*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2415*/          OPC_RecordNode, // #12 = $tfe
/*2416*/          OPC_MoveParent,
/*2417*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2419*/          OPC_EmitMergeInputChains1_0,
/*2420*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2423*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2426*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2429*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2432*/          OPC_EmitInteger, MVT::i1, 0, 
/*2435*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2438*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2441*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2444*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2447*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2466*/        0, /*End of Scope*/
/*2467*/      0, /*End of Scope*/
/*2468*/    /*SwitchOpcode*/ 86|128,23/*3030*/, TARGET_VAL(ISD::LOAD),// ->5502
/*2472*/      OPC_RecordMemRef,
/*2473*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2474*/      OPC_Scope, 77|128,6/*845*/, /*->3322*/ // 12 children in Scope
/*2477*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2478*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*2480*/        OPC_CheckType, MVT::i32,
/*2482*/        OPC_Scope, 26, /*->2510*/ // 21 children in Scope
/*2484*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2486*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2488*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*2490*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2492*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2495*/          OPC_EmitMergeInputChains1_0,
/*2496*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2510*/        /*Scope*/ 26, /*->2537*/
/*2511*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2513*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2515*/          OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*2517*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2519*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2522*/          OPC_EmitMergeInputChains1_0,
/*2523*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2537*/        /*Scope*/ 26, /*->2564*/
/*2538*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2540*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2542*/          OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*2544*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2546*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2549*/          OPC_EmitMergeInputChains1_0,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2564*/        /*Scope*/ 26, /*->2591*/
/*2565*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2567*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2569*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*2571*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2573*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2576*/          OPC_EmitMergeInputChains1_0,
/*2577*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2591*/        /*Scope*/ 24, /*->2616*/
/*2592*/          OPC_CheckPredicate, 34, // Predicate_load
/*2594*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*2596*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2598*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2601*/          OPC_EmitMergeInputChains1_0,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2616*/        /*Scope*/ 26, /*->2643*/
/*2617*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2619*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2621*/          OPC_CheckPredicate, 36, // Predicate_sextloadi8_constant
/*2623*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2625*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2628*/          OPC_EmitMergeInputChains1_0,
/*2629*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2643*/        /*Scope*/ 26, /*->2670*/
/*2644*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2646*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2648*/          OPC_CheckPredicate, 37, // Predicate_az_extloadi8_constant
/*2650*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2652*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2655*/          OPC_EmitMergeInputChains1_0,
/*2656*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2670*/        /*Scope*/ 26, /*->2697*/
/*2671*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2673*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2675*/          OPC_CheckPredicate, 38, // Predicate_sextloadi16_constant
/*2677*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2679*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2682*/          OPC_EmitMergeInputChains1_0,
/*2683*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2697*/        /*Scope*/ 26, /*->2724*/
/*2698*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2700*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2702*/          OPC_CheckPredicate, 39, // Predicate_az_extloadi16_constant
/*2704*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2706*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2709*/          OPC_EmitMergeInputChains1_0,
/*2710*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2724*/        /*Scope*/ 24, /*->2749*/
/*2725*/          OPC_CheckPredicate, 34, // Predicate_load
/*2727*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*2729*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2731*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2734*/          OPC_EmitMergeInputChains1_0,
/*2735*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2749*/        /*Scope*/ 25, /*->2775*/
/*2750*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2752*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2754*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*2756*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2758*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2761*/          OPC_EmitMergeInputChains1_0,
/*2762*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2775*/        /*Scope*/ 25, /*->2801*/
/*2776*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2778*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2780*/          OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*2782*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2784*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2787*/          OPC_EmitMergeInputChains1_0,
/*2788*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2801*/        /*Scope*/ 25, /*->2827*/
/*2802*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2804*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2806*/          OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*2808*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2810*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2813*/          OPC_EmitMergeInputChains1_0,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2827*/        /*Scope*/ 25, /*->2853*/
/*2828*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2830*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2832*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*2834*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2836*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2839*/          OPC_EmitMergeInputChains1_0,
/*2840*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2853*/        /*Scope*/ 23, /*->2877*/
/*2854*/          OPC_CheckPredicate, 34, // Predicate_load
/*2856*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*2858*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2860*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2863*/          OPC_EmitMergeInputChains1_0,
/*2864*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2877*/        /*Scope*/ 35, /*->2913*/
/*2878*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2880*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2882*/          OPC_CheckPredicate, 41, // Predicate_sextloadi8_private
/*2884*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2886*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2889*/          OPC_EmitMergeInputChains1_0,
/*2890*/          OPC_EmitInteger, MVT::i1, 0, 
/*2893*/          OPC_EmitInteger, MVT::i1, 0, 
/*2896*/          OPC_EmitInteger, MVT::i1, 0, 
/*2899*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2913*/        /*Scope*/ 35, /*->2949*/
/*2914*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2916*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2918*/          OPC_CheckPredicate, 42, // Predicate_extloadi8_private
/*2920*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2922*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2925*/          OPC_EmitMergeInputChains1_0,
/*2926*/          OPC_EmitInteger, MVT::i1, 0, 
/*2929*/          OPC_EmitInteger, MVT::i1, 0, 
/*2932*/          OPC_EmitInteger, MVT::i1, 0, 
/*2935*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2949*/        /*Scope*/ 35, /*->2985*/
/*2950*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2952*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2954*/          OPC_CheckPredicate, 43, // Predicate_sextloadi16_private
/*2956*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2958*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2961*/          OPC_EmitMergeInputChains1_0,
/*2962*/          OPC_EmitInteger, MVT::i1, 0, 
/*2965*/          OPC_EmitInteger, MVT::i1, 0, 
/*2968*/          OPC_EmitInteger, MVT::i1, 0, 
/*2971*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2985*/        /*Scope*/ 35, /*->3021*/
/*2986*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2988*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2990*/          OPC_CheckPredicate, 44, // Predicate_extloadi16_private
/*2992*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2994*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2997*/          OPC_EmitMergeInputChains1_0,
/*2998*/          OPC_EmitInteger, MVT::i1, 0, 
/*3001*/          OPC_EmitInteger, MVT::i1, 0, 
/*3004*/          OPC_EmitInteger, MVT::i1, 0, 
/*3007*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3021*/        /*Scope*/ 33, /*->3055*/
/*3022*/          OPC_CheckPredicate, 34, // Predicate_load
/*3024*/          OPC_CheckPredicate, 45, // Predicate_load_private
/*3026*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3028*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3031*/          OPC_EmitMergeInputChains1_0,
/*3032*/          OPC_EmitInteger, MVT::i1, 0, 
/*3035*/          OPC_EmitInteger, MVT::i1, 0, 
/*3038*/          OPC_EmitInteger, MVT::i1, 0, 
/*3041*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3055*/        /*Scope*/ 8|128,2/*264*/, /*->3321*/
/*3057*/          OPC_CheckChild1Type, MVT::i32,
/*3059*/          OPC_Scope, 44, /*->3105*/ // 8 children in Scope
/*3061*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3063*/            OPC_Scope, 19, /*->3084*/ // 2 children in Scope
/*3065*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3067*/              OPC_CheckPredicate, 46, // Predicate_load_param_exti8
/*3069*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3071*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3074*/              OPC_EmitMergeInputChains1_0,
/*3075*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3084*/            /*Scope*/ 19, /*->3104*/
/*3085*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3087*/              OPC_CheckPredicate, 47, // Predicate_load_param_exti16
/*3089*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3091*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3094*/              OPC_EmitMergeInputChains1_0,
/*3095*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3104*/            0, /*End of Scope*/
/*3105*/          /*Scope*/ 19, /*->3125*/
/*3106*/            OPC_CheckPredicate, 34, // Predicate_load
/*3108*/            OPC_CheckPredicate, 48, // Predicate_load_param
/*3110*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3112*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3115*/            OPC_EmitMergeInputChains1_0,
/*3116*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3125*/          /*Scope*/ 44, /*->3170*/
/*3126*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3128*/            OPC_Scope, 19, /*->3149*/ // 2 children in Scope
/*3130*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3132*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3134*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3136*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3139*/              OPC_EmitMergeInputChains1_0,
/*3140*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3149*/            /*Scope*/ 19, /*->3169*/
/*3150*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3152*/              OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3154*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3156*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3159*/              OPC_EmitMergeInputChains1_0,
/*3160*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3169*/            0, /*End of Scope*/
/*3170*/          /*Scope*/ 19, /*->3190*/
/*3171*/            OPC_CheckPredicate, 34, // Predicate_load
/*3173*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3175*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3177*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3180*/            OPC_EmitMergeInputChains1_0,
/*3181*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3190*/          /*Scope*/ 44, /*->3235*/
/*3191*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3193*/            OPC_Scope, 19, /*->3214*/ // 2 children in Scope
/*3195*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3197*/              OPC_CheckPredicate, 46, // Predicate_load_param_exti8
/*3199*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3201*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3204*/              OPC_EmitMergeInputChains1_0,
/*3205*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3214*/            /*Scope*/ 19, /*->3234*/
/*3215*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3217*/              OPC_CheckPredicate, 47, // Predicate_load_param_exti16
/*3219*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3221*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3224*/              OPC_EmitMergeInputChains1_0,
/*3225*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3234*/            0, /*End of Scope*/
/*3235*/          /*Scope*/ 19, /*->3255*/
/*3236*/            OPC_CheckPredicate, 34, // Predicate_load
/*3238*/            OPC_CheckPredicate, 48, // Predicate_load_param
/*3240*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3242*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3245*/            OPC_EmitMergeInputChains1_0,
/*3246*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3255*/          /*Scope*/ 44, /*->3300*/
/*3256*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3258*/            OPC_Scope, 19, /*->3279*/ // 2 children in Scope
/*3260*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3262*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3264*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3266*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3269*/              OPC_EmitMergeInputChains1_0,
/*3270*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3279*/            /*Scope*/ 19, /*->3299*/
/*3280*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3282*/              OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3284*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3286*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3289*/              OPC_EmitMergeInputChains1_0,
/*3290*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3299*/            0, /*End of Scope*/
/*3300*/          /*Scope*/ 19, /*->3320*/
/*3301*/            OPC_CheckPredicate, 34, // Predicate_load
/*3303*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3305*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3307*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3310*/            OPC_EmitMergeInputChains1_0,
/*3311*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3320*/          0, /*End of Scope*/
/*3321*/        0, /*End of Scope*/
/*3322*/      /*Scope*/ 13|128,1/*141*/, /*->3465*/
/*3324*/        OPC_CaptureGlueInput,
/*3325*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*3326*/        OPC_CheckPredicate, 49, // Predicate_si_ld_local
/*3328*/        OPC_CheckType, MVT::i32,
/*3330*/        OPC_Scope, 26, /*->3358*/ // 5 children in Scope
/*3332*/          OPC_CheckPredicate, 50, // Predicate_si_sextload_local
/*3334*/          OPC_CheckPredicate, 51, // Predicate_si_sextload_local_i8
/*3336*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3338*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3341*/          OPC_EmitMergeInputChains1_0,
/*3342*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3345*/          OPC_EmitInteger, MVT::i1, 0, 
/*3348*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3358*/        /*Scope*/ 26, /*->3385*/
/*3359*/          OPC_CheckPredicate, 52, // Predicate_si_az_extload_local
/*3361*/          OPC_CheckPredicate, 53, // Predicate_si_az_extload_local_i8
/*3363*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3365*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3368*/          OPC_EmitMergeInputChains1_0,
/*3369*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3372*/          OPC_EmitInteger, MVT::i1, 0, 
/*3375*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3385*/        /*Scope*/ 26, /*->3412*/
/*3386*/          OPC_CheckPredicate, 50, // Predicate_si_sextload_local
/*3388*/          OPC_CheckPredicate, 54, // Predicate_si_sextload_local_i16
/*3390*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3392*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3395*/          OPC_EmitMergeInputChains1_0,
/*3396*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3399*/          OPC_EmitInteger, MVT::i1, 0, 
/*3402*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3412*/        /*Scope*/ 26, /*->3439*/
/*3413*/          OPC_CheckPredicate, 52, // Predicate_si_az_extload_local
/*3415*/          OPC_CheckPredicate, 55, // Predicate_si_az_extload_local_i16
/*3417*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3419*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3422*/          OPC_EmitMergeInputChains1_0,
/*3423*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3426*/          OPC_EmitInteger, MVT::i1, 0, 
/*3429*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3439*/        /*Scope*/ 24, /*->3464*/
/*3440*/          OPC_CheckPredicate, 56, // Predicate_si_load_local
/*3442*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3444*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3447*/          OPC_EmitMergeInputChains1_0,
/*3448*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3451*/          OPC_EmitInteger, MVT::i1, 0, 
/*3454*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3464*/        0, /*End of Scope*/
/*3465*/      /*Scope*/ 11|128,1/*139*/, /*->3606*/
/*3467*/        OPC_MoveChild, 1,
/*3469*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3472*/        OPC_RecordChild0, // #1 = $sbase
/*3473*/        OPC_RecordChild1, // #2 = $offset
/*3474*/        OPC_MoveChild, 1,
/*3476*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3479*/        OPC_Scope, 29, /*->3510*/ // 3 children in Scope
/*3481*/          OPC_CheckPredicate, 57, // Predicate_IMM8bitDWORD
/*3483*/          OPC_MoveParent,
/*3484*/          OPC_CheckType, MVT::i64,
/*3486*/          OPC_MoveParent,
/*3487*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3489*/          OPC_CheckPredicate, 34, // Predicate_load
/*3491*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*3493*/          OPC_CheckType, MVT::i32,
/*3495*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3497*/          OPC_EmitMergeInputChains1_0,
/*3498*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3501*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3510*/        /*Scope*/ 29, /*->3540*/
/*3511*/          OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*3513*/          OPC_MoveParent,
/*3514*/          OPC_CheckType, MVT::i64,
/*3516*/          OPC_MoveParent,
/*3517*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3519*/          OPC_CheckPredicate, 34, // Predicate_load
/*3521*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*3523*/          OPC_CheckType, MVT::i32,
/*3525*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3527*/          OPC_EmitMergeInputChains1_0,
/*3528*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3531*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*3540*/        /*Scope*/ 64, /*->3605*/
/*3541*/          OPC_CheckPredicate, 59, // Predicate_IMM32bit
/*3543*/          OPC_MoveParent,
/*3544*/          OPC_CheckType, MVT::i64,
/*3546*/          OPC_MoveParent,
/*3547*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3549*/          OPC_CheckPredicate, 34, // Predicate_load
/*3551*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*3553*/          OPC_CheckType, MVT::i32,
/*3555*/          OPC_Scope, 23, /*->3580*/ // 2 children in Scope
/*3557*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3559*/            OPC_EmitMergeInputChains1_0,
/*3560*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3563*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3571*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3580*/          /*Scope*/ 23, /*->3604*/
/*3581*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3583*/            OPC_EmitMergeInputChains1_0,
/*3584*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3587*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3595*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3604*/          0, /*End of Scope*/
/*3605*/        0, /*End of Scope*/
/*3606*/      /*Scope*/ 0|128,4/*512*/, /*->4120*/
/*3608*/        OPC_RecordChild1, // #1 = $sbase
/*3609*/        OPC_Scope, 8|128,2/*264*/, /*->3876*/ // 2 children in Scope
/*3612*/          OPC_CheckChild1Type, MVT::i64,
/*3614*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3616*/          OPC_Scope, 40, /*->3658*/ // 7 children in Scope
/*3618*/            OPC_CheckPredicate, 34, // Predicate_load
/*3620*/            OPC_CheckPredicate, 40, // Predicate_constant_load
/*3622*/            OPC_CheckType, MVT::i32,
/*3624*/            OPC_Scope, 15, /*->3641*/ // 2 children in Scope
/*3626*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3628*/              OPC_EmitMergeInputChains1_0,
/*3629*/              OPC_EmitInteger, MVT::i32, 0, 
/*3632*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3641*/            /*Scope*/ 15, /*->3657*/
/*3642*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3644*/              OPC_EmitMergeInputChains1_0,
/*3645*/              OPC_EmitInteger, MVT::i32, 0, 
/*3648*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3657*/            0, /*End of Scope*/
/*3658*/          /*Scope*/ 31, /*->3690*/
/*3659*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3661*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3663*/            OPC_CheckPredicate, 60, // Predicate_sextloadi8_flat
/*3665*/            OPC_CheckType, MVT::i32,
/*3667*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3669*/            OPC_EmitMergeInputChains1_0,
/*3670*/            OPC_EmitInteger, MVT::i1, 0, 
/*3673*/            OPC_EmitInteger, MVT::i1, 0, 
/*3676*/            OPC_EmitInteger, MVT::i1, 0, 
/*3679*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3690*/          /*Scope*/ 31, /*->3722*/
/*3691*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3693*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3695*/            OPC_CheckPredicate, 61, // Predicate_az_extloadi8_flat
/*3697*/            OPC_CheckType, MVT::i32,
/*3699*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3701*/            OPC_EmitMergeInputChains1_0,
/*3702*/            OPC_EmitInteger, MVT::i1, 0, 
/*3705*/            OPC_EmitInteger, MVT::i1, 0, 
/*3708*/            OPC_EmitInteger, MVT::i1, 0, 
/*3711*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3722*/          /*Scope*/ 31, /*->3754*/
/*3723*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3725*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*3727*/            OPC_CheckPredicate, 62, // Predicate_sextloadi16_flat
/*3729*/            OPC_CheckType, MVT::i32,
/*3731*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3733*/            OPC_EmitMergeInputChains1_0,
/*3734*/            OPC_EmitInteger, MVT::i1, 0, 
/*3737*/            OPC_EmitInteger, MVT::i1, 0, 
/*3740*/            OPC_EmitInteger, MVT::i1, 0, 
/*3743*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3754*/          /*Scope*/ 31, /*->3786*/
/*3755*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3757*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3759*/            OPC_CheckPredicate, 63, // Predicate_az_extloadi16_flat
/*3761*/            OPC_CheckType, MVT::i32,
/*3763*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3765*/            OPC_EmitMergeInputChains1_0,
/*3766*/            OPC_EmitInteger, MVT::i1, 0, 
/*3769*/            OPC_EmitInteger, MVT::i1, 0, 
/*3772*/            OPC_EmitInteger, MVT::i1, 0, 
/*3775*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3786*/          /*Scope*/ 56, /*->3843*/
/*3787*/            OPC_CheckPredicate, 34, // Predicate_load
/*3789*/            OPC_CheckPredicate, 64, // Predicate_flat_load
/*3791*/            OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->3817
/*3794*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3796*/              OPC_EmitMergeInputChains1_0,
/*3797*/              OPC_EmitInteger, MVT::i1, 0, 
/*3800*/              OPC_EmitInteger, MVT::i1, 0, 
/*3803*/              OPC_EmitInteger, MVT::i1, 0, 
/*3806*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3817*/            /*SwitchType*/ 23, MVT::i64,// ->3842
/*3819*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3821*/              OPC_EmitMergeInputChains1_0,
/*3822*/              OPC_EmitInteger, MVT::i1, 0, 
/*3825*/              OPC_EmitInteger, MVT::i1, 0, 
/*3828*/              OPC_EmitInteger, MVT::i1, 0, 
/*3831*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3842*/            0, // EndSwitchType
/*3843*/          /*Scope*/ 31, /*->3875*/
/*3844*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3846*/            OPC_CheckPredicate, 65, // Predicate_az_extloadi32
/*3848*/            OPC_CheckPredicate, 66, // Predicate_az_extloadi32_flat
/*3850*/            OPC_CheckType, MVT::i64,
/*3852*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3854*/            OPC_EmitMergeInputChains1_0,
/*3855*/            OPC_EmitInteger, MVT::i1, 0, 
/*3858*/            OPC_EmitInteger, MVT::i1, 0, 
/*3861*/            OPC_EmitInteger, MVT::i1, 0, 
/*3864*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3875*/          0, /*End of Scope*/
/*3876*/        /*Scope*/ 113|128,1/*241*/, /*->4119*/
/*3878*/          OPC_CheckChild1Type, MVT::i32,
/*3880*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3882*/          OPC_CheckType, MVT::i32,
/*3884*/          OPC_Scope, 44, /*->3930*/ // 5 children in Scope
/*3886*/            OPC_CheckPredicate, 34, // Predicate_load
/*3888*/            OPC_CheckPredicate, 67, // Predicate_local_load
/*3890*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3892*/            OPC_EmitMergeInputChains1_0,
/*3893*/            OPC_EmitInteger, MVT::i32, 0, 
/*3896*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3908*/            OPC_EmitInteger, MVT::i32, 1, 
/*3911*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3914*/            OPC_EmitInteger, MVT::i32, 0, 
/*3917*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*3930*/          /*Scope*/ 46, /*->3977*/
/*3931*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3933*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3935*/            OPC_CheckPredicate, 68, // Predicate_sextloadi8_local
/*3937*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3939*/            OPC_EmitMergeInputChains1_0,
/*3940*/            OPC_EmitInteger, MVT::i32, 0, 
/*3943*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3955*/            OPC_EmitInteger, MVT::i32, 1, 
/*3958*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3961*/            OPC_EmitInteger, MVT::i32, 0, 
/*3964*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*3977*/          /*Scope*/ 46, /*->4024*/
/*3978*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3980*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3982*/            OPC_CheckPredicate, 69, // Predicate_az_extloadi8_local
/*3984*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3986*/            OPC_EmitMergeInputChains1_0,
/*3987*/            OPC_EmitInteger, MVT::i32, 0, 
/*3990*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4002*/            OPC_EmitInteger, MVT::i32, 1, 
/*4005*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4008*/            OPC_EmitInteger, MVT::i32, 0, 
/*4011*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4024*/          /*Scope*/ 46, /*->4071*/
/*4025*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4027*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*4029*/            OPC_CheckPredicate, 70, // Predicate_sextloadi16_local
/*4031*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4033*/            OPC_EmitMergeInputChains1_0,
/*4034*/            OPC_EmitInteger, MVT::i32, 0, 
/*4037*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4049*/            OPC_EmitInteger, MVT::i32, 1, 
/*4052*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4055*/            OPC_EmitInteger, MVT::i32, 0, 
/*4058*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4071*/          /*Scope*/ 46, /*->4118*/
/*4072*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*4074*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*4076*/            OPC_CheckPredicate, 71, // Predicate_az_extloadi16_local
/*4078*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4080*/            OPC_EmitMergeInputChains1_0,
/*4081*/            OPC_EmitInteger, MVT::i32, 0, 
/*4084*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4096*/            OPC_EmitInteger, MVT::i32, 1, 
/*4099*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4102*/            OPC_EmitInteger, MVT::i32, 0, 
/*4105*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4118*/          0, /*End of Scope*/
/*4119*/        0, /*End of Scope*/
/*4120*/      /*Scope*/ 11|128,1/*139*/, /*->4261*/
/*4122*/        OPC_MoveChild, 1,
/*4124*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4127*/        OPC_RecordChild0, // #1 = $sbase
/*4128*/        OPC_RecordChild1, // #2 = $offset
/*4129*/        OPC_MoveChild, 1,
/*4131*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4134*/        OPC_Scope, 29, /*->4165*/ // 3 children in Scope
/*4136*/          OPC_CheckPredicate, 57, // Predicate_IMM8bitDWORD
/*4138*/          OPC_MoveParent,
/*4139*/          OPC_CheckType, MVT::i64,
/*4141*/          OPC_MoveParent,
/*4142*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4144*/          OPC_CheckPredicate, 34, // Predicate_load
/*4146*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4148*/          OPC_CheckType, MVT::f32,
/*4150*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4152*/          OPC_EmitMergeInputChains1_0,
/*4153*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4156*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4165*/        /*Scope*/ 29, /*->4195*/
/*4166*/          OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*4168*/          OPC_MoveParent,
/*4169*/          OPC_CheckType, MVT::i64,
/*4171*/          OPC_MoveParent,
/*4172*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4174*/          OPC_CheckPredicate, 34, // Predicate_load
/*4176*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4178*/          OPC_CheckType, MVT::f32,
/*4180*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4182*/          OPC_EmitMergeInputChains1_0,
/*4183*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4186*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4195*/        /*Scope*/ 64, /*->4260*/
/*4196*/          OPC_CheckPredicate, 59, // Predicate_IMM32bit
/*4198*/          OPC_MoveParent,
/*4199*/          OPC_CheckType, MVT::i64,
/*4201*/          OPC_MoveParent,
/*4202*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4204*/          OPC_CheckPredicate, 34, // Predicate_load
/*4206*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4208*/          OPC_CheckType, MVT::f32,
/*4210*/          OPC_Scope, 23, /*->4235*/ // 2 children in Scope
/*4212*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4214*/            OPC_EmitMergeInputChains1_0,
/*4215*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4218*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4226*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4235*/          /*Scope*/ 23, /*->4259*/
/*4236*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4238*/            OPC_EmitMergeInputChains1_0,
/*4239*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4242*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4250*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4259*/          0, /*End of Scope*/
/*4260*/        0, /*End of Scope*/
/*4261*/      /*Scope*/ 45, /*->4307*/
/*4262*/        OPC_RecordChild1, // #1 = $sbase
/*4263*/        OPC_CheckChild1Type, MVT::i64,
/*4265*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4267*/        OPC_CheckPredicate, 34, // Predicate_load
/*4269*/        OPC_CheckPredicate, 40, // Predicate_constant_load
/*4271*/        OPC_CheckType, MVT::f32,
/*4273*/        OPC_Scope, 15, /*->4290*/ // 2 children in Scope
/*4275*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4277*/          OPC_EmitMergeInputChains1_0,
/*4278*/          OPC_EmitInteger, MVT::i32, 0, 
/*4281*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4290*/        /*Scope*/ 15, /*->4306*/
/*4291*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4293*/          OPC_EmitMergeInputChains1_0,
/*4294*/          OPC_EmitInteger, MVT::i32, 0, 
/*4297*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4306*/        0, /*End of Scope*/
/*4307*/      /*Scope*/ 32, /*->4340*/
/*4308*/        OPC_CaptureGlueInput,
/*4309*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*4310*/        OPC_CheckPredicate, 49, // Predicate_si_ld_local
/*4312*/        OPC_CheckPredicate, 56, // Predicate_si_load_local
/*4314*/        OPC_CheckPredicate, 72, // Predicate_si_load_local_align8
/*4316*/        OPC_CheckType, MVT::v2i32,
/*4318*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4320*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4323*/        OPC_EmitMergeInputChains1_0,
/*4324*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4327*/        OPC_EmitInteger, MVT::i1, 0, 
/*4330*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4340*/      /*Scope*/ 91|128,1/*219*/, /*->4561*/
/*4342*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*4343*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4345*/        OPC_CheckPredicate, 34, // Predicate_load
/*4347*/        OPC_Scope, 48, /*->4397*/ // 4 children in Scope
/*4349*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4351*/          OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->4374
/*4354*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4356*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4359*/            OPC_EmitMergeInputChains1_0,
/*4360*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4374*/          /*SwitchType*/ 20, MVT::v4i32,// ->4396
/*4376*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4378*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4381*/            OPC_EmitMergeInputChains1_0,
/*4382*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4396*/          0, // EndSwitchType
/*4397*/        /*Scope*/ 48, /*->4446*/
/*4398*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4400*/          OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->4423
/*4403*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4405*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4408*/            OPC_EmitMergeInputChains1_0,
/*4409*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*4423*/          /*SwitchType*/ 20, MVT::v4i32,// ->4445
/*4425*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4427*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4430*/            OPC_EmitMergeInputChains1_0,
/*4431*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*4445*/          0, // EndSwitchType
/*4446*/        /*Scope*/ 46, /*->4493*/
/*4447*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4449*/          OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->4471
/*4452*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4454*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4457*/            OPC_EmitMergeInputChains1_0,
/*4458*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4471*/          /*SwitchType*/ 19, MVT::v4i32,// ->4492
/*4473*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4475*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4478*/            OPC_EmitMergeInputChains1_0,
/*4479*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4492*/          0, // EndSwitchType
/*4493*/        /*Scope*/ 66, /*->4560*/
/*4494*/          OPC_CheckPredicate, 45, // Predicate_load_private
/*4496*/          OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4528
/*4499*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4501*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4504*/            OPC_EmitMergeInputChains1_0,
/*4505*/            OPC_EmitInteger, MVT::i1, 0, 
/*4508*/            OPC_EmitInteger, MVT::i1, 0, 
/*4511*/            OPC_EmitInteger, MVT::i1, 0, 
/*4514*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4528*/          /*SwitchType*/ 29, MVT::v4i32,// ->4559
/*4530*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4532*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4535*/            OPC_EmitMergeInputChains1_0,
/*4536*/            OPC_EmitInteger, MVT::i1, 0, 
/*4539*/            OPC_EmitInteger, MVT::i1, 0, 
/*4542*/            OPC_EmitInteger, MVT::i1, 0, 
/*4545*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4559*/          0, // EndSwitchType
/*4560*/        0, /*End of Scope*/
/*4561*/      /*Scope*/ 28, /*->4590*/
/*4562*/        OPC_CaptureGlueInput,
/*4563*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4564*/        OPC_CheckPredicate, 49, // Predicate_si_ld_local
/*4566*/        OPC_CheckPredicate, 56, // Predicate_si_load_local
/*4568*/        OPC_CheckType, MVT::v2i32,
/*4570*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4572*/        OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4575*/        OPC_EmitMergeInputChains1_0,
/*4576*/        OPC_EmitInteger, MVT::i1, 0, 
/*4579*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4590*/      /*Scope*/ 37|128,1/*165*/, /*->4757*/
/*4592*/        OPC_RecordChild1, // #1 = $src_gpr
/*4593*/        OPC_CheckChild1Type, MVT::i32,
/*4595*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4597*/        OPC_CheckPredicate, 34, // Predicate_load
/*4599*/        OPC_Scope, 38, /*->4639*/ // 4 children in Scope
/*4601*/          OPC_CheckPredicate, 48, // Predicate_load_param
/*4603*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4621
/*4606*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4608*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4611*/            OPC_EmitMergeInputChains1_0,
/*4612*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4621*/          /*SwitchType*/ 15, MVT::v4i32,// ->4638
/*4623*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4625*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4628*/            OPC_EmitMergeInputChains1_0,
/*4629*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4638*/          0, // EndSwitchType
/*4639*/        /*Scope*/ 38, /*->4678*/
/*4640*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4642*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4660
/*4645*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4647*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4650*/            OPC_EmitMergeInputChains1_0,
/*4651*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4660*/          /*SwitchType*/ 15, MVT::v4i32,// ->4677
/*4662*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4664*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4667*/            OPC_EmitMergeInputChains1_0,
/*4668*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4677*/          0, // EndSwitchType
/*4678*/        /*Scope*/ 38, /*->4717*/
/*4679*/          OPC_CheckPredicate, 48, // Predicate_load_param
/*4681*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4699
/*4684*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4686*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4689*/            OPC_EmitMergeInputChains1_0,
/*4690*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4699*/          /*SwitchType*/ 15, MVT::v4i32,// ->4716
/*4701*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4703*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4706*/            OPC_EmitMergeInputChains1_0,
/*4707*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4716*/          0, // EndSwitchType
/*4717*/        /*Scope*/ 38, /*->4756*/
/*4718*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4720*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4738
/*4723*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4725*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4728*/            OPC_EmitMergeInputChains1_0,
/*4729*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4738*/          /*SwitchType*/ 15, MVT::v4i32,// ->4755
/*4740*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4742*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4745*/            OPC_EmitMergeInputChains1_0,
/*4746*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4755*/          0, // EndSwitchType
/*4756*/        0, /*End of Scope*/
/*4757*/      /*Scope*/ 106|128,3/*490*/, /*->5249*/
/*4759*/        OPC_MoveChild, 1,
/*4761*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4764*/        OPC_RecordChild0, // #1 = $sbase
/*4765*/        OPC_RecordChild1, // #2 = $offset
/*4766*/        OPC_MoveChild, 1,
/*4768*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4771*/        OPC_Scope, 99, /*->4872*/ // 3 children in Scope
/*4773*/          OPC_CheckPredicate, 57, // Predicate_IMM8bitDWORD
/*4775*/          OPC_MoveParent,
/*4776*/          OPC_CheckType, MVT::i64,
/*4778*/          OPC_MoveParent,
/*4779*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4781*/          OPC_CheckPredicate, 34, // Predicate_load
/*4783*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4785*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4803
/*4788*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4790*/            OPC_EmitMergeInputChains1_0,
/*4791*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4794*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4803*/          /*SwitchType*/ 15, MVT::v4i32,// ->4820
/*4805*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4807*/            OPC_EmitMergeInputChains1_0,
/*4808*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4811*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4820*/          /*SwitchType*/ 15, MVT::v32i8,// ->4837
/*4822*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4824*/            OPC_EmitMergeInputChains1_0,
/*4825*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4828*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4837*/          /*SwitchType*/ 15, MVT::v8i32,// ->4854
/*4839*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4841*/            OPC_EmitMergeInputChains1_0,
/*4842*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4845*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4854*/          /*SwitchType*/ 15, MVT::v16i32,// ->4871
/*4856*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4858*/            OPC_EmitMergeInputChains1_0,
/*4859*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4862*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4871*/          0, // EndSwitchType
/*4872*/        /*Scope*/ 99, /*->4972*/
/*4873*/          OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*4875*/          OPC_MoveParent,
/*4876*/          OPC_CheckType, MVT::i64,
/*4878*/          OPC_MoveParent,
/*4879*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4881*/          OPC_CheckPredicate, 34, // Predicate_load
/*4883*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4885*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4903
/*4888*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4890*/            OPC_EmitMergeInputChains1_0,
/*4891*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4894*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4903*/          /*SwitchType*/ 15, MVT::v4i32,// ->4920
/*4905*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4907*/            OPC_EmitMergeInputChains1_0,
/*4908*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4911*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4920*/          /*SwitchType*/ 15, MVT::v32i8,// ->4937
/*4922*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4924*/            OPC_EmitMergeInputChains1_0,
/*4925*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4928*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4937*/          /*SwitchType*/ 15, MVT::v8i32,// ->4954
/*4939*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4941*/            OPC_EmitMergeInputChains1_0,
/*4942*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4945*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4954*/          /*SwitchType*/ 15, MVT::v16i32,// ->4971
/*4956*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4958*/            OPC_EmitMergeInputChains1_0,
/*4959*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4962*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4971*/          0, // EndSwitchType
/*4972*/        /*Scope*/ 18|128,2/*274*/, /*->5248*/
/*4974*/          OPC_CheckPredicate, 59, // Predicate_IMM32bit
/*4976*/          OPC_MoveParent,
/*4977*/          OPC_CheckType, MVT::i64,
/*4979*/          OPC_MoveParent,
/*4980*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4982*/          OPC_CheckPredicate, 34, // Predicate_load
/*4984*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4986*/          OPC_SwitchType /*5 cases */, 50, MVT::v2i32,// ->5039
/*4989*/            OPC_Scope, 23, /*->5014*/ // 2 children in Scope
/*4991*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4993*/              OPC_EmitMergeInputChains1_0,
/*4994*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4997*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5005*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5014*/            /*Scope*/ 23, /*->5038*/
/*5015*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5017*/              OPC_EmitMergeInputChains1_0,
/*5018*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5021*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5029*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5038*/            0, /*End of Scope*/
/*5039*/          /*SwitchType*/ 50, MVT::v4i32,// ->5091
/*5041*/            OPC_Scope, 23, /*->5066*/ // 2 children in Scope
/*5043*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5045*/              OPC_EmitMergeInputChains1_0,
/*5046*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5049*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5057*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5066*/            /*Scope*/ 23, /*->5090*/
/*5067*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5069*/              OPC_EmitMergeInputChains1_0,
/*5070*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5073*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5081*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5090*/            0, /*End of Scope*/
/*5091*/          /*SwitchType*/ 50, MVT::v32i8,// ->5143
/*5093*/            OPC_Scope, 23, /*->5118*/ // 2 children in Scope
/*5095*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5097*/              OPC_EmitMergeInputChains1_0,
/*5098*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5101*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5109*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5118*/            /*Scope*/ 23, /*->5142*/
/*5119*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5121*/              OPC_EmitMergeInputChains1_0,
/*5122*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5125*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5133*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5142*/            0, /*End of Scope*/
/*5143*/          /*SwitchType*/ 50, MVT::v8i32,// ->5195
/*5145*/            OPC_Scope, 23, /*->5170*/ // 2 children in Scope
/*5147*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5149*/              OPC_EmitMergeInputChains1_0,
/*5150*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5153*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5161*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5170*/            /*Scope*/ 23, /*->5194*/
/*5171*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5173*/              OPC_EmitMergeInputChains1_0,
/*5174*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5177*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5185*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5194*/            0, /*End of Scope*/
/*5195*/          /*SwitchType*/ 50, MVT::v16i32,// ->5247
/*5197*/            OPC_Scope, 23, /*->5222*/ // 2 children in Scope
/*5199*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5201*/              OPC_EmitMergeInputChains1_0,
/*5202*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5205*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5213*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5222*/            /*Scope*/ 23, /*->5246*/
/*5223*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5225*/              OPC_EmitMergeInputChains1_0,
/*5226*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5229*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5237*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5246*/            0, /*End of Scope*/
/*5247*/          0, // EndSwitchType
/*5248*/        0, /*End of Scope*/
/*5249*/      /*Scope*/ 122|128,1/*250*/, /*->5501*/
/*5251*/        OPC_RecordChild1, // #1 = $sbase
/*5252*/        OPC_CheckChild1Type, MVT::i64,
/*5254*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*5256*/        OPC_CheckPredicate, 34, // Predicate_load
/*5258*/        OPC_Scope, 56|128,1/*184*/, /*->5445*/ // 2 children in Scope
/*5261*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*5263*/          OPC_SwitchType /*5 cases */, 34, MVT::v2i32,// ->5300
/*5266*/            OPC_Scope, 15, /*->5283*/ // 2 children in Scope
/*5268*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5270*/              OPC_EmitMergeInputChains1_0,
/*5271*/              OPC_EmitInteger, MVT::i32, 0, 
/*5274*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5283*/            /*Scope*/ 15, /*->5299*/
/*5284*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5286*/              OPC_EmitMergeInputChains1_0,
/*5287*/              OPC_EmitInteger, MVT::i32, 0, 
/*5290*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5299*/            0, /*End of Scope*/
/*5300*/          /*SwitchType*/ 34, MVT::v4i32,// ->5336
/*5302*/            OPC_Scope, 15, /*->5319*/ // 2 children in Scope
/*5304*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5306*/              OPC_EmitMergeInputChains1_0,
/*5307*/              OPC_EmitInteger, MVT::i32, 0, 
/*5310*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5319*/            /*Scope*/ 15, /*->5335*/
/*5320*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5322*/              OPC_EmitMergeInputChains1_0,
/*5323*/              OPC_EmitInteger, MVT::i32, 0, 
/*5326*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5335*/            0, /*End of Scope*/
/*5336*/          /*SwitchType*/ 34, MVT::v32i8,// ->5372
/*5338*/            OPC_Scope, 15, /*->5355*/ // 2 children in Scope
/*5340*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5342*/              OPC_EmitMergeInputChains1_0,
/*5343*/              OPC_EmitInteger, MVT::i32, 0, 
/*5346*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5355*/            /*Scope*/ 15, /*->5371*/
/*5356*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5358*/              OPC_EmitMergeInputChains1_0,
/*5359*/              OPC_EmitInteger, MVT::i32, 0, 
/*5362*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5371*/            0, /*End of Scope*/
/*5372*/          /*SwitchType*/ 34, MVT::v8i32,// ->5408
/*5374*/            OPC_Scope, 15, /*->5391*/ // 2 children in Scope
/*5376*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5378*/              OPC_EmitMergeInputChains1_0,
/*5379*/              OPC_EmitInteger, MVT::i32, 0, 
/*5382*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5391*/            /*Scope*/ 15, /*->5407*/
/*5392*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5394*/              OPC_EmitMergeInputChains1_0,
/*5395*/              OPC_EmitInteger, MVT::i32, 0, 
/*5398*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5407*/            0, /*End of Scope*/
/*5408*/          /*SwitchType*/ 34, MVT::v16i32,// ->5444
/*5410*/            OPC_Scope, 15, /*->5427*/ // 2 children in Scope
/*5412*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5414*/              OPC_EmitMergeInputChains1_0,
/*5415*/              OPC_EmitInteger, MVT::i32, 0, 
/*5418*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5427*/            /*Scope*/ 15, /*->5443*/
/*5428*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5430*/              OPC_EmitMergeInputChains1_0,
/*5431*/              OPC_EmitInteger, MVT::i32, 0, 
/*5434*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5443*/            0, /*End of Scope*/
/*5444*/          0, // EndSwitchType
/*5445*/        /*Scope*/ 54, /*->5500*/
/*5446*/          OPC_CheckPredicate, 64, // Predicate_flat_load
/*5448*/          OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5474
/*5451*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*5453*/            OPC_EmitMergeInputChains1_0,
/*5454*/            OPC_EmitInteger, MVT::i1, 0, 
/*5457*/            OPC_EmitInteger, MVT::i1, 0, 
/*5460*/            OPC_EmitInteger, MVT::i1, 0, 
/*5463*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*5474*/          /*SwitchType*/ 23, MVT::v4i32,// ->5499
/*5476*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*5478*/            OPC_EmitMergeInputChains1_0,
/*5479*/            OPC_EmitInteger, MVT::i1, 0, 
/*5482*/            OPC_EmitInteger, MVT::i1, 0, 
/*5485*/            OPC_EmitInteger, MVT::i1, 0, 
/*5488*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*5499*/          0, // EndSwitchType
/*5500*/        0, /*End of Scope*/
/*5501*/      0, /*End of Scope*/
/*5502*/    /*SwitchOpcode*/ 117|128,9/*1269*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->6775
/*5506*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5507*/      OPC_Scope, 79, /*->5588*/ // 11 children in Scope
/*5509*/        OPC_CheckChild1Integer, 70|128,38/*4934*/, 
/*5512*/        OPC_RecordChild2, // #1 = $en
/*5513*/        OPC_MoveChild, 2,
/*5515*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5518*/        OPC_MoveParent,
/*5519*/        OPC_RecordChild3, // #2 = $vm
/*5520*/        OPC_MoveChild, 3,
/*5522*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5525*/        OPC_MoveParent,
/*5526*/        OPC_RecordChild4, // #3 = $done
/*5527*/        OPC_MoveChild, 4,
/*5529*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5532*/        OPC_MoveParent,
/*5533*/        OPC_RecordChild5, // #4 = $tgt
/*5534*/        OPC_MoveChild, 5,
/*5536*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5539*/        OPC_MoveParent,
/*5540*/        OPC_RecordChild6, // #5 = $compr
/*5541*/        OPC_MoveChild, 6,
/*5543*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5546*/        OPC_MoveParent,
/*5547*/        OPC_RecordChild7, // #6 = $src0
/*5548*/        OPC_MoveChild, 8,
/*5550*/        OPC_RecordNode, // #7 = $src1
/*5551*/        OPC_MoveParent,
/*5552*/        OPC_MoveChild, 9,
/*5554*/        OPC_RecordNode, // #8 = $src2
/*5555*/        OPC_MoveParent,
/*5556*/        OPC_MoveChild, 10,
/*5558*/        OPC_RecordNode, // #9 = $src3
/*5559*/        OPC_MoveParent,
/*5560*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5562*/        OPC_EmitMergeInputChains1_0,
/*5563*/        OPC_EmitConvertToTarget, 1,
/*5565*/        OPC_EmitConvertToTarget, 4,
/*5567*/        OPC_EmitConvertToTarget, 5,
/*5569*/        OPC_EmitConvertToTarget, 3,
/*5571*/        OPC_EmitConvertToTarget, 2,
/*5573*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 4934:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5588*/      /*Scope*/ 77|128,2/*333*/, /*->5923*/
/*5590*/        OPC_CheckChild1Integer, 55|128,38/*4919*/, 
/*5593*/        OPC_RecordChild2, // #1 = $src
/*5594*/        OPC_RecordChild3, // #2 = $arraybase
/*5595*/        OPC_MoveChild, 3,
/*5597*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5600*/        OPC_MoveParent,
/*5601*/        OPC_Scope, 79, /*->5682*/ // 4 children in Scope
/*5603*/          OPC_CheckChild4Integer, 0, 
/*5605*/          OPC_RecordChild5, // #3 = $mask
/*5606*/          OPC_MoveChild, 5,
/*5608*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5611*/          OPC_MoveParent,
/*5612*/          OPC_Scope, 33, /*->5647*/ // 2 children in Scope
/*5614*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5616*/            OPC_EmitMergeInputChains1_0,
/*5617*/            OPC_EmitInteger, MVT::i32, 0, 
/*5620*/            OPC_EmitConvertToTarget, 2,
/*5622*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5626*/            OPC_EmitConvertToTarget, 3,
/*5628*/            OPC_EmitInteger, MVT::i32, 32, 
/*5631*/            OPC_EmitInteger, MVT::i32, 0, 
/*5634*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5647*/          /*Scope*/ 33, /*->5681*/
/*5648*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5650*/            OPC_EmitMergeInputChains1_0,
/*5651*/            OPC_EmitInteger, MVT::i32, 0, 
/*5654*/            OPC_EmitConvertToTarget, 2,
/*5656*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5660*/            OPC_EmitConvertToTarget, 3,
/*5662*/            OPC_EmitInteger, MVT::i32, 64, 
/*5665*/            OPC_EmitInteger, MVT::i32, 0, 
/*5668*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5681*/          0, /*End of Scope*/
/*5682*/        /*Scope*/ 79, /*->5762*/
/*5683*/          OPC_CheckChild4Integer, 1, 
/*5685*/          OPC_RecordChild5, // #3 = $mask
/*5686*/          OPC_MoveChild, 5,
/*5688*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5691*/          OPC_MoveParent,
/*5692*/          OPC_Scope, 33, /*->5727*/ // 2 children in Scope
/*5694*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5696*/            OPC_EmitMergeInputChains1_0,
/*5697*/            OPC_EmitInteger, MVT::i32, 0, 
/*5700*/            OPC_EmitConvertToTarget, 2,
/*5702*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5706*/            OPC_EmitConvertToTarget, 3,
/*5708*/            OPC_EmitInteger, MVT::i32, 33, 
/*5711*/            OPC_EmitInteger, MVT::i32, 0, 
/*5714*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*5727*/          /*Scope*/ 33, /*->5761*/
/*5728*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5730*/            OPC_EmitMergeInputChains1_0,
/*5731*/            OPC_EmitInteger, MVT::i32, 0, 
/*5734*/            OPC_EmitConvertToTarget, 2,
/*5736*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5740*/            OPC_EmitConvertToTarget, 3,
/*5742*/            OPC_EmitInteger, MVT::i32, 65, 
/*5745*/            OPC_EmitInteger, MVT::i32, 0, 
/*5748*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*5761*/          0, /*End of Scope*/
/*5762*/        /*Scope*/ 79, /*->5842*/
/*5763*/          OPC_CheckChild4Integer, 2, 
/*5765*/          OPC_RecordChild5, // #3 = $mask
/*5766*/          OPC_MoveChild, 5,
/*5768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5771*/          OPC_MoveParent,
/*5772*/          OPC_Scope, 33, /*->5807*/ // 2 children in Scope
/*5774*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5776*/            OPC_EmitMergeInputChains1_0,
/*5777*/            OPC_EmitInteger, MVT::i32, 0, 
/*5780*/            OPC_EmitConvertToTarget, 2,
/*5782*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5786*/            OPC_EmitConvertToTarget, 3,
/*5788*/            OPC_EmitInteger, MVT::i32, 34, 
/*5791*/            OPC_EmitInteger, MVT::i32, 0, 
/*5794*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*5807*/          /*Scope*/ 33, /*->5841*/
/*5808*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5810*/            OPC_EmitMergeInputChains1_0,
/*5811*/            OPC_EmitInteger, MVT::i32, 0, 
/*5814*/            OPC_EmitConvertToTarget, 2,
/*5816*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5820*/            OPC_EmitConvertToTarget, 3,
/*5822*/            OPC_EmitInteger, MVT::i32, 66, 
/*5825*/            OPC_EmitInteger, MVT::i32, 0, 
/*5828*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5841*/          0, /*End of Scope*/
/*5842*/        /*Scope*/ 79, /*->5922*/
/*5843*/          OPC_CheckChild4Integer, 3, 
/*5845*/          OPC_RecordChild5, // #3 = $mask
/*5846*/          OPC_MoveChild, 5,
/*5848*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5851*/          OPC_MoveParent,
/*5852*/          OPC_Scope, 33, /*->5887*/ // 2 children in Scope
/*5854*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5856*/            OPC_EmitMergeInputChains1_0,
/*5857*/            OPC_EmitInteger, MVT::i32, 0, 
/*5860*/            OPC_EmitConvertToTarget, 2,
/*5862*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5866*/            OPC_EmitConvertToTarget, 3,
/*5868*/            OPC_EmitInteger, MVT::i32, 35, 
/*5871*/            OPC_EmitInteger, MVT::i32, 0, 
/*5874*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5887*/          /*Scope*/ 33, /*->5921*/
/*5888*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5890*/            OPC_EmitMergeInputChains1_0,
/*5891*/            OPC_EmitInteger, MVT::i32, 0, 
/*5894*/            OPC_EmitConvertToTarget, 2,
/*5896*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5900*/            OPC_EmitConvertToTarget, 3,
/*5902*/            OPC_EmitInteger, MVT::i32, 67, 
/*5905*/            OPC_EmitInteger, MVT::i32, 0, 
/*5908*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4919:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5921*/          0, /*End of Scope*/
/*5922*/        0, /*End of Scope*/
/*5923*/      /*Scope*/ 90|128,1/*218*/, /*->6143*/
/*5925*/        OPC_CheckChild1Integer, 52|128,38/*4916*/, 
/*5928*/        OPC_Scope, 104, /*->6034*/ // 2 children in Scope
/*5930*/          OPC_CheckChild2Integer, 1, 
/*5932*/          OPC_Scope, 49, /*->5983*/ // 2 children in Scope
/*5934*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5936*/            OPC_EmitMergeInputChains1_0,
/*5937*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5944*/            OPC_EmitInteger, MVT::i32, 1, 
/*5947*/            OPC_EmitInteger, MVT::i32, 60, 
/*5950*/            OPC_EmitInteger, MVT::i32, 7, 
/*5953*/            OPC_EmitInteger, MVT::i32, 7, 
/*5956*/            OPC_EmitInteger, MVT::i32, 7, 
/*5959*/            OPC_EmitInteger, MVT::i32, 7, 
/*5962*/            OPC_EmitInteger, MVT::i32, 39, 
/*5965*/            OPC_EmitInteger, MVT::i32, 0, 
/*5968*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4916:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5983*/          /*Scope*/ 49, /*->6033*/
/*5984*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5986*/            OPC_EmitMergeInputChains1_0,
/*5987*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5994*/            OPC_EmitInteger, MVT::i32, 1, 
/*5997*/            OPC_EmitInteger, MVT::i32, 60, 
/*6000*/            OPC_EmitInteger, MVT::i32, 7, 
/*6003*/            OPC_EmitInteger, MVT::i32, 7, 
/*6006*/            OPC_EmitInteger, MVT::i32, 7, 
/*6009*/            OPC_EmitInteger, MVT::i32, 7, 
/*6012*/            OPC_EmitInteger, MVT::i32, 83, 
/*6015*/            OPC_EmitInteger, MVT::i32, 0, 
/*6018*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4916:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6033*/          0, /*End of Scope*/
/*6034*/        /*Scope*/ 107, /*->6142*/
/*6035*/          OPC_RecordChild2, // #1 = $type
/*6036*/          OPC_MoveChild, 2,
/*6038*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6041*/          OPC_MoveParent,
/*6042*/          OPC_Scope, 48, /*->6092*/ // 2 children in Scope
/*6044*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6046*/            OPC_EmitMergeInputChains1_0,
/*6047*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6054*/            OPC_EmitConvertToTarget, 1,
/*6056*/            OPC_EmitInteger, MVT::i32, 0, 
/*6059*/            OPC_EmitInteger, MVT::i32, 7, 
/*6062*/            OPC_EmitInteger, MVT::i32, 7, 
/*6065*/            OPC_EmitInteger, MVT::i32, 7, 
/*6068*/            OPC_EmitInteger, MVT::i32, 7, 
/*6071*/            OPC_EmitInteger, MVT::i32, 39, 
/*6074*/            OPC_EmitInteger, MVT::i32, 0, 
/*6077*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4916:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6092*/          /*Scope*/ 48, /*->6141*/
/*6093*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6095*/            OPC_EmitMergeInputChains1_0,
/*6096*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6103*/            OPC_EmitConvertToTarget, 1,
/*6105*/            OPC_EmitInteger, MVT::i32, 0, 
/*6108*/            OPC_EmitInteger, MVT::i32, 7, 
/*6111*/            OPC_EmitInteger, MVT::i32, 7, 
/*6114*/            OPC_EmitInteger, MVT::i32, 7, 
/*6117*/            OPC_EmitInteger, MVT::i32, 7, 
/*6120*/            OPC_EmitInteger, MVT::i32, 83, 
/*6123*/            OPC_EmitInteger, MVT::i32, 0, 
/*6126*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4916:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6141*/          0, /*End of Scope*/
/*6142*/        0, /*End of Scope*/
/*6143*/      /*Scope*/ 25, /*->6169*/
/*6144*/        OPC_CheckChild1Integer, 118|128,37/*4854*/, 
/*6147*/        OPC_Scope, 9, /*->6158*/ // 2 children in Scope
/*6149*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6151*/          OPC_EmitMergeInputChains1_0,
/*6152*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4854:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6158*/        /*Scope*/ 9, /*->6168*/
/*6159*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6161*/          OPC_EmitMergeInputChains1_0,
/*6162*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4854:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6168*/        0, /*End of Scope*/
/*6169*/      /*Scope*/ 25, /*->6195*/
/*6170*/        OPC_CheckChild1Integer, 117|128,37/*4853*/, 
/*6173*/        OPC_Scope, 9, /*->6184*/ // 2 children in Scope
/*6175*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6177*/          OPC_EmitMergeInputChains1_0,
/*6178*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4853:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6184*/        /*Scope*/ 9, /*->6194*/
/*6185*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6187*/          OPC_EmitMergeInputChains1_0,
/*6188*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4853:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6194*/        0, /*End of Scope*/
/*6195*/      /*Scope*/ 22, /*->6218*/
/*6196*/        OPC_CheckChild1Integer, 17|128,39/*5009*/, 
/*6199*/        OPC_RecordChild2, // #1 = $saved
/*6200*/        OPC_RecordChild3, // #2 = $target
/*6201*/        OPC_MoveChild, 3,
/*6203*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*6206*/        OPC_MoveParent,
/*6207*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6209*/        OPC_EmitMergeInputChains1_0,
/*6210*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 5009:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*6218*/      /*Scope*/ 14, /*->6233*/
/*6219*/        OPC_CheckChild1Integer, 69|128,38/*4933*/, 
/*6222*/        OPC_RecordChild2, // #1 = $saved
/*6223*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6225*/        OPC_EmitMergeInputChains1_0,
/*6226*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 4933:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*6233*/      /*Scope*/ 2|128,1/*130*/, /*->6365*/
/*6235*/        OPC_CheckChild1Integer, 13|128,38/*4877*/, 
/*6238*/        OPC_RecordChild2, // #1 = $src
/*6239*/        OPC_Scope, 10, /*->6251*/ // 2 children in Scope
/*6241*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6243*/          OPC_EmitMergeInputChains1_0,
/*6244*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4877:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*6251*/        /*Scope*/ 112, /*->6364*/
/*6252*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6254*/          OPC_EmitMergeInputChains1_0,
/*6255*/          OPC_EmitInteger, MVT::i32, 0, 
/*6258*/          OPC_EmitInteger, MVT::i32, 0, 
/*6261*/          OPC_EmitInteger, MVT::i32, 1, 
/*6264*/          OPC_EmitInteger, MVT::i32, 0, 
/*6267*/          OPC_EmitInteger, MVT::i32, 0, 
/*6270*/          OPC_EmitInteger, MVT::i32, 0, 
/*6273*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6276*/          OPC_EmitInteger, MVT::i32, 0, 
/*6279*/          OPC_EmitInteger, MVT::i32, 0, 
/*6282*/          OPC_EmitInteger, MVT::i32, 0, 
/*6285*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6297*/          OPC_EmitInteger, MVT::i32, 0, 
/*6300*/          OPC_EmitInteger, MVT::i32, 0, 
/*6303*/          OPC_EmitInteger, MVT::i32, 0, 
/*6306*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6318*/          OPC_EmitInteger, MVT::i32, 1, 
/*6321*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6324*/          OPC_EmitInteger, MVT::i32, 0, 
/*6327*/          OPC_EmitInteger, MVT::i32, 0, 
/*6330*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6357*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4877:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*6364*/        0, /*End of Scope*/
/*6365*/      /*Scope*/ 11|128,1/*139*/, /*->6506*/
/*6367*/        OPC_CheckChild1Integer, 14|128,38/*4878*/, 
/*6370*/        OPC_Scope, 17, /*->6389*/ // 2 children in Scope
/*6372*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6374*/          OPC_EmitMergeInputChains1_0,
/*6375*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*6382*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4878:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*6389*/        /*Scope*/ 115, /*->6505*/
/*6390*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6392*/          OPC_EmitMergeInputChains1_0,
/*6393*/          OPC_EmitInteger, MVT::i32, 0, 
/*6396*/          OPC_EmitInteger, MVT::i32, 0, 
/*6399*/          OPC_EmitInteger, MVT::i32, 1, 
/*6402*/          OPC_EmitInteger, MVT::i32, 0, 
/*6405*/          OPC_EmitInteger, MVT::i32, 0, 
/*6408*/          OPC_EmitInteger, MVT::i32, 0, 
/*6411*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*6414*/          OPC_EmitInteger, MVT::i32, 0, 
/*6417*/          OPC_EmitInteger, MVT::i32, 0, 
/*6420*/          OPC_EmitInteger, MVT::i32, 0, 
/*6423*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6435*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6438*/          OPC_EmitInteger, MVT::i32, 0, 
/*6441*/          OPC_EmitInteger, MVT::i32, 0, 
/*6444*/          OPC_EmitInteger, MVT::i32, 0, 
/*6447*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6459*/          OPC_EmitInteger, MVT::i32, 1, 
/*6462*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6465*/          OPC_EmitInteger, MVT::i32, 0, 
/*6468*/          OPC_EmitInteger, MVT::i32, 0, 
/*6471*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6498*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4878:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6505*/        0, /*End of Scope*/
/*6506*/      /*Scope*/ 4|128,1/*132*/, /*->6640*/
/*6508*/        OPC_CheckChild1Integer, 53|128,38/*4917*/, 
/*6511*/        OPC_RecordChild2, // #1 = $reg
/*6512*/        OPC_Scope, 62, /*->6576*/ // 2 children in Scope
/*6514*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6516*/          OPC_EmitMergeInputChains1_0,
/*6517*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6524*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6527*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6537*/          OPC_EmitInteger, MVT::i32, 0, 
/*6540*/          OPC_EmitInteger, MVT::i32, 61, 
/*6543*/          OPC_EmitInteger, MVT::i32, 0, 
/*6546*/          OPC_EmitInteger, MVT::i32, 7, 
/*6549*/          OPC_EmitInteger, MVT::i32, 7, 
/*6552*/          OPC_EmitInteger, MVT::i32, 7, 
/*6555*/          OPC_EmitInteger, MVT::i32, 39, 
/*6558*/          OPC_EmitInteger, MVT::i32, 0, 
/*6561*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4917:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6576*/        /*Scope*/ 62, /*->6639*/
/*6577*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6579*/          OPC_EmitMergeInputChains1_0,
/*6580*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6587*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6590*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6600*/          OPC_EmitInteger, MVT::i32, 0, 
/*6603*/          OPC_EmitInteger, MVT::i32, 61, 
/*6606*/          OPC_EmitInteger, MVT::i32, 0, 
/*6609*/          OPC_EmitInteger, MVT::i32, 7, 
/*6612*/          OPC_EmitInteger, MVT::i32, 7, 
/*6615*/          OPC_EmitInteger, MVT::i32, 7, 
/*6618*/          OPC_EmitInteger, MVT::i32, 83, 
/*6621*/          OPC_EmitInteger, MVT::i32, 0, 
/*6624*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4917:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6639*/        0, /*End of Scope*/
/*6640*/      /*Scope*/ 4|128,1/*132*/, /*->6774*/
/*6642*/        OPC_CheckChild1Integer, 54|128,38/*4918*/, 
/*6645*/        OPC_RecordChild2, // #1 = $reg
/*6646*/        OPC_Scope, 62, /*->6710*/ // 2 children in Scope
/*6648*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6650*/          OPC_EmitMergeInputChains1_0,
/*6651*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6658*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6661*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6671*/          OPC_EmitInteger, MVT::i32, 0, 
/*6674*/          OPC_EmitInteger, MVT::i32, 61, 
/*6677*/          OPC_EmitInteger, MVT::i32, 7, 
/*6680*/          OPC_EmitInteger, MVT::i32, 0, 
/*6683*/          OPC_EmitInteger, MVT::i32, 7, 
/*6686*/          OPC_EmitInteger, MVT::i32, 7, 
/*6689*/          OPC_EmitInteger, MVT::i32, 39, 
/*6692*/          OPC_EmitInteger, MVT::i32, 0, 
/*6695*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4918:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6710*/        /*Scope*/ 62, /*->6773*/
/*6711*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6713*/          OPC_EmitMergeInputChains1_0,
/*6714*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6721*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6724*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6734*/          OPC_EmitInteger, MVT::i32, 0, 
/*6737*/          OPC_EmitInteger, MVT::i32, 61, 
/*6740*/          OPC_EmitInteger, MVT::i32, 7, 
/*6743*/          OPC_EmitInteger, MVT::i32, 0, 
/*6746*/          OPC_EmitInteger, MVT::i32, 7, 
/*6749*/          OPC_EmitInteger, MVT::i32, 7, 
/*6752*/          OPC_EmitInteger, MVT::i32, 83, 
/*6755*/          OPC_EmitInteger, MVT::i32, 0, 
/*6758*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4918:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6773*/        0, /*End of Scope*/
/*6774*/      0, /*End of Scope*/
/*6775*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->6954
/*6779*/      OPC_RecordMemRef,
/*6780*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*6781*/      OPC_Scope, 45, /*->6828*/ // 3 children in Scope
/*6783*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6784*/        OPC_RecordChild2, // #2 = $vdata_in
/*6785*/        OPC_CheckPredicate, 73, // Predicate_atomic_swap_global
/*6787*/        OPC_CheckType, MVT::i32,
/*6789*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6791*/        OPC_Scope, 17, /*->6810*/ // 2 children in Scope
/*6793*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6796*/          OPC_EmitMergeInputChains1_0,
/*6797*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6810*/        /*Scope*/ 16, /*->6827*/
/*6811*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6814*/          OPC_EmitMergeInputChains1_0,
/*6815*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6827*/        0, /*End of Scope*/
/*6828*/      /*Scope*/ 57, /*->6886*/
/*6829*/        OPC_CaptureGlueInput,
/*6830*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6831*/        OPC_RecordChild2, // #2 = $value
/*6832*/        OPC_CheckPredicate, 74, // Predicate_si_atomic_swap_local
/*6834*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6860
/*6837*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6839*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6842*/          OPC_EmitMergeInputChains1_0,
/*6843*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6846*/          OPC_EmitInteger, MVT::i1, 0, 
/*6849*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6860*/        /*SwitchType*/ 23, MVT::i64,// ->6885
/*6862*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6864*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6867*/          OPC_EmitMergeInputChains1_0,
/*6868*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6871*/          OPC_EmitInteger, MVT::i1, 0, 
/*6874*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6885*/        0, // EndSwitchType
/*6886*/      /*Scope*/ 66, /*->6953*/
/*6887*/        OPC_RecordChild1, // #1 = $src0
/*6888*/        OPC_CheckChild1Type, MVT::i32,
/*6890*/        OPC_RecordChild2, // #2 = $src1
/*6891*/        OPC_CheckPredicate, 75, // Predicate_atomic_swap_local
/*6893*/        OPC_CheckType, MVT::i32,
/*6895*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6897*/        OPC_EmitMergeInputChains1_0,
/*6898*/        OPC_EmitInteger, MVT::i32, 0, 
/*6901*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6913*/        OPC_EmitInteger, MVT::i32, 0, 
/*6916*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6928*/        OPC_EmitInteger, MVT::i32, 1, 
/*6931*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6934*/        OPC_EmitInteger, MVT::i32, 0, 
/*6937*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6953*/      0, /*End of Scope*/
/*6954*/    /*SwitchOpcode*/ 20|128,2/*276*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->7234
/*6958*/      OPC_RecordMemRef,
/*6959*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*6960*/      OPC_Scope, 45, /*->7007*/ // 3 children in Scope
/*6962*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6963*/        OPC_RecordChild2, // #2 = $vdata_in
/*6964*/        OPC_CheckPredicate, 76, // Predicate_atomic_add_global
/*6966*/        OPC_CheckType, MVT::i32,
/*6968*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6970*/        OPC_Scope, 17, /*->6989*/ // 2 children in Scope
/*6972*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6975*/          OPC_EmitMergeInputChains1_0,
/*6976*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6989*/        /*Scope*/ 16, /*->7006*/
/*6990*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6993*/          OPC_EmitMergeInputChains1_0,
/*6994*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7006*/        0, /*End of Scope*/
/*7007*/      /*Scope*/ 29|128,1/*157*/, /*->7166*/
/*7009*/        OPC_CaptureGlueInput,
/*7010*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7011*/        OPC_Scope, 96, /*->7109*/ // 2 children in Scope
/*7013*/          OPC_CheckChild2Integer, 1, 
/*7015*/          OPC_CheckPredicate, 77, // Predicate_si_atomic_load_add_local
/*7017*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->7063
/*7020*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7022*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7025*/            OPC_EmitMergeInputChains1_0,
/*7026*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7038*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7046*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7049*/            OPC_EmitInteger, MVT::i1, 0, 
/*7052*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7063*/          /*SwitchType*/ 43, MVT::i64,// ->7108
/*7065*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7067*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7070*/            OPC_EmitMergeInputChains1_0,
/*7071*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7083*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7091*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7094*/            OPC_EmitInteger, MVT::i1, 0, 
/*7097*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7108*/          0, // EndSwitchType
/*7109*/        /*Scope*/ 55, /*->7165*/
/*7110*/          OPC_RecordChild2, // #2 = $value
/*7111*/          OPC_CheckPredicate, 77, // Predicate_si_atomic_load_add_local
/*7113*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7139
/*7116*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7118*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7121*/            OPC_EmitMergeInputChains1_0,
/*7122*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7125*/            OPC_EmitInteger, MVT::i1, 0, 
/*7128*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7139*/          /*SwitchType*/ 23, MVT::i64,// ->7164
/*7141*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7143*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7146*/            OPC_EmitMergeInputChains1_0,
/*7147*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7150*/            OPC_EmitInteger, MVT::i1, 0, 
/*7153*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7164*/          0, // EndSwitchType
/*7165*/        0, /*End of Scope*/
/*7166*/      /*Scope*/ 66, /*->7233*/
/*7167*/        OPC_RecordChild1, // #1 = $src0
/*7168*/        OPC_CheckChild1Type, MVT::i32,
/*7170*/        OPC_RecordChild2, // #2 = $src1
/*7171*/        OPC_CheckPredicate, 78, // Predicate_atomic_load_add_local
/*7173*/        OPC_CheckType, MVT::i32,
/*7175*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7177*/        OPC_EmitMergeInputChains1_0,
/*7178*/        OPC_EmitInteger, MVT::i32, 0, 
/*7181*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7193*/        OPC_EmitInteger, MVT::i32, 0, 
/*7196*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7208*/        OPC_EmitInteger, MVT::i32, 1, 
/*7211*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7214*/        OPC_EmitInteger, MVT::i32, 0, 
/*7217*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7233*/      0, /*End of Scope*/
/*7234*/    /*SwitchOpcode*/ 20|128,2/*276*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7514
/*7238*/      OPC_RecordMemRef,
/*7239*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*7240*/      OPC_Scope, 45, /*->7287*/ // 3 children in Scope
/*7242*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7243*/        OPC_RecordChild2, // #2 = $vdata_in
/*7244*/        OPC_CheckPredicate, 79, // Predicate_atomic_sub_global
/*7246*/        OPC_CheckType, MVT::i32,
/*7248*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7250*/        OPC_Scope, 17, /*->7269*/ // 2 children in Scope
/*7252*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7255*/          OPC_EmitMergeInputChains1_0,
/*7256*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7269*/        /*Scope*/ 16, /*->7286*/
/*7270*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7273*/          OPC_EmitMergeInputChains1_0,
/*7274*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7286*/        0, /*End of Scope*/
/*7287*/      /*Scope*/ 29|128,1/*157*/, /*->7446*/
/*7289*/        OPC_CaptureGlueInput,
/*7290*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7291*/        OPC_Scope, 96, /*->7389*/ // 2 children in Scope
/*7293*/          OPC_CheckChild2Integer, 1, 
/*7295*/          OPC_CheckPredicate, 80, // Predicate_si_atomic_load_sub_local
/*7297*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->7343
/*7300*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7302*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7305*/            OPC_EmitMergeInputChains1_0,
/*7306*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7318*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7326*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7329*/            OPC_EmitInteger, MVT::i1, 0, 
/*7332*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7343*/          /*SwitchType*/ 43, MVT::i64,// ->7388
/*7345*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7347*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7350*/            OPC_EmitMergeInputChains1_0,
/*7351*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7363*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7371*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7374*/            OPC_EmitInteger, MVT::i1, 0, 
/*7377*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7388*/          0, // EndSwitchType
/*7389*/        /*Scope*/ 55, /*->7445*/
/*7390*/          OPC_RecordChild2, // #2 = $value
/*7391*/          OPC_CheckPredicate, 80, // Predicate_si_atomic_load_sub_local
/*7393*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7419
/*7396*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7398*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7401*/            OPC_EmitMergeInputChains1_0,
/*7402*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7405*/            OPC_EmitInteger, MVT::i1, 0, 
/*7408*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7419*/          /*SwitchType*/ 23, MVT::i64,// ->7444
/*7421*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7423*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7426*/            OPC_EmitMergeInputChains1_0,
/*7427*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7430*/            OPC_EmitInteger, MVT::i1, 0, 
/*7433*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7444*/          0, // EndSwitchType
/*7445*/        0, /*End of Scope*/
/*7446*/      /*Scope*/ 66, /*->7513*/
/*7447*/        OPC_RecordChild1, // #1 = $src0
/*7448*/        OPC_CheckChild1Type, MVT::i32,
/*7450*/        OPC_RecordChild2, // #2 = $src1
/*7451*/        OPC_CheckPredicate, 81, // Predicate_atomic_load_sub_local
/*7453*/        OPC_CheckType, MVT::i32,
/*7455*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7457*/        OPC_EmitMergeInputChains1_0,
/*7458*/        OPC_EmitInteger, MVT::i32, 0, 
/*7461*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7473*/        OPC_EmitInteger, MVT::i32, 0, 
/*7476*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7488*/        OPC_EmitInteger, MVT::i32, 1, 
/*7491*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7494*/        OPC_EmitInteger, MVT::i32, 0, 
/*7497*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7513*/      0, /*End of Scope*/
/*7514*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7693
/*7518*/      OPC_RecordMemRef,
/*7519*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7520*/      OPC_Scope, 45, /*->7567*/ // 3 children in Scope
/*7522*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7523*/        OPC_RecordChild2, // #2 = $vdata_in
/*7524*/        OPC_CheckPredicate, 82, // Predicate_atomic_min_global
/*7526*/        OPC_CheckType, MVT::i32,
/*7528*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7530*/        OPC_Scope, 17, /*->7549*/ // 2 children in Scope
/*7532*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7535*/          OPC_EmitMergeInputChains1_0,
/*7536*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7549*/        /*Scope*/ 16, /*->7566*/
/*7550*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7553*/          OPC_EmitMergeInputChains1_0,
/*7554*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7566*/        0, /*End of Scope*/
/*7567*/      /*Scope*/ 57, /*->7625*/
/*7568*/        OPC_CaptureGlueInput,
/*7569*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7570*/        OPC_RecordChild2, // #2 = $value
/*7571*/        OPC_CheckPredicate, 83, // Predicate_si_atomic_load_min_local
/*7573*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7599
/*7576*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7578*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7581*/          OPC_EmitMergeInputChains1_0,
/*7582*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7585*/          OPC_EmitInteger, MVT::i1, 0, 
/*7588*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7599*/        /*SwitchType*/ 23, MVT::i64,// ->7624
/*7601*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7603*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7606*/          OPC_EmitMergeInputChains1_0,
/*7607*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7610*/          OPC_EmitInteger, MVT::i1, 0, 
/*7613*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7624*/        0, // EndSwitchType
/*7625*/      /*Scope*/ 66, /*->7692*/
/*7626*/        OPC_RecordChild1, // #1 = $src0
/*7627*/        OPC_CheckChild1Type, MVT::i32,
/*7629*/        OPC_RecordChild2, // #2 = $src1
/*7630*/        OPC_CheckPredicate, 84, // Predicate_atomic_load_min_local
/*7632*/        OPC_CheckType, MVT::i32,
/*7634*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7636*/        OPC_EmitMergeInputChains1_0,
/*7637*/        OPC_EmitInteger, MVT::i32, 0, 
/*7640*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7652*/        OPC_EmitInteger, MVT::i32, 0, 
/*7655*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7667*/        OPC_EmitInteger, MVT::i32, 1, 
/*7670*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7673*/        OPC_EmitInteger, MVT::i32, 0, 
/*7676*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7692*/      0, /*End of Scope*/
/*7693*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->7872
/*7697*/      OPC_RecordMemRef,
/*7698*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7699*/      OPC_Scope, 45, /*->7746*/ // 3 children in Scope
/*7701*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7702*/        OPC_RecordChild2, // #2 = $vdata_in
/*7703*/        OPC_CheckPredicate, 85, // Predicate_atomic_umin_global
/*7705*/        OPC_CheckType, MVT::i32,
/*7707*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7709*/        OPC_Scope, 17, /*->7728*/ // 2 children in Scope
/*7711*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7714*/          OPC_EmitMergeInputChains1_0,
/*7715*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7728*/        /*Scope*/ 16, /*->7745*/
/*7729*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7732*/          OPC_EmitMergeInputChains1_0,
/*7733*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7745*/        0, /*End of Scope*/
/*7746*/      /*Scope*/ 57, /*->7804*/
/*7747*/        OPC_CaptureGlueInput,
/*7748*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7749*/        OPC_RecordChild2, // #2 = $value
/*7750*/        OPC_CheckPredicate, 86, // Predicate_si_atomic_load_umin_local
/*7752*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7778
/*7755*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7757*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7760*/          OPC_EmitMergeInputChains1_0,
/*7761*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7764*/          OPC_EmitInteger, MVT::i1, 0, 
/*7767*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7778*/        /*SwitchType*/ 23, MVT::i64,// ->7803
/*7780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7782*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7785*/          OPC_EmitMergeInputChains1_0,
/*7786*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7789*/          OPC_EmitInteger, MVT::i1, 0, 
/*7792*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7803*/        0, // EndSwitchType
/*7804*/      /*Scope*/ 66, /*->7871*/
/*7805*/        OPC_RecordChild1, // #1 = $src0
/*7806*/        OPC_CheckChild1Type, MVT::i32,
/*7808*/        OPC_RecordChild2, // #2 = $src1
/*7809*/        OPC_CheckPredicate, 87, // Predicate_atomic_load_umin_local
/*7811*/        OPC_CheckType, MVT::i32,
/*7813*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7815*/        OPC_EmitMergeInputChains1_0,
/*7816*/        OPC_EmitInteger, MVT::i32, 0, 
/*7819*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7831*/        OPC_EmitInteger, MVT::i32, 0, 
/*7834*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7846*/        OPC_EmitInteger, MVT::i32, 1, 
/*7849*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7852*/        OPC_EmitInteger, MVT::i32, 0, 
/*7855*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7871*/      0, /*End of Scope*/
/*7872*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->8051
/*7876*/      OPC_RecordMemRef,
/*7877*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*7878*/      OPC_Scope, 45, /*->7925*/ // 3 children in Scope
/*7880*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7881*/        OPC_RecordChild2, // #2 = $vdata_in
/*7882*/        OPC_CheckPredicate, 88, // Predicate_atomic_max_global
/*7884*/        OPC_CheckType, MVT::i32,
/*7886*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7888*/        OPC_Scope, 17, /*->7907*/ // 2 children in Scope
/*7890*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7893*/          OPC_EmitMergeInputChains1_0,
/*7894*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7907*/        /*Scope*/ 16, /*->7924*/
/*7908*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7911*/          OPC_EmitMergeInputChains1_0,
/*7912*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7924*/        0, /*End of Scope*/
/*7925*/      /*Scope*/ 57, /*->7983*/
/*7926*/        OPC_CaptureGlueInput,
/*7927*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7928*/        OPC_RecordChild2, // #2 = $value
/*7929*/        OPC_CheckPredicate, 89, // Predicate_si_atomic_load_max_local
/*7931*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7957
/*7934*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7936*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7939*/          OPC_EmitMergeInputChains1_0,
/*7940*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7943*/          OPC_EmitInteger, MVT::i1, 0, 
/*7946*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7957*/        /*SwitchType*/ 23, MVT::i64,// ->7982
/*7959*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7961*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7964*/          OPC_EmitMergeInputChains1_0,
/*7965*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7968*/          OPC_EmitInteger, MVT::i1, 0, 
/*7971*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7982*/        0, // EndSwitchType
/*7983*/      /*Scope*/ 66, /*->8050*/
/*7984*/        OPC_RecordChild1, // #1 = $src0
/*7985*/        OPC_CheckChild1Type, MVT::i32,
/*7987*/        OPC_RecordChild2, // #2 = $src1
/*7988*/        OPC_CheckPredicate, 90, // Predicate_atomic_load_max_local
/*7990*/        OPC_CheckType, MVT::i32,
/*7992*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7994*/        OPC_EmitMergeInputChains1_0,
/*7995*/        OPC_EmitInteger, MVT::i32, 0, 
/*7998*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8010*/        OPC_EmitInteger, MVT::i32, 0, 
/*8013*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8025*/        OPC_EmitInteger, MVT::i32, 1, 
/*8028*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8031*/        OPC_EmitInteger, MVT::i32, 0, 
/*8034*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8050*/      0, /*End of Scope*/
/*8051*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->8230
/*8055*/      OPC_RecordMemRef,
/*8056*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*8057*/      OPC_Scope, 45, /*->8104*/ // 3 children in Scope
/*8059*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8060*/        OPC_RecordChild2, // #2 = $vdata_in
/*8061*/        OPC_CheckPredicate, 91, // Predicate_atomic_umax_global
/*8063*/        OPC_CheckType, MVT::i32,
/*8065*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8067*/        OPC_Scope, 17, /*->8086*/ // 2 children in Scope
/*8069*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8072*/          OPC_EmitMergeInputChains1_0,
/*8073*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8086*/        /*Scope*/ 16, /*->8103*/
/*8087*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8090*/          OPC_EmitMergeInputChains1_0,
/*8091*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8103*/        0, /*End of Scope*/
/*8104*/      /*Scope*/ 57, /*->8162*/
/*8105*/        OPC_CaptureGlueInput,
/*8106*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8107*/        OPC_RecordChild2, // #2 = $value
/*8108*/        OPC_CheckPredicate, 92, // Predicate_si_atomic_load_umax_local
/*8110*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8136
/*8113*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8115*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8118*/          OPC_EmitMergeInputChains1_0,
/*8119*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8122*/          OPC_EmitInteger, MVT::i1, 0, 
/*8125*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8136*/        /*SwitchType*/ 23, MVT::i64,// ->8161
/*8138*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8140*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8143*/          OPC_EmitMergeInputChains1_0,
/*8144*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8147*/          OPC_EmitInteger, MVT::i1, 0, 
/*8150*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8161*/        0, // EndSwitchType
/*8162*/      /*Scope*/ 66, /*->8229*/
/*8163*/        OPC_RecordChild1, // #1 = $src0
/*8164*/        OPC_CheckChild1Type, MVT::i32,
/*8166*/        OPC_RecordChild2, // #2 = $src1
/*8167*/        OPC_CheckPredicate, 93, // Predicate_atomic_load_umax_local
/*8169*/        OPC_CheckType, MVT::i32,
/*8171*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8173*/        OPC_EmitMergeInputChains1_0,
/*8174*/        OPC_EmitInteger, MVT::i32, 0, 
/*8177*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8189*/        OPC_EmitInteger, MVT::i32, 0, 
/*8192*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8204*/        OPC_EmitInteger, MVT::i32, 1, 
/*8207*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8210*/        OPC_EmitInteger, MVT::i32, 0, 
/*8213*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8229*/      0, /*End of Scope*/
/*8230*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->8409
/*8234*/      OPC_RecordMemRef,
/*8235*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*8236*/      OPC_Scope, 45, /*->8283*/ // 3 children in Scope
/*8238*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8239*/        OPC_RecordChild2, // #2 = $vdata_in
/*8240*/        OPC_CheckPredicate, 94, // Predicate_atomic_and_global
/*8242*/        OPC_CheckType, MVT::i32,
/*8244*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8246*/        OPC_Scope, 17, /*->8265*/ // 2 children in Scope
/*8248*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8251*/          OPC_EmitMergeInputChains1_0,
/*8252*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8265*/        /*Scope*/ 16, /*->8282*/
/*8266*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8269*/          OPC_EmitMergeInputChains1_0,
/*8270*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8282*/        0, /*End of Scope*/
/*8283*/      /*Scope*/ 57, /*->8341*/
/*8284*/        OPC_CaptureGlueInput,
/*8285*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8286*/        OPC_RecordChild2, // #2 = $value
/*8287*/        OPC_CheckPredicate, 95, // Predicate_si_atomic_load_and_local
/*8289*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8315
/*8292*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8294*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8297*/          OPC_EmitMergeInputChains1_0,
/*8298*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8301*/          OPC_EmitInteger, MVT::i1, 0, 
/*8304*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8315*/        /*SwitchType*/ 23, MVT::i64,// ->8340
/*8317*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8319*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8322*/          OPC_EmitMergeInputChains1_0,
/*8323*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8326*/          OPC_EmitInteger, MVT::i1, 0, 
/*8329*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8340*/        0, // EndSwitchType
/*8341*/      /*Scope*/ 66, /*->8408*/
/*8342*/        OPC_RecordChild1, // #1 = $src0
/*8343*/        OPC_CheckChild1Type, MVT::i32,
/*8345*/        OPC_RecordChild2, // #2 = $src1
/*8346*/        OPC_CheckPredicate, 96, // Predicate_atomic_load_and_local
/*8348*/        OPC_CheckType, MVT::i32,
/*8350*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8352*/        OPC_EmitMergeInputChains1_0,
/*8353*/        OPC_EmitInteger, MVT::i32, 0, 
/*8356*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8368*/        OPC_EmitInteger, MVT::i32, 0, 
/*8371*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8383*/        OPC_EmitInteger, MVT::i32, 1, 
/*8386*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8389*/        OPC_EmitInteger, MVT::i32, 0, 
/*8392*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8408*/      0, /*End of Scope*/
/*8409*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->8588
/*8413*/      OPC_RecordMemRef,
/*8414*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*8415*/      OPC_Scope, 45, /*->8462*/ // 3 children in Scope
/*8417*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8418*/        OPC_RecordChild2, // #2 = $vdata_in
/*8419*/        OPC_CheckPredicate, 97, // Predicate_atomic_or_global
/*8421*/        OPC_CheckType, MVT::i32,
/*8423*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8425*/        OPC_Scope, 17, /*->8444*/ // 2 children in Scope
/*8427*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8430*/          OPC_EmitMergeInputChains1_0,
/*8431*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8444*/        /*Scope*/ 16, /*->8461*/
/*8445*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8448*/          OPC_EmitMergeInputChains1_0,
/*8449*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8461*/        0, /*End of Scope*/
/*8462*/      /*Scope*/ 57, /*->8520*/
/*8463*/        OPC_CaptureGlueInput,
/*8464*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8465*/        OPC_RecordChild2, // #2 = $value
/*8466*/        OPC_CheckPredicate, 98, // Predicate_si_atomic_load_or_local
/*8468*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8494
/*8471*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8473*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8476*/          OPC_EmitMergeInputChains1_0,
/*8477*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8480*/          OPC_EmitInteger, MVT::i1, 0, 
/*8483*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8494*/        /*SwitchType*/ 23, MVT::i64,// ->8519
/*8496*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8498*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8501*/          OPC_EmitMergeInputChains1_0,
/*8502*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8505*/          OPC_EmitInteger, MVT::i1, 0, 
/*8508*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8519*/        0, // EndSwitchType
/*8520*/      /*Scope*/ 66, /*->8587*/
/*8521*/        OPC_RecordChild1, // #1 = $src0
/*8522*/        OPC_CheckChild1Type, MVT::i32,
/*8524*/        OPC_RecordChild2, // #2 = $src1
/*8525*/        OPC_CheckPredicate, 99, // Predicate_atomic_load_or_local
/*8527*/        OPC_CheckType, MVT::i32,
/*8529*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8531*/        OPC_EmitMergeInputChains1_0,
/*8532*/        OPC_EmitInteger, MVT::i32, 0, 
/*8535*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8547*/        OPC_EmitInteger, MVT::i32, 0, 
/*8550*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8562*/        OPC_EmitInteger, MVT::i32, 1, 
/*8565*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8568*/        OPC_EmitInteger, MVT::i32, 0, 
/*8571*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8587*/      0, /*End of Scope*/
/*8588*/    /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->8767
/*8592*/      OPC_RecordMemRef,
/*8593*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*8594*/      OPC_Scope, 45, /*->8641*/ // 3 children in Scope
/*8596*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8597*/        OPC_RecordChild2, // #2 = $vdata_in
/*8598*/        OPC_CheckPredicate, 100, // Predicate_atomic_xor_global
/*8600*/        OPC_CheckType, MVT::i32,
/*8602*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8604*/        OPC_Scope, 17, /*->8623*/ // 2 children in Scope
/*8606*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8609*/          OPC_EmitMergeInputChains1_0,
/*8610*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8623*/        /*Scope*/ 16, /*->8640*/
/*8624*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8627*/          OPC_EmitMergeInputChains1_0,
/*8628*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8640*/        0, /*End of Scope*/
/*8641*/      /*Scope*/ 57, /*->8699*/
/*8642*/        OPC_CaptureGlueInput,
/*8643*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8644*/        OPC_RecordChild2, // #2 = $value
/*8645*/        OPC_CheckPredicate, 101, // Predicate_si_atomic_load_xor_local
/*8647*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8673
/*8650*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8652*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8655*/          OPC_EmitMergeInputChains1_0,
/*8656*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8659*/          OPC_EmitInteger, MVT::i1, 0, 
/*8662*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8673*/        /*SwitchType*/ 23, MVT::i64,// ->8698
/*8675*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8677*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8680*/          OPC_EmitMergeInputChains1_0,
/*8681*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8684*/          OPC_EmitInteger, MVT::i1, 0, 
/*8687*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8698*/        0, // EndSwitchType
/*8699*/      /*Scope*/ 66, /*->8766*/
/*8700*/        OPC_RecordChild1, // #1 = $src0
/*8701*/        OPC_CheckChild1Type, MVT::i32,
/*8703*/        OPC_RecordChild2, // #2 = $src1
/*8704*/        OPC_CheckPredicate, 102, // Predicate_atomic_load_xor_local
/*8706*/        OPC_CheckType, MVT::i32,
/*8708*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8710*/        OPC_EmitMergeInputChains1_0,
/*8711*/        OPC_EmitInteger, MVT::i32, 0, 
/*8714*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8726*/        OPC_EmitInteger, MVT::i32, 0, 
/*8729*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8741*/        OPC_EmitInteger, MVT::i32, 1, 
/*8744*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8747*/        OPC_EmitInteger, MVT::i32, 0, 
/*8750*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8766*/      0, /*End of Scope*/
/*8767*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->8905
/*8771*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*8772*/      OPC_RecordChild1, // #1 = $src
/*8773*/      OPC_CheckChild1Type, MVT::v4f32,
/*8775*/      OPC_RecordChild2, // #2 = $base
/*8776*/      OPC_MoveChild, 2,
/*8778*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8781*/      OPC_CheckType, MVT::i32,
/*8783*/      OPC_MoveParent,
/*8784*/      OPC_RecordChild3, // #3 = $type
/*8785*/      OPC_MoveChild, 3,
/*8787*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8790*/      OPC_CheckType, MVT::i32,
/*8792*/      OPC_MoveParent,
/*8793*/      OPC_RecordChild4, // #4 = $swz_x
/*8794*/      OPC_MoveChild, 4,
/*8796*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8799*/      OPC_CheckType, MVT::i32,
/*8801*/      OPC_MoveParent,
/*8802*/      OPC_RecordChild5, // #5 = $swz_y
/*8803*/      OPC_MoveChild, 5,
/*8805*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8808*/      OPC_CheckType, MVT::i32,
/*8810*/      OPC_MoveParent,
/*8811*/      OPC_RecordChild6, // #6 = $swz_z
/*8812*/      OPC_MoveChild, 6,
/*8814*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8817*/      OPC_CheckType, MVT::i32,
/*8819*/      OPC_MoveParent,
/*8820*/      OPC_RecordChild7, // #7 = $swz_w
/*8821*/      OPC_MoveChild, 7,
/*8823*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8826*/      OPC_CheckType, MVT::i32,
/*8828*/      OPC_MoveParent,
/*8829*/      OPC_Scope, 36, /*->8867*/ // 2 children in Scope
/*8831*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8833*/        OPC_EmitMergeInputChains1_0,
/*8834*/        OPC_EmitConvertToTarget, 3,
/*8836*/        OPC_EmitConvertToTarget, 2,
/*8838*/        OPC_EmitConvertToTarget, 4,
/*8840*/        OPC_EmitConvertToTarget, 5,
/*8842*/        OPC_EmitConvertToTarget, 6,
/*8844*/        OPC_EmitConvertToTarget, 7,
/*8846*/        OPC_EmitInteger, MVT::i32, 39, 
/*8849*/        OPC_EmitInteger, MVT::i32, 0, 
/*8852*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*8867*/      /*Scope*/ 36, /*->8904*/
/*8868*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8870*/        OPC_EmitMergeInputChains1_0,
/*8871*/        OPC_EmitConvertToTarget, 3,
/*8873*/        OPC_EmitConvertToTarget, 2,
/*8875*/        OPC_EmitConvertToTarget, 4,
/*8877*/        OPC_EmitConvertToTarget, 5,
/*8879*/        OPC_EmitConvertToTarget, 6,
/*8881*/        OPC_EmitConvertToTarget, 7,
/*8883*/        OPC_EmitInteger, MVT::i32, 83, 
/*8886*/        OPC_EmitInteger, MVT::i32, 0, 
/*8889*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*8904*/      0, /*End of Scope*/
/*8905*/    /*SwitchOpcode*/ 33|128,2/*289*/, TARGET_VAL(ISD::SHL),// ->9198
/*8909*/      OPC_Scope, 44, /*->8955*/ // 2 children in Scope
/*8911*/        OPC_MoveChild, 0,
/*8913*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*8916*/        OPC_MoveChild, 0,
/*8918*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8921*/        OPC_CheckChild0Integer, 1, 
/*8923*/        OPC_RecordChild1, // #0 = $a
/*8924*/        OPC_CheckChild1Type, MVT::i32,
/*8926*/        OPC_MoveParent,
/*8927*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8938*/        OPC_MoveParent,
/*8939*/        OPC_RecordChild1, // #1 = $b
/*8940*/        OPC_CheckChild1Type, MVT::i32,
/*8942*/        OPC_CheckType, MVT::i32,
/*8944*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8946*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*8955*/      /*Scope*/ 112|128,1/*240*/, /*->9197*/
/*8957*/        OPC_RecordChild0, // #0 = $src0
/*8958*/        OPC_RecordChild1, // #1 = $src1
/*8959*/        OPC_CheckChild1Type, MVT::i32,
/*8961*/        OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->9183
/*8965*/          OPC_Scope, 11, /*->8978*/ // 3 children in Scope
/*8967*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8969*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*8978*/          /*Scope*/ 101, /*->9080*/
/*8979*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8981*/            OPC_EmitInteger, MVT::i32, 0, 
/*8984*/            OPC_EmitInteger, MVT::i32, 0, 
/*8987*/            OPC_EmitInteger, MVT::i32, 1, 
/*8990*/            OPC_EmitInteger, MVT::i32, 0, 
/*8993*/            OPC_EmitInteger, MVT::i32, 0, 
/*8996*/            OPC_EmitInteger, MVT::i32, 0, 
/*8999*/            OPC_EmitInteger, MVT::i32, 0, 
/*9002*/            OPC_EmitInteger, MVT::i32, 0, 
/*9005*/            OPC_EmitInteger, MVT::i32, 0, 
/*9008*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9020*/            OPC_EmitInteger, MVT::i32, 0, 
/*9023*/            OPC_EmitInteger, MVT::i32, 0, 
/*9026*/            OPC_EmitInteger, MVT::i32, 0, 
/*9029*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9041*/            OPC_EmitInteger, MVT::i32, 1, 
/*9044*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9047*/            OPC_EmitInteger, MVT::i32, 0, 
/*9050*/            OPC_EmitInteger, MVT::i32, 0, 
/*9053*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9080*/          /*Scope*/ 101, /*->9182*/
/*9081*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9083*/            OPC_EmitInteger, MVT::i32, 0, 
/*9086*/            OPC_EmitInteger, MVT::i32, 0, 
/*9089*/            OPC_EmitInteger, MVT::i32, 1, 
/*9092*/            OPC_EmitInteger, MVT::i32, 0, 
/*9095*/            OPC_EmitInteger, MVT::i32, 0, 
/*9098*/            OPC_EmitInteger, MVT::i32, 0, 
/*9101*/            OPC_EmitInteger, MVT::i32, 0, 
/*9104*/            OPC_EmitInteger, MVT::i32, 0, 
/*9107*/            OPC_EmitInteger, MVT::i32, 0, 
/*9110*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9122*/            OPC_EmitInteger, MVT::i32, 0, 
/*9125*/            OPC_EmitInteger, MVT::i32, 0, 
/*9128*/            OPC_EmitInteger, MVT::i32, 0, 
/*9131*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9143*/            OPC_EmitInteger, MVT::i32, 1, 
/*9146*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9149*/            OPC_EmitInteger, MVT::i32, 0, 
/*9152*/            OPC_EmitInteger, MVT::i32, 0, 
/*9155*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9182*/          0, /*End of Scope*/
/*9183*/        /*SwitchType*/ 11, MVT::i64,// ->9196
/*9185*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*9187*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*9196*/        0, // EndSwitchType
/*9197*/      0, /*End of Scope*/
/*9198*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->14411
/*9202*/      OPC_Scope, 63|128,39/*5055*/, /*->14260*/ // 2 children in Scope
/*9205*/        OPC_MoveChild, 0,
/*9207*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9210*/        OPC_Scope, 71|128,2/*327*/, /*->9540*/ // 8 children in Scope
/*9213*/          OPC_RecordChild0, // #0 = $y
/*9214*/          OPC_Scope, 1|128,2/*257*/, /*->9474*/ // 2 children in Scope
/*9217*/            OPC_RecordChild1, // #1 = $x
/*9218*/            OPC_MoveParent,
/*9219*/            OPC_MoveChild, 1,
/*9221*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9224*/            OPC_Scope, 10|128,1/*138*/, /*->9365*/ // 4 children in Scope
/*9227*/              OPC_RecordChild0, // #2 = $z
/*9228*/              OPC_MoveChild, 1,
/*9230*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9233*/              OPC_CheckChild0Same, 1,
/*9235*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9246*/              OPC_MoveParent,
/*9247*/              OPC_MoveParent,
/*9248*/              OPC_CheckType, MVT::i32,
/*9250*/              OPC_Scope, 99, /*->9351*/ // 2 children in Scope
/*9252*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9254*/                OPC_EmitInteger, MVT::i32, 0, 
/*9257*/                OPC_EmitInteger, MVT::i32, 0, 
/*9260*/                OPC_EmitInteger, MVT::i32, 0, 
/*9263*/                OPC_EmitInteger, MVT::i32, 0, 
/*9266*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9278*/                OPC_EmitInteger, MVT::i32, 0, 
/*9281*/                OPC_EmitInteger, MVT::i32, 0, 
/*9284*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9296*/                OPC_EmitInteger, MVT::i32, 0, 
/*9299*/                OPC_EmitInteger, MVT::i32, 0, 
/*9302*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9314*/                OPC_EmitInteger, MVT::i32, 1, 
/*9317*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9320*/                OPC_EmitInteger, MVT::i32, 0, 
/*9323*/                OPC_EmitInteger, MVT::i32, 0, 
/*9326*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9351*/              /*Scope*/ 12, /*->9364*/
/*9352*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9354*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9364*/              0, /*End of Scope*/
/*9365*/            /*Scope*/ 35, /*->9401*/
/*9366*/              OPC_MoveChild, 0,
/*9368*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9371*/              OPC_CheckChild0Same, 1,
/*9373*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9384*/              OPC_MoveParent,
/*9385*/              OPC_RecordChild1, // #2 = $z
/*9386*/              OPC_MoveParent,
/*9387*/              OPC_CheckType, MVT::i32,
/*9389*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9391*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9401*/            /*Scope*/ 35, /*->9437*/
/*9402*/              OPC_RecordChild0, // #2 = $z
/*9403*/              OPC_MoveChild, 1,
/*9405*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9408*/              OPC_CheckChild0Same, 0,
/*9410*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9421*/              OPC_MoveParent,
/*9422*/              OPC_MoveParent,
/*9423*/              OPC_CheckType, MVT::i32,
/*9425*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9427*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9437*/            /*Scope*/ 35, /*->9473*/
/*9438*/              OPC_MoveChild, 0,
/*9440*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9443*/              OPC_CheckChild0Same, 0,
/*9445*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9456*/              OPC_MoveParent,
/*9457*/              OPC_RecordChild1, // #2 = $z
/*9458*/              OPC_MoveParent,
/*9459*/              OPC_CheckType, MVT::i32,
/*9461*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9463*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9473*/            0, /*End of Scope*/
/*9474*/          /*Scope*/ 64, /*->9539*/
/*9475*/            OPC_MoveChild, 1,
/*9477*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9480*/            OPC_RecordChild0, // #1 = $x
/*9481*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9492*/            OPC_MoveParent,
/*9493*/            OPC_MoveParent,
/*9494*/            OPC_MoveChild, 1,
/*9496*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9499*/            OPC_Scope, 18, /*->9519*/ // 2 children in Scope
/*9501*/              OPC_RecordChild0, // #2 = $y
/*9502*/              OPC_CheckChild1Same, 1,
/*9504*/              OPC_MoveParent,
/*9505*/              OPC_CheckType, MVT::i32,
/*9507*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9509*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9519*/            /*Scope*/ 18, /*->9538*/
/*9520*/              OPC_CheckChild0Same, 1,
/*9522*/              OPC_RecordChild1, // #2 = $y
/*9523*/              OPC_MoveParent,
/*9524*/              OPC_CheckType, MVT::i32,
/*9526*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9528*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9538*/            0, /*End of Scope*/
/*9539*/          0, /*End of Scope*/
/*9540*/        /*Scope*/ 65, /*->9606*/
/*9541*/          OPC_MoveChild, 0,
/*9543*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9546*/          OPC_RecordChild0, // #0 = $x
/*9547*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9558*/          OPC_MoveParent,
/*9559*/          OPC_RecordChild1, // #1 = $z
/*9560*/          OPC_MoveParent,
/*9561*/          OPC_MoveChild, 1,
/*9563*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9566*/          OPC_Scope, 18, /*->9586*/ // 2 children in Scope
/*9568*/            OPC_RecordChild0, // #2 = $y
/*9569*/            OPC_CheckChild1Same, 0,
/*9571*/            OPC_MoveParent,
/*9572*/            OPC_CheckType, MVT::i32,
/*9574*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9576*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9586*/          /*Scope*/ 18, /*->9605*/
/*9587*/            OPC_CheckChild0Same, 0,
/*9589*/            OPC_RecordChild1, // #2 = $y
/*9590*/            OPC_MoveParent,
/*9591*/            OPC_CheckType, MVT::i32,
/*9593*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9595*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9605*/          0, /*End of Scope*/
/*9606*/        /*Scope*/ 111|128,4/*623*/, /*->10231*/
/*9608*/          OPC_RecordChild0, // #0 = $y
/*9609*/          OPC_Scope, 122|128,2/*378*/, /*->9990*/ // 2 children in Scope
/*9612*/            OPC_RecordChild1, // #1 = $x
/*9613*/            OPC_MoveParent,
/*9614*/            OPC_MoveChild, 1,
/*9616*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9619*/            OPC_Scope, 122, /*->9743*/ // 3 children in Scope
/*9621*/              OPC_MoveChild, 0,
/*9623*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9626*/              OPC_CheckChild0Same, 1,
/*9628*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9639*/              OPC_MoveParent,
/*9640*/              OPC_RecordChild1, // #2 = $z
/*9641*/              OPC_MoveParent,
/*9642*/              OPC_CheckType, MVT::i32,
/*9644*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9646*/              OPC_EmitInteger, MVT::i32, 0, 
/*9649*/              OPC_EmitInteger, MVT::i32, 0, 
/*9652*/              OPC_EmitInteger, MVT::i32, 0, 
/*9655*/              OPC_EmitInteger, MVT::i32, 0, 
/*9658*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9670*/              OPC_EmitInteger, MVT::i32, 0, 
/*9673*/              OPC_EmitInteger, MVT::i32, 0, 
/*9676*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9688*/              OPC_EmitInteger, MVT::i32, 0, 
/*9691*/              OPC_EmitInteger, MVT::i32, 0, 
/*9694*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9706*/              OPC_EmitInteger, MVT::i32, 1, 
/*9709*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9712*/              OPC_EmitInteger, MVT::i32, 0, 
/*9715*/              OPC_EmitInteger, MVT::i32, 0, 
/*9718*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9743*/            /*Scope*/ 122, /*->9866*/
/*9744*/              OPC_RecordChild0, // #2 = $z
/*9745*/              OPC_MoveChild, 1,
/*9747*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9750*/              OPC_CheckChild0Same, 0,
/*9752*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9763*/              OPC_MoveParent,
/*9764*/              OPC_MoveParent,
/*9765*/              OPC_CheckType, MVT::i32,
/*9767*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9769*/              OPC_EmitInteger, MVT::i32, 0, 
/*9772*/              OPC_EmitInteger, MVT::i32, 0, 
/*9775*/              OPC_EmitInteger, MVT::i32, 0, 
/*9778*/              OPC_EmitInteger, MVT::i32, 0, 
/*9781*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9793*/              OPC_EmitInteger, MVT::i32, 0, 
/*9796*/              OPC_EmitInteger, MVT::i32, 0, 
/*9799*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9811*/              OPC_EmitInteger, MVT::i32, 0, 
/*9814*/              OPC_EmitInteger, MVT::i32, 0, 
/*9817*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9829*/              OPC_EmitInteger, MVT::i32, 1, 
/*9832*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9835*/              OPC_EmitInteger, MVT::i32, 0, 
/*9838*/              OPC_EmitInteger, MVT::i32, 0, 
/*9841*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9866*/            /*Scope*/ 122, /*->9989*/
/*9867*/              OPC_MoveChild, 0,
/*9869*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9872*/              OPC_CheckChild0Same, 0,
/*9874*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9885*/              OPC_MoveParent,
/*9886*/              OPC_RecordChild1, // #2 = $z
/*9887*/              OPC_MoveParent,
/*9888*/              OPC_CheckType, MVT::i32,
/*9890*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9892*/              OPC_EmitInteger, MVT::i32, 0, 
/*9895*/              OPC_EmitInteger, MVT::i32, 0, 
/*9898*/              OPC_EmitInteger, MVT::i32, 0, 
/*9901*/              OPC_EmitInteger, MVT::i32, 0, 
/*9904*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9916*/              OPC_EmitInteger, MVT::i32, 0, 
/*9919*/              OPC_EmitInteger, MVT::i32, 0, 
/*9922*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9934*/              OPC_EmitInteger, MVT::i32, 0, 
/*9937*/              OPC_EmitInteger, MVT::i32, 0, 
/*9940*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9952*/              OPC_EmitInteger, MVT::i32, 1, 
/*9955*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9958*/              OPC_EmitInteger, MVT::i32, 0, 
/*9961*/              OPC_EmitInteger, MVT::i32, 0, 
/*9964*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9989*/            0, /*End of Scope*/
/*9990*/          /*Scope*/ 110|128,1/*238*/, /*->10230*/
/*9992*/            OPC_MoveChild, 1,
/*9994*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9997*/            OPC_RecordChild0, // #1 = $x
/*9998*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10009*/           OPC_MoveParent,
/*10010*/           OPC_MoveParent,
/*10011*/           OPC_MoveChild, 1,
/*10013*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10016*/           OPC_Scope, 105, /*->10123*/ // 2 children in Scope
/*10018*/             OPC_RecordChild0, // #2 = $y
/*10019*/             OPC_CheckChild1Same, 1,
/*10021*/             OPC_MoveParent,
/*10022*/             OPC_CheckType, MVT::i32,
/*10024*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10026*/             OPC_EmitInteger, MVT::i32, 0, 
/*10029*/             OPC_EmitInteger, MVT::i32, 0, 
/*10032*/             OPC_EmitInteger, MVT::i32, 0, 
/*10035*/             OPC_EmitInteger, MVT::i32, 0, 
/*10038*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10050*/             OPC_EmitInteger, MVT::i32, 0, 
/*10053*/             OPC_EmitInteger, MVT::i32, 0, 
/*10056*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10068*/             OPC_EmitInteger, MVT::i32, 0, 
/*10071*/             OPC_EmitInteger, MVT::i32, 0, 
/*10074*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10086*/             OPC_EmitInteger, MVT::i32, 1, 
/*10089*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10092*/             OPC_EmitInteger, MVT::i32, 0, 
/*10095*/             OPC_EmitInteger, MVT::i32, 0, 
/*10098*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10123*/           /*Scope*/ 105, /*->10229*/
/*10124*/             OPC_CheckChild0Same, 1,
/*10126*/             OPC_RecordChild1, // #2 = $y
/*10127*/             OPC_MoveParent,
/*10128*/             OPC_CheckType, MVT::i32,
/*10130*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10132*/             OPC_EmitInteger, MVT::i32, 0, 
/*10135*/             OPC_EmitInteger, MVT::i32, 0, 
/*10138*/             OPC_EmitInteger, MVT::i32, 0, 
/*10141*/             OPC_EmitInteger, MVT::i32, 0, 
/*10144*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10156*/             OPC_EmitInteger, MVT::i32, 0, 
/*10159*/             OPC_EmitInteger, MVT::i32, 0, 
/*10162*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10174*/             OPC_EmitInteger, MVT::i32, 0, 
/*10177*/             OPC_EmitInteger, MVT::i32, 0, 
/*10180*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10192*/             OPC_EmitInteger, MVT::i32, 1, 
/*10195*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10198*/             OPC_EmitInteger, MVT::i32, 0, 
/*10201*/             OPC_EmitInteger, MVT::i32, 0, 
/*10204*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10229*/           0, /*End of Scope*/
/*10230*/         0, /*End of Scope*/
/*10231*/       /*Scope*/ 111|128,1/*239*/, /*->10472*/
/*10233*/         OPC_MoveChild, 0,
/*10235*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10238*/         OPC_RecordChild0, // #0 = $x
/*10239*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10250*/         OPC_MoveParent,
/*10251*/         OPC_RecordChild1, // #1 = $z
/*10252*/         OPC_MoveParent,
/*10253*/         OPC_MoveChild, 1,
/*10255*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10258*/         OPC_Scope, 105, /*->10365*/ // 2 children in Scope
/*10260*/           OPC_RecordChild0, // #2 = $y
/*10261*/           OPC_CheckChild1Same, 0,
/*10263*/           OPC_MoveParent,
/*10264*/           OPC_CheckType, MVT::i32,
/*10266*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10268*/           OPC_EmitInteger, MVT::i32, 0, 
/*10271*/           OPC_EmitInteger, MVT::i32, 0, 
/*10274*/           OPC_EmitInteger, MVT::i32, 0, 
/*10277*/           OPC_EmitInteger, MVT::i32, 0, 
/*10280*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10292*/           OPC_EmitInteger, MVT::i32, 0, 
/*10295*/           OPC_EmitInteger, MVT::i32, 0, 
/*10298*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10310*/           OPC_EmitInteger, MVT::i32, 0, 
/*10313*/           OPC_EmitInteger, MVT::i32, 0, 
/*10316*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10328*/           OPC_EmitInteger, MVT::i32, 1, 
/*10331*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10334*/           OPC_EmitInteger, MVT::i32, 0, 
/*10337*/           OPC_EmitInteger, MVT::i32, 0, 
/*10340*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10365*/         /*Scope*/ 105, /*->10471*/
/*10366*/           OPC_CheckChild0Same, 0,
/*10368*/           OPC_RecordChild1, // #2 = $y
/*10369*/           OPC_MoveParent,
/*10370*/           OPC_CheckType, MVT::i32,
/*10372*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10374*/           OPC_EmitInteger, MVT::i32, 0, 
/*10377*/           OPC_EmitInteger, MVT::i32, 0, 
/*10380*/           OPC_EmitInteger, MVT::i32, 0, 
/*10383*/           OPC_EmitInteger, MVT::i32, 0, 
/*10386*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10398*/           OPC_EmitInteger, MVT::i32, 0, 
/*10401*/           OPC_EmitInteger, MVT::i32, 0, 
/*10404*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10416*/           OPC_EmitInteger, MVT::i32, 0, 
/*10419*/           OPC_EmitInteger, MVT::i32, 0, 
/*10422*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10434*/           OPC_EmitInteger, MVT::i32, 1, 
/*10437*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10440*/           OPC_EmitInteger, MVT::i32, 0, 
/*10443*/           OPC_EmitInteger, MVT::i32, 0, 
/*10446*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10471*/         0, /*End of Scope*/
/*10472*/       /*Scope*/ 112|128,4/*624*/, /*->11098*/
/*10474*/         OPC_RecordChild0, // #0 = $x
/*10475*/         OPC_Scope, 108|128,3/*492*/, /*->10970*/ // 2 children in Scope
/*10478*/           OPC_RecordChild1, // #1 = $z
/*10479*/           OPC_MoveParent,
/*10480*/           OPC_MoveChild, 1,
/*10482*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10485*/           OPC_Scope, 16|128,2/*272*/, /*->10760*/ // 4 children in Scope
/*10488*/             OPC_RecordChild0, // #2 = $y
/*10489*/             OPC_MoveChild, 1,
/*10491*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10494*/             OPC_Scope, 104|128,1/*232*/, /*->10729*/ // 2 children in Scope
/*10497*/               OPC_CheckChild0Same, 0,
/*10499*/               OPC_CheckChild1Same, 1,
/*10501*/               OPC_MoveParent,
/*10502*/               OPC_MoveParent,
/*10503*/               OPC_CheckType, MVT::i32,
/*10505*/               OPC_Scope, 70|128,1/*198*/, /*->10706*/ // 2 children in Scope
/*10508*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10510*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10513*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10516*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10519*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10522*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10525*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10528*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10531*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10534*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10537*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10540*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10543*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10555*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10558*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10561*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10564*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10576*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10579*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10582*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10585*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10588*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10615*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10618*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10621*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10633*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10636*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10639*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10651*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10654*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10657*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10669*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10672*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10675*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10678*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10681*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10706*/               /*Scope*/ 21, /*->10728*/
/*10707*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10709*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10718*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10728*/               0, /*End of Scope*/
/*10729*/             /*Scope*/ 29, /*->10759*/
/*10730*/               OPC_CheckChild0Same, 1,
/*10732*/               OPC_CheckChild1Same, 0,
/*10734*/               OPC_MoveParent,
/*10735*/               OPC_MoveParent,
/*10736*/               OPC_CheckType, MVT::i32,
/*10738*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10740*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10749*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10759*/             0, /*End of Scope*/
/*10760*/           /*Scope*/ 69, /*->10830*/
/*10761*/             OPC_MoveChild, 0,
/*10763*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10766*/             OPC_Scope, 30, /*->10798*/ // 2 children in Scope
/*10768*/               OPC_CheckChild0Same, 0,
/*10770*/               OPC_CheckChild1Same, 1,
/*10772*/               OPC_MoveParent,
/*10773*/               OPC_RecordChild1, // #2 = $y
/*10774*/               OPC_MoveParent,
/*10775*/               OPC_CheckType, MVT::i32,
/*10777*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10779*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10788*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10798*/             /*Scope*/ 30, /*->10829*/
/*10799*/               OPC_CheckChild0Same, 1,
/*10801*/               OPC_CheckChild1Same, 0,
/*10803*/               OPC_MoveParent,
/*10804*/               OPC_RecordChild1, // #2 = $y
/*10805*/               OPC_MoveParent,
/*10806*/               OPC_CheckType, MVT::i32,
/*10808*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10810*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10819*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10829*/             0, /*End of Scope*/
/*10830*/           /*Scope*/ 68, /*->10899*/
/*10831*/             OPC_RecordChild0, // #2 = $y
/*10832*/             OPC_MoveChild, 1,
/*10834*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10837*/             OPC_Scope, 29, /*->10868*/ // 2 children in Scope
/*10839*/               OPC_CheckChild0Same, 1,
/*10841*/               OPC_CheckChild1Same, 0,
/*10843*/               OPC_MoveParent,
/*10844*/               OPC_MoveParent,
/*10845*/               OPC_CheckType, MVT::i32,
/*10847*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10849*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10858*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10868*/             /*Scope*/ 29, /*->10898*/
/*10869*/               OPC_CheckChild0Same, 0,
/*10871*/               OPC_CheckChild1Same, 1,
/*10873*/               OPC_MoveParent,
/*10874*/               OPC_MoveParent,
/*10875*/               OPC_CheckType, MVT::i32,
/*10877*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10879*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10888*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10898*/             0, /*End of Scope*/
/*10899*/           /*Scope*/ 69, /*->10969*/
/*10900*/             OPC_MoveChild, 0,
/*10902*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10905*/             OPC_Scope, 30, /*->10937*/ // 2 children in Scope
/*10907*/               OPC_CheckChild0Same, 1,
/*10909*/               OPC_CheckChild1Same, 0,
/*10911*/               OPC_MoveParent,
/*10912*/               OPC_RecordChild1, // #2 = $y
/*10913*/               OPC_MoveParent,
/*10914*/               OPC_CheckType, MVT::i32,
/*10916*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10918*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10927*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10937*/             /*Scope*/ 30, /*->10968*/
/*10938*/               OPC_CheckChild0Same, 0,
/*10940*/               OPC_CheckChild1Same, 1,
/*10942*/               OPC_MoveParent,
/*10943*/               OPC_RecordChild1, // #2 = $y
/*10944*/               OPC_MoveParent,
/*10945*/               OPC_CheckType, MVT::i32,
/*10947*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10949*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10958*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10968*/             0, /*End of Scope*/
/*10969*/           0, /*End of Scope*/
/*10970*/         /*Scope*/ 126, /*->11097*/
/*10971*/           OPC_MoveChild, 1,
/*10973*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10976*/           OPC_RecordChild0, // #1 = $x
/*10977*/           OPC_RecordChild1, // #2 = $z
/*10978*/           OPC_MoveParent,
/*10979*/           OPC_MoveParent,
/*10980*/           OPC_MoveChild, 1,
/*10982*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10985*/           OPC_Scope, 28, /*->11015*/ // 3 children in Scope
/*10987*/             OPC_CheckChild0Same, 1,
/*10989*/             OPC_CheckChild1Same, 2,
/*10991*/             OPC_MoveParent,
/*10992*/             OPC_CheckType, MVT::i32,
/*10994*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10996*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11005*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11015*/           /*Scope*/ 51, /*->11067*/
/*11016*/             OPC_CheckChild0Same, 2,
/*11018*/             OPC_CheckChild1Same, 1,
/*11020*/             OPC_MoveParent,
/*11021*/             OPC_CheckType, MVT::i32,
/*11023*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11025*/             OPC_Scope, 19, /*->11046*/ // 2 children in Scope
/*11027*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11036*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11046*/             /*Scope*/ 19, /*->11066*/
/*11047*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11056*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11066*/             0, /*End of Scope*/
/*11067*/           /*Scope*/ 28, /*->11096*/
/*11068*/             OPC_CheckChild0Same, 1,
/*11070*/             OPC_CheckChild1Same, 2,
/*11072*/             OPC_MoveParent,
/*11073*/             OPC_CheckType, MVT::i32,
/*11075*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11077*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11086*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11096*/           0, /*End of Scope*/
/*11097*/         0, /*End of Scope*/
/*11098*/       /*Scope*/ 127, /*->11226*/
/*11099*/         OPC_MoveChild, 0,
/*11101*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11104*/         OPC_RecordChild0, // #0 = $x
/*11105*/         OPC_RecordChild1, // #1 = $z
/*11106*/         OPC_MoveParent,
/*11107*/         OPC_RecordChild1, // #2 = $y
/*11108*/         OPC_MoveParent,
/*11109*/         OPC_MoveChild, 1,
/*11111*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11114*/         OPC_Scope, 28, /*->11144*/ // 3 children in Scope
/*11116*/           OPC_CheckChild0Same, 0,
/*11118*/           OPC_CheckChild1Same, 1,
/*11120*/           OPC_MoveParent,
/*11121*/           OPC_CheckType, MVT::i32,
/*11123*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11125*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11134*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11144*/         /*Scope*/ 51, /*->11196*/
/*11145*/           OPC_CheckChild0Same, 1,
/*11147*/           OPC_CheckChild1Same, 0,
/*11149*/           OPC_MoveParent,
/*11150*/           OPC_CheckType, MVT::i32,
/*11152*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11154*/           OPC_Scope, 19, /*->11175*/ // 2 children in Scope
/*11156*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11165*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11175*/           /*Scope*/ 19, /*->11195*/
/*11176*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11185*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11195*/           0, /*End of Scope*/
/*11196*/         /*Scope*/ 28, /*->11225*/
/*11197*/           OPC_CheckChild0Same, 0,
/*11199*/           OPC_CheckChild1Same, 1,
/*11201*/           OPC_MoveParent,
/*11202*/           OPC_CheckType, MVT::i32,
/*11204*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11206*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11215*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11225*/         0, /*End of Scope*/
/*11226*/       /*Scope*/ 93|128,17/*2269*/, /*->13497*/
/*11228*/         OPC_RecordChild0, // #0 = $x
/*11229*/         OPC_Scope, 95|128,11/*1503*/, /*->12735*/ // 2 children in Scope
/*11232*/           OPC_RecordChild1, // #1 = $z
/*11233*/           OPC_MoveParent,
/*11234*/           OPC_MoveChild, 1,
/*11236*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11239*/           OPC_Scope, 84|128,1/*212*/, /*->11454*/ // 4 children in Scope
/*11242*/             OPC_RecordChild0, // #2 = $y
/*11243*/             OPC_MoveChild, 1,
/*11245*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11248*/             OPC_CheckChild0Same, 1,
/*11250*/             OPC_CheckChild1Same, 0,
/*11252*/             OPC_MoveParent,
/*11253*/             OPC_MoveParent,
/*11254*/             OPC_CheckType, MVT::i32,
/*11256*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11258*/             OPC_EmitInteger, MVT::i32, 0, 
/*11261*/             OPC_EmitInteger, MVT::i32, 0, 
/*11264*/             OPC_EmitInteger, MVT::i32, 0, 
/*11267*/             OPC_EmitInteger, MVT::i32, 0, 
/*11270*/             OPC_EmitInteger, MVT::i32, 1, 
/*11273*/             OPC_EmitInteger, MVT::i32, 0, 
/*11276*/             OPC_EmitInteger, MVT::i32, 0, 
/*11279*/             OPC_EmitInteger, MVT::i32, 0, 
/*11282*/             OPC_EmitInteger, MVT::i32, 0, 
/*11285*/             OPC_EmitInteger, MVT::i32, 0, 
/*11288*/             OPC_EmitInteger, MVT::i32, 0, 
/*11291*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11303*/             OPC_EmitInteger, MVT::i32, 0, 
/*11306*/             OPC_EmitInteger, MVT::i32, 0, 
/*11309*/             OPC_EmitInteger, MVT::i32, 0, 
/*11312*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11324*/             OPC_EmitInteger, MVT::i32, 1, 
/*11327*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11330*/             OPC_EmitInteger, MVT::i32, 0, 
/*11333*/             OPC_EmitInteger, MVT::i32, 0, 
/*11336*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11363*/             OPC_EmitInteger, MVT::i32, 0, 
/*11366*/             OPC_EmitInteger, MVT::i32, 0, 
/*11369*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11381*/             OPC_EmitInteger, MVT::i32, 0, 
/*11384*/             OPC_EmitInteger, MVT::i32, 0, 
/*11387*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11399*/             OPC_EmitInteger, MVT::i32, 0, 
/*11402*/             OPC_EmitInteger, MVT::i32, 0, 
/*11405*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11417*/             OPC_EmitInteger, MVT::i32, 1, 
/*11420*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11423*/             OPC_EmitInteger, MVT::i32, 0, 
/*11426*/             OPC_EmitInteger, MVT::i32, 0, 
/*11429*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11454*/           /*Scope*/ 41|128,3/*425*/, /*->11881*/
/*11456*/             OPC_MoveChild, 0,
/*11458*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11461*/             OPC_Scope, 79|128,1/*207*/, /*->11671*/ // 2 children in Scope
/*11464*/               OPC_CheckChild0Same, 0,
/*11466*/               OPC_CheckChild1Same, 1,
/*11468*/               OPC_MoveParent,
/*11469*/               OPC_RecordChild1, // #2 = $y
/*11470*/               OPC_MoveParent,
/*11471*/               OPC_CheckType, MVT::i32,
/*11473*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11475*/               OPC_EmitInteger, MVT::i32, 0, 
/*11478*/               OPC_EmitInteger, MVT::i32, 0, 
/*11481*/               OPC_EmitInteger, MVT::i32, 0, 
/*11484*/               OPC_EmitInteger, MVT::i32, 0, 
/*11487*/               OPC_EmitInteger, MVT::i32, 1, 
/*11490*/               OPC_EmitInteger, MVT::i32, 0, 
/*11493*/               OPC_EmitInteger, MVT::i32, 0, 
/*11496*/               OPC_EmitInteger, MVT::i32, 0, 
/*11499*/               OPC_EmitInteger, MVT::i32, 0, 
/*11502*/               OPC_EmitInteger, MVT::i32, 0, 
/*11505*/               OPC_EmitInteger, MVT::i32, 0, 
/*11508*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11520*/               OPC_EmitInteger, MVT::i32, 0, 
/*11523*/               OPC_EmitInteger, MVT::i32, 0, 
/*11526*/               OPC_EmitInteger, MVT::i32, 0, 
/*11529*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11541*/               OPC_EmitInteger, MVT::i32, 1, 
/*11544*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11547*/               OPC_EmitInteger, MVT::i32, 0, 
/*11550*/               OPC_EmitInteger, MVT::i32, 0, 
/*11553*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11580*/               OPC_EmitInteger, MVT::i32, 0, 
/*11583*/               OPC_EmitInteger, MVT::i32, 0, 
/*11586*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11598*/               OPC_EmitInteger, MVT::i32, 0, 
/*11601*/               OPC_EmitInteger, MVT::i32, 0, 
/*11604*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11616*/               OPC_EmitInteger, MVT::i32, 0, 
/*11619*/               OPC_EmitInteger, MVT::i32, 0, 
/*11622*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11634*/               OPC_EmitInteger, MVT::i32, 1, 
/*11637*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11640*/               OPC_EmitInteger, MVT::i32, 0, 
/*11643*/               OPC_EmitInteger, MVT::i32, 0, 
/*11646*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11671*/             /*Scope*/ 79|128,1/*207*/, /*->11880*/
/*11673*/               OPC_CheckChild0Same, 1,
/*11675*/               OPC_CheckChild1Same, 0,
/*11677*/               OPC_MoveParent,
/*11678*/               OPC_RecordChild1, // #2 = $y
/*11679*/               OPC_MoveParent,
/*11680*/               OPC_CheckType, MVT::i32,
/*11682*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11684*/               OPC_EmitInteger, MVT::i32, 0, 
/*11687*/               OPC_EmitInteger, MVT::i32, 0, 
/*11690*/               OPC_EmitInteger, MVT::i32, 0, 
/*11693*/               OPC_EmitInteger, MVT::i32, 0, 
/*11696*/               OPC_EmitInteger, MVT::i32, 1, 
/*11699*/               OPC_EmitInteger, MVT::i32, 0, 
/*11702*/               OPC_EmitInteger, MVT::i32, 0, 
/*11705*/               OPC_EmitInteger, MVT::i32, 0, 
/*11708*/               OPC_EmitInteger, MVT::i32, 0, 
/*11711*/               OPC_EmitInteger, MVT::i32, 0, 
/*11714*/               OPC_EmitInteger, MVT::i32, 0, 
/*11717*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11729*/               OPC_EmitInteger, MVT::i32, 0, 
/*11732*/               OPC_EmitInteger, MVT::i32, 0, 
/*11735*/               OPC_EmitInteger, MVT::i32, 0, 
/*11738*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11750*/               OPC_EmitInteger, MVT::i32, 1, 
/*11753*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11756*/               OPC_EmitInteger, MVT::i32, 0, 
/*11759*/               OPC_EmitInteger, MVT::i32, 0, 
/*11762*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11789*/               OPC_EmitInteger, MVT::i32, 0, 
/*11792*/               OPC_EmitInteger, MVT::i32, 0, 
/*11795*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11807*/               OPC_EmitInteger, MVT::i32, 0, 
/*11810*/               OPC_EmitInteger, MVT::i32, 0, 
/*11813*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11825*/               OPC_EmitInteger, MVT::i32, 0, 
/*11828*/               OPC_EmitInteger, MVT::i32, 0, 
/*11831*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11843*/               OPC_EmitInteger, MVT::i32, 1, 
/*11846*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11849*/               OPC_EmitInteger, MVT::i32, 0, 
/*11852*/               OPC_EmitInteger, MVT::i32, 0, 
/*11855*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11880*/             0, /*End of Scope*/
/*11881*/           /*Scope*/ 40|128,3/*424*/, /*->12307*/
/*11883*/             OPC_RecordChild0, // #2 = $y
/*11884*/             OPC_MoveChild, 1,
/*11886*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11889*/             OPC_Scope, 78|128,1/*206*/, /*->12098*/ // 2 children in Scope
/*11892*/               OPC_CheckChild0Same, 1,
/*11894*/               OPC_CheckChild1Same, 0,
/*11896*/               OPC_MoveParent,
/*11897*/               OPC_MoveParent,
/*11898*/               OPC_CheckType, MVT::i32,
/*11900*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11902*/               OPC_EmitInteger, MVT::i32, 0, 
/*11905*/               OPC_EmitInteger, MVT::i32, 0, 
/*11908*/               OPC_EmitInteger, MVT::i32, 0, 
/*11911*/               OPC_EmitInteger, MVT::i32, 0, 
/*11914*/               OPC_EmitInteger, MVT::i32, 1, 
/*11917*/               OPC_EmitInteger, MVT::i32, 0, 
/*11920*/               OPC_EmitInteger, MVT::i32, 0, 
/*11923*/               OPC_EmitInteger, MVT::i32, 0, 
/*11926*/               OPC_EmitInteger, MVT::i32, 0, 
/*11929*/               OPC_EmitInteger, MVT::i32, 0, 
/*11932*/               OPC_EmitInteger, MVT::i32, 0, 
/*11935*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11947*/               OPC_EmitInteger, MVT::i32, 0, 
/*11950*/               OPC_EmitInteger, MVT::i32, 0, 
/*11953*/               OPC_EmitInteger, MVT::i32, 0, 
/*11956*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11968*/               OPC_EmitInteger, MVT::i32, 1, 
/*11971*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11974*/               OPC_EmitInteger, MVT::i32, 0, 
/*11977*/               OPC_EmitInteger, MVT::i32, 0, 
/*11980*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12007*/               OPC_EmitInteger, MVT::i32, 0, 
/*12010*/               OPC_EmitInteger, MVT::i32, 0, 
/*12013*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12025*/               OPC_EmitInteger, MVT::i32, 0, 
/*12028*/               OPC_EmitInteger, MVT::i32, 0, 
/*12031*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12043*/               OPC_EmitInteger, MVT::i32, 0, 
/*12046*/               OPC_EmitInteger, MVT::i32, 0, 
/*12049*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12061*/               OPC_EmitInteger, MVT::i32, 1, 
/*12064*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12067*/               OPC_EmitInteger, MVT::i32, 0, 
/*12070*/               OPC_EmitInteger, MVT::i32, 0, 
/*12073*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12098*/             /*Scope*/ 78|128,1/*206*/, /*->12306*/
/*12100*/               OPC_CheckChild0Same, 0,
/*12102*/               OPC_CheckChild1Same, 1,
/*12104*/               OPC_MoveParent,
/*12105*/               OPC_MoveParent,
/*12106*/               OPC_CheckType, MVT::i32,
/*12108*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12110*/               OPC_EmitInteger, MVT::i32, 0, 
/*12113*/               OPC_EmitInteger, MVT::i32, 0, 
/*12116*/               OPC_EmitInteger, MVT::i32, 0, 
/*12119*/               OPC_EmitInteger, MVT::i32, 0, 
/*12122*/               OPC_EmitInteger, MVT::i32, 1, 
/*12125*/               OPC_EmitInteger, MVT::i32, 0, 
/*12128*/               OPC_EmitInteger, MVT::i32, 0, 
/*12131*/               OPC_EmitInteger, MVT::i32, 0, 
/*12134*/               OPC_EmitInteger, MVT::i32, 0, 
/*12137*/               OPC_EmitInteger, MVT::i32, 0, 
/*12140*/               OPC_EmitInteger, MVT::i32, 0, 
/*12143*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12155*/               OPC_EmitInteger, MVT::i32, 0, 
/*12158*/               OPC_EmitInteger, MVT::i32, 0, 
/*12161*/               OPC_EmitInteger, MVT::i32, 0, 
/*12164*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12176*/               OPC_EmitInteger, MVT::i32, 1, 
/*12179*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12182*/               OPC_EmitInteger, MVT::i32, 0, 
/*12185*/               OPC_EmitInteger, MVT::i32, 0, 
/*12188*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12215*/               OPC_EmitInteger, MVT::i32, 0, 
/*12218*/               OPC_EmitInteger, MVT::i32, 0, 
/*12221*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12233*/               OPC_EmitInteger, MVT::i32, 0, 
/*12236*/               OPC_EmitInteger, MVT::i32, 0, 
/*12239*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12251*/               OPC_EmitInteger, MVT::i32, 0, 
/*12254*/               OPC_EmitInteger, MVT::i32, 0, 
/*12257*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12269*/               OPC_EmitInteger, MVT::i32, 1, 
/*12272*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12275*/               OPC_EmitInteger, MVT::i32, 0, 
/*12278*/               OPC_EmitInteger, MVT::i32, 0, 
/*12281*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12306*/             0, /*End of Scope*/
/*12307*/           /*Scope*/ 41|128,3/*425*/, /*->12734*/
/*12309*/             OPC_MoveChild, 0,
/*12311*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12314*/             OPC_Scope, 79|128,1/*207*/, /*->12524*/ // 2 children in Scope
/*12317*/               OPC_CheckChild0Same, 1,
/*12319*/               OPC_CheckChild1Same, 0,
/*12321*/               OPC_MoveParent,
/*12322*/               OPC_RecordChild1, // #2 = $y
/*12323*/               OPC_MoveParent,
/*12324*/               OPC_CheckType, MVT::i32,
/*12326*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12328*/               OPC_EmitInteger, MVT::i32, 0, 
/*12331*/               OPC_EmitInteger, MVT::i32, 0, 
/*12334*/               OPC_EmitInteger, MVT::i32, 0, 
/*12337*/               OPC_EmitInteger, MVT::i32, 0, 
/*12340*/               OPC_EmitInteger, MVT::i32, 1, 
/*12343*/               OPC_EmitInteger, MVT::i32, 0, 
/*12346*/               OPC_EmitInteger, MVT::i32, 0, 
/*12349*/               OPC_EmitInteger, MVT::i32, 0, 
/*12352*/               OPC_EmitInteger, MVT::i32, 0, 
/*12355*/               OPC_EmitInteger, MVT::i32, 0, 
/*12358*/               OPC_EmitInteger, MVT::i32, 0, 
/*12361*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12373*/               OPC_EmitInteger, MVT::i32, 0, 
/*12376*/               OPC_EmitInteger, MVT::i32, 0, 
/*12379*/               OPC_EmitInteger, MVT::i32, 0, 
/*12382*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12394*/               OPC_EmitInteger, MVT::i32, 1, 
/*12397*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12400*/               OPC_EmitInteger, MVT::i32, 0, 
/*12403*/               OPC_EmitInteger, MVT::i32, 0, 
/*12406*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12433*/               OPC_EmitInteger, MVT::i32, 0, 
/*12436*/               OPC_EmitInteger, MVT::i32, 0, 
/*12439*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12451*/               OPC_EmitInteger, MVT::i32, 0, 
/*12454*/               OPC_EmitInteger, MVT::i32, 0, 
/*12457*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12469*/               OPC_EmitInteger, MVT::i32, 0, 
/*12472*/               OPC_EmitInteger, MVT::i32, 0, 
/*12475*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12487*/               OPC_EmitInteger, MVT::i32, 1, 
/*12490*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12493*/               OPC_EmitInteger, MVT::i32, 0, 
/*12496*/               OPC_EmitInteger, MVT::i32, 0, 
/*12499*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12524*/             /*Scope*/ 79|128,1/*207*/, /*->12733*/
/*12526*/               OPC_CheckChild0Same, 0,
/*12528*/               OPC_CheckChild1Same, 1,
/*12530*/               OPC_MoveParent,
/*12531*/               OPC_RecordChild1, // #2 = $y
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckType, MVT::i32,
/*12535*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12537*/               OPC_EmitInteger, MVT::i32, 0, 
/*12540*/               OPC_EmitInteger, MVT::i32, 0, 
/*12543*/               OPC_EmitInteger, MVT::i32, 0, 
/*12546*/               OPC_EmitInteger, MVT::i32, 0, 
/*12549*/               OPC_EmitInteger, MVT::i32, 1, 
/*12552*/               OPC_EmitInteger, MVT::i32, 0, 
/*12555*/               OPC_EmitInteger, MVT::i32, 0, 
/*12558*/               OPC_EmitInteger, MVT::i32, 0, 
/*12561*/               OPC_EmitInteger, MVT::i32, 0, 
/*12564*/               OPC_EmitInteger, MVT::i32, 0, 
/*12567*/               OPC_EmitInteger, MVT::i32, 0, 
/*12570*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12582*/               OPC_EmitInteger, MVT::i32, 0, 
/*12585*/               OPC_EmitInteger, MVT::i32, 0, 
/*12588*/               OPC_EmitInteger, MVT::i32, 0, 
/*12591*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12603*/               OPC_EmitInteger, MVT::i32, 1, 
/*12606*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12609*/               OPC_EmitInteger, MVT::i32, 0, 
/*12612*/               OPC_EmitInteger, MVT::i32, 0, 
/*12615*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12642*/               OPC_EmitInteger, MVT::i32, 0, 
/*12645*/               OPC_EmitInteger, MVT::i32, 0, 
/*12648*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12660*/               OPC_EmitInteger, MVT::i32, 0, 
/*12663*/               OPC_EmitInteger, MVT::i32, 0, 
/*12666*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12678*/               OPC_EmitInteger, MVT::i32, 0, 
/*12681*/               OPC_EmitInteger, MVT::i32, 0, 
/*12684*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12696*/               OPC_EmitInteger, MVT::i32, 1, 
/*12699*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12702*/               OPC_EmitInteger, MVT::i32, 0, 
/*12705*/               OPC_EmitInteger, MVT::i32, 0, 
/*12708*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12733*/             0, /*End of Scope*/
/*12734*/           0, /*End of Scope*/
/*12735*/         /*Scope*/ 119|128,5/*759*/, /*->13496*/
/*12737*/           OPC_MoveChild, 1,
/*12739*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12742*/           OPC_RecordChild0, // #1 = $x
/*12743*/           OPC_RecordChild1, // #2 = $z
/*12744*/           OPC_MoveParent,
/*12745*/           OPC_MoveParent,
/*12746*/           OPC_MoveChild, 1,
/*12748*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12751*/           OPC_Scope, 77|128,1/*205*/, /*->12959*/ // 3 children in Scope
/*12754*/             OPC_CheckChild0Same, 1,
/*12756*/             OPC_CheckChild1Same, 2,
/*12758*/             OPC_MoveParent,
/*12759*/             OPC_CheckType, MVT::i32,
/*12761*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12763*/             OPC_EmitInteger, MVT::i32, 0, 
/*12766*/             OPC_EmitInteger, MVT::i32, 0, 
/*12769*/             OPC_EmitInteger, MVT::i32, 0, 
/*12772*/             OPC_EmitInteger, MVT::i32, 0, 
/*12775*/             OPC_EmitInteger, MVT::i32, 1, 
/*12778*/             OPC_EmitInteger, MVT::i32, 0, 
/*12781*/             OPC_EmitInteger, MVT::i32, 0, 
/*12784*/             OPC_EmitInteger, MVT::i32, 0, 
/*12787*/             OPC_EmitInteger, MVT::i32, 0, 
/*12790*/             OPC_EmitInteger, MVT::i32, 0, 
/*12793*/             OPC_EmitInteger, MVT::i32, 0, 
/*12796*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12808*/             OPC_EmitInteger, MVT::i32, 0, 
/*12811*/             OPC_EmitInteger, MVT::i32, 0, 
/*12814*/             OPC_EmitInteger, MVT::i32, 0, 
/*12817*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12829*/             OPC_EmitInteger, MVT::i32, 1, 
/*12832*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12835*/             OPC_EmitInteger, MVT::i32, 0, 
/*12838*/             OPC_EmitInteger, MVT::i32, 0, 
/*12841*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12868*/             OPC_EmitInteger, MVT::i32, 0, 
/*12871*/             OPC_EmitInteger, MVT::i32, 0, 
/*12874*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12886*/             OPC_EmitInteger, MVT::i32, 0, 
/*12889*/             OPC_EmitInteger, MVT::i32, 0, 
/*12892*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12904*/             OPC_EmitInteger, MVT::i32, 0, 
/*12907*/             OPC_EmitInteger, MVT::i32, 0, 
/*12910*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12922*/             OPC_EmitInteger, MVT::i32, 1, 
/*12925*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12928*/             OPC_EmitInteger, MVT::i32, 0, 
/*12931*/             OPC_EmitInteger, MVT::i32, 0, 
/*12934*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12959*/           /*Scope*/ 71|128,2/*327*/, /*->13288*/
/*12961*/             OPC_CheckChild0Same, 2,
/*12963*/             OPC_CheckChild1Same, 1,
/*12965*/             OPC_MoveParent,
/*12966*/             OPC_CheckType, MVT::i32,
/*12968*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12970*/             OPC_EmitInteger, MVT::i32, 0, 
/*12973*/             OPC_EmitInteger, MVT::i32, 0, 
/*12976*/             OPC_EmitInteger, MVT::i32, 0, 
/*12979*/             OPC_EmitInteger, MVT::i32, 0, 
/*12982*/             OPC_EmitInteger, MVT::i32, 1, 
/*12985*/             OPC_EmitInteger, MVT::i32, 0, 
/*12988*/             OPC_EmitInteger, MVT::i32, 0, 
/*12991*/             OPC_EmitInteger, MVT::i32, 0, 
/*12994*/             OPC_EmitInteger, MVT::i32, 0, 
/*12997*/             OPC_EmitInteger, MVT::i32, 0, 
/*13000*/             OPC_EmitInteger, MVT::i32, 0, 
/*13003*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13015*/             OPC_EmitInteger, MVT::i32, 0, 
/*13018*/             OPC_EmitInteger, MVT::i32, 0, 
/*13021*/             OPC_EmitInteger, MVT::i32, 0, 
/*13024*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13036*/             OPC_EmitInteger, MVT::i32, 1, 
/*13039*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13042*/             OPC_EmitInteger, MVT::i32, 0, 
/*13045*/             OPC_EmitInteger, MVT::i32, 0, 
/*13048*/             OPC_Scope, 118, /*->13168*/ // 2 children in Scope
/*13050*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13077*/               OPC_EmitInteger, MVT::i32, 0, 
/*13080*/               OPC_EmitInteger, MVT::i32, 0, 
/*13083*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13095*/               OPC_EmitInteger, MVT::i32, 0, 
/*13098*/               OPC_EmitInteger, MVT::i32, 0, 
/*13101*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13113*/               OPC_EmitInteger, MVT::i32, 0, 
/*13116*/               OPC_EmitInteger, MVT::i32, 0, 
/*13119*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13131*/               OPC_EmitInteger, MVT::i32, 1, 
/*13134*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13137*/               OPC_EmitInteger, MVT::i32, 0, 
/*13140*/               OPC_EmitInteger, MVT::i32, 0, 
/*13143*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13168*/             /*Scope*/ 118, /*->13287*/
/*13169*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13196*/               OPC_EmitInteger, MVT::i32, 0, 
/*13199*/               OPC_EmitInteger, MVT::i32, 0, 
/*13202*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13214*/               OPC_EmitInteger, MVT::i32, 0, 
/*13217*/               OPC_EmitInteger, MVT::i32, 0, 
/*13220*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13232*/               OPC_EmitInteger, MVT::i32, 0, 
/*13235*/               OPC_EmitInteger, MVT::i32, 0, 
/*13238*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13250*/               OPC_EmitInteger, MVT::i32, 1, 
/*13253*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13256*/               OPC_EmitInteger, MVT::i32, 0, 
/*13259*/               OPC_EmitInteger, MVT::i32, 0, 
/*13262*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13287*/             0, /*End of Scope*/
/*13288*/           /*Scope*/ 77|128,1/*205*/, /*->13495*/
/*13290*/             OPC_CheckChild0Same, 1,
/*13292*/             OPC_CheckChild1Same, 2,
/*13294*/             OPC_MoveParent,
/*13295*/             OPC_CheckType, MVT::i32,
/*13297*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13299*/             OPC_EmitInteger, MVT::i32, 0, 
/*13302*/             OPC_EmitInteger, MVT::i32, 0, 
/*13305*/             OPC_EmitInteger, MVT::i32, 0, 
/*13308*/             OPC_EmitInteger, MVT::i32, 0, 
/*13311*/             OPC_EmitInteger, MVT::i32, 1, 
/*13314*/             OPC_EmitInteger, MVT::i32, 0, 
/*13317*/             OPC_EmitInteger, MVT::i32, 0, 
/*13320*/             OPC_EmitInteger, MVT::i32, 0, 
/*13323*/             OPC_EmitInteger, MVT::i32, 0, 
/*13326*/             OPC_EmitInteger, MVT::i32, 0, 
/*13329*/             OPC_EmitInteger, MVT::i32, 0, 
/*13332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13344*/             OPC_EmitInteger, MVT::i32, 0, 
/*13347*/             OPC_EmitInteger, MVT::i32, 0, 
/*13350*/             OPC_EmitInteger, MVT::i32, 0, 
/*13353*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13365*/             OPC_EmitInteger, MVT::i32, 1, 
/*13368*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13371*/             OPC_EmitInteger, MVT::i32, 0, 
/*13374*/             OPC_EmitInteger, MVT::i32, 0, 
/*13377*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13404*/             OPC_EmitInteger, MVT::i32, 0, 
/*13407*/             OPC_EmitInteger, MVT::i32, 0, 
/*13410*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13422*/             OPC_EmitInteger, MVT::i32, 0, 
/*13425*/             OPC_EmitInteger, MVT::i32, 0, 
/*13428*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13440*/             OPC_EmitInteger, MVT::i32, 0, 
/*13443*/             OPC_EmitInteger, MVT::i32, 0, 
/*13446*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13458*/             OPC_EmitInteger, MVT::i32, 1, 
/*13461*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13464*/             OPC_EmitInteger, MVT::i32, 0, 
/*13467*/             OPC_EmitInteger, MVT::i32, 0, 
/*13470*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13495*/           0, /*End of Scope*/
/*13496*/         0, /*End of Scope*/
/*13497*/       /*Scope*/ 120|128,5/*760*/, /*->14259*/
/*13499*/         OPC_MoveChild, 0,
/*13501*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13504*/         OPC_RecordChild0, // #0 = $x
/*13505*/         OPC_RecordChild1, // #1 = $z
/*13506*/         OPC_MoveParent,
/*13507*/         OPC_RecordChild1, // #2 = $y
/*13508*/         OPC_MoveParent,
/*13509*/         OPC_MoveChild, 1,
/*13511*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13514*/         OPC_Scope, 77|128,1/*205*/, /*->13722*/ // 3 children in Scope
/*13517*/           OPC_CheckChild0Same, 0,
/*13519*/           OPC_CheckChild1Same, 1,
/*13521*/           OPC_MoveParent,
/*13522*/           OPC_CheckType, MVT::i32,
/*13524*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13526*/           OPC_EmitInteger, MVT::i32, 0, 
/*13529*/           OPC_EmitInteger, MVT::i32, 0, 
/*13532*/           OPC_EmitInteger, MVT::i32, 0, 
/*13535*/           OPC_EmitInteger, MVT::i32, 0, 
/*13538*/           OPC_EmitInteger, MVT::i32, 1, 
/*13541*/           OPC_EmitInteger, MVT::i32, 0, 
/*13544*/           OPC_EmitInteger, MVT::i32, 0, 
/*13547*/           OPC_EmitInteger, MVT::i32, 0, 
/*13550*/           OPC_EmitInteger, MVT::i32, 0, 
/*13553*/           OPC_EmitInteger, MVT::i32, 0, 
/*13556*/           OPC_EmitInteger, MVT::i32, 0, 
/*13559*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13571*/           OPC_EmitInteger, MVT::i32, 0, 
/*13574*/           OPC_EmitInteger, MVT::i32, 0, 
/*13577*/           OPC_EmitInteger, MVT::i32, 0, 
/*13580*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13592*/           OPC_EmitInteger, MVT::i32, 1, 
/*13595*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13598*/           OPC_EmitInteger, MVT::i32, 0, 
/*13601*/           OPC_EmitInteger, MVT::i32, 0, 
/*13604*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13631*/           OPC_EmitInteger, MVT::i32, 0, 
/*13634*/           OPC_EmitInteger, MVT::i32, 0, 
/*13637*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13649*/           OPC_EmitInteger, MVT::i32, 0, 
/*13652*/           OPC_EmitInteger, MVT::i32, 0, 
/*13655*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13667*/           OPC_EmitInteger, MVT::i32, 0, 
/*13670*/           OPC_EmitInteger, MVT::i32, 0, 
/*13673*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13685*/           OPC_EmitInteger, MVT::i32, 1, 
/*13688*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13691*/           OPC_EmitInteger, MVT::i32, 0, 
/*13694*/           OPC_EmitInteger, MVT::i32, 0, 
/*13697*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13722*/         /*Scope*/ 71|128,2/*327*/, /*->14051*/
/*13724*/           OPC_CheckChild0Same, 1,
/*13726*/           OPC_CheckChild1Same, 0,
/*13728*/           OPC_MoveParent,
/*13729*/           OPC_CheckType, MVT::i32,
/*13731*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13733*/           OPC_EmitInteger, MVT::i32, 0, 
/*13736*/           OPC_EmitInteger, MVT::i32, 0, 
/*13739*/           OPC_EmitInteger, MVT::i32, 0, 
/*13742*/           OPC_EmitInteger, MVT::i32, 0, 
/*13745*/           OPC_EmitInteger, MVT::i32, 1, 
/*13748*/           OPC_EmitInteger, MVT::i32, 0, 
/*13751*/           OPC_EmitInteger, MVT::i32, 0, 
/*13754*/           OPC_EmitInteger, MVT::i32, 0, 
/*13757*/           OPC_EmitInteger, MVT::i32, 0, 
/*13760*/           OPC_EmitInteger, MVT::i32, 0, 
/*13763*/           OPC_EmitInteger, MVT::i32, 0, 
/*13766*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13778*/           OPC_EmitInteger, MVT::i32, 0, 
/*13781*/           OPC_EmitInteger, MVT::i32, 0, 
/*13784*/           OPC_EmitInteger, MVT::i32, 0, 
/*13787*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13799*/           OPC_EmitInteger, MVT::i32, 1, 
/*13802*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13805*/           OPC_EmitInteger, MVT::i32, 0, 
/*13808*/           OPC_EmitInteger, MVT::i32, 0, 
/*13811*/           OPC_Scope, 118, /*->13931*/ // 2 children in Scope
/*13813*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13840*/             OPC_EmitInteger, MVT::i32, 0, 
/*13843*/             OPC_EmitInteger, MVT::i32, 0, 
/*13846*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13858*/             OPC_EmitInteger, MVT::i32, 0, 
/*13861*/             OPC_EmitInteger, MVT::i32, 0, 
/*13864*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13876*/             OPC_EmitInteger, MVT::i32, 0, 
/*13879*/             OPC_EmitInteger, MVT::i32, 0, 
/*13882*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13894*/             OPC_EmitInteger, MVT::i32, 1, 
/*13897*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13900*/             OPC_EmitInteger, MVT::i32, 0, 
/*13903*/             OPC_EmitInteger, MVT::i32, 0, 
/*13906*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13931*/           /*Scope*/ 118, /*->14050*/
/*13932*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13959*/             OPC_EmitInteger, MVT::i32, 0, 
/*13962*/             OPC_EmitInteger, MVT::i32, 0, 
/*13965*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13977*/             OPC_EmitInteger, MVT::i32, 0, 
/*13980*/             OPC_EmitInteger, MVT::i32, 0, 
/*13983*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13995*/             OPC_EmitInteger, MVT::i32, 0, 
/*13998*/             OPC_EmitInteger, MVT::i32, 0, 
/*14001*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14013*/             OPC_EmitInteger, MVT::i32, 1, 
/*14016*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14019*/             OPC_EmitInteger, MVT::i32, 0, 
/*14022*/             OPC_EmitInteger, MVT::i32, 0, 
/*14025*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14050*/           0, /*End of Scope*/
/*14051*/         /*Scope*/ 77|128,1/*205*/, /*->14258*/
/*14053*/           OPC_CheckChild0Same, 0,
/*14055*/           OPC_CheckChild1Same, 1,
/*14057*/           OPC_MoveParent,
/*14058*/           OPC_CheckType, MVT::i32,
/*14060*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14062*/           OPC_EmitInteger, MVT::i32, 0, 
/*14065*/           OPC_EmitInteger, MVT::i32, 0, 
/*14068*/           OPC_EmitInteger, MVT::i32, 0, 
/*14071*/           OPC_EmitInteger, MVT::i32, 0, 
/*14074*/           OPC_EmitInteger, MVT::i32, 1, 
/*14077*/           OPC_EmitInteger, MVT::i32, 0, 
/*14080*/           OPC_EmitInteger, MVT::i32, 0, 
/*14083*/           OPC_EmitInteger, MVT::i32, 0, 
/*14086*/           OPC_EmitInteger, MVT::i32, 0, 
/*14089*/           OPC_EmitInteger, MVT::i32, 0, 
/*14092*/           OPC_EmitInteger, MVT::i32, 0, 
/*14095*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14107*/           OPC_EmitInteger, MVT::i32, 0, 
/*14110*/           OPC_EmitInteger, MVT::i32, 0, 
/*14113*/           OPC_EmitInteger, MVT::i32, 0, 
/*14116*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14128*/           OPC_EmitInteger, MVT::i32, 1, 
/*14131*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14134*/           OPC_EmitInteger, MVT::i32, 0, 
/*14137*/           OPC_EmitInteger, MVT::i32, 0, 
/*14140*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14167*/           OPC_EmitInteger, MVT::i32, 0, 
/*14170*/           OPC_EmitInteger, MVT::i32, 0, 
/*14173*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14185*/           OPC_EmitInteger, MVT::i32, 0, 
/*14188*/           OPC_EmitInteger, MVT::i32, 0, 
/*14191*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14203*/           OPC_EmitInteger, MVT::i32, 0, 
/*14206*/           OPC_EmitInteger, MVT::i32, 0, 
/*14209*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14221*/           OPC_EmitInteger, MVT::i32, 1, 
/*14224*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14227*/           OPC_EmitInteger, MVT::i32, 0, 
/*14230*/           OPC_EmitInteger, MVT::i32, 0, 
/*14233*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14258*/         0, /*End of Scope*/
/*14259*/       0, /*End of Scope*/
/*14260*/     /*Scope*/ 20|128,1/*148*/, /*->14410*/
/*14262*/       OPC_RecordChild0, // #0 = $src0
/*14263*/       OPC_RecordChild1, // #1 = $src1
/*14264*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->14383
/*14267*/         OPC_Scope, 101, /*->14370*/ // 2 children in Scope
/*14269*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14271*/           OPC_EmitInteger, MVT::i32, 0, 
/*14274*/           OPC_EmitInteger, MVT::i32, 0, 
/*14277*/           OPC_EmitInteger, MVT::i32, 1, 
/*14280*/           OPC_EmitInteger, MVT::i32, 0, 
/*14283*/           OPC_EmitInteger, MVT::i32, 0, 
/*14286*/           OPC_EmitInteger, MVT::i32, 0, 
/*14289*/           OPC_EmitInteger, MVT::i32, 0, 
/*14292*/           OPC_EmitInteger, MVT::i32, 0, 
/*14295*/           OPC_EmitInteger, MVT::i32, 0, 
/*14298*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14310*/           OPC_EmitInteger, MVT::i32, 0, 
/*14313*/           OPC_EmitInteger, MVT::i32, 0, 
/*14316*/           OPC_EmitInteger, MVT::i32, 0, 
/*14319*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14331*/           OPC_EmitInteger, MVT::i32, 1, 
/*14334*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14337*/           OPC_EmitInteger, MVT::i32, 0, 
/*14340*/           OPC_EmitInteger, MVT::i32, 0, 
/*14343*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14370*/         /*Scope*/ 11, /*->14382*/
/*14371*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14373*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14382*/         0, /*End of Scope*/
/*14383*/       /*SwitchType*/ 11, MVT::i64,// ->14396
/*14385*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14396*/       /*SwitchType*/ 11, MVT::i1,// ->14409
/*14398*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14400*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14409*/       0, // EndSwitchType
/*14410*/     0, /*End of Scope*/
/*14411*/   /*SwitchOpcode*/ 85|128,5/*725*/, TARGET_VAL(ISD::ADD),// ->15140
/*14415*/     OPC_Scope, 59|128,2/*315*/, /*->14733*/ // 2 children in Scope
/*14418*/       OPC_MoveChild, 0,
/*14420*/       OPC_SwitchOpcode /*4 cases */, 41, TARGET_VAL(ISD::SHL),// ->14465
/*14424*/         OPC_CheckChild0Integer, 1, 
/*14426*/         OPC_RecordChild1, // #0 = $a
/*14427*/         OPC_CheckChild1Type, MVT::i32,
/*14429*/         OPC_MoveParent,
/*14430*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14441*/         OPC_CheckType, MVT::i32,
/*14443*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14445*/         OPC_EmitInteger, MVT::i32, 0, 
/*14448*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*14456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*14465*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14589
/*14468*/         OPC_RecordChild0, // #0 = $src0
/*14469*/         OPC_RecordChild1, // #1 = $src1
/*14470*/         OPC_MoveParent,
/*14471*/         OPC_RecordChild1, // #2 = $src2
/*14472*/         OPC_CheckType, MVT::i32,
/*14474*/         OPC_Scope, 99, /*->14575*/ // 2 children in Scope
/*14476*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14478*/           OPC_EmitInteger, MVT::i32, 0, 
/*14481*/           OPC_EmitInteger, MVT::i32, 0, 
/*14484*/           OPC_EmitInteger, MVT::i32, 0, 
/*14487*/           OPC_EmitInteger, MVT::i32, 0, 
/*14490*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14502*/           OPC_EmitInteger, MVT::i32, 0, 
/*14505*/           OPC_EmitInteger, MVT::i32, 0, 
/*14508*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14520*/           OPC_EmitInteger, MVT::i32, 0, 
/*14523*/           OPC_EmitInteger, MVT::i32, 0, 
/*14526*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14538*/           OPC_EmitInteger, MVT::i32, 1, 
/*14541*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14544*/           OPC_EmitInteger, MVT::i32, 0, 
/*14547*/           OPC_EmitInteger, MVT::i32, 0, 
/*14550*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14575*/         /*Scope*/ 12, /*->14588*/
/*14576*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14578*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14588*/         0, /*End of Scope*/
/*14589*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14713
/*14592*/         OPC_RecordChild0, // #0 = $src0
/*14593*/         OPC_RecordChild1, // #1 = $src1
/*14594*/         OPC_MoveParent,
/*14595*/         OPC_RecordChild1, // #2 = $src2
/*14596*/         OPC_CheckType, MVT::i32,
/*14598*/         OPC_Scope, 99, /*->14699*/ // 2 children in Scope
/*14600*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*14602*/           OPC_EmitInteger, MVT::i32, 0, 
/*14605*/           OPC_EmitInteger, MVT::i32, 0, 
/*14608*/           OPC_EmitInteger, MVT::i32, 0, 
/*14611*/           OPC_EmitInteger, MVT::i32, 0, 
/*14614*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14626*/           OPC_EmitInteger, MVT::i32, 0, 
/*14629*/           OPC_EmitInteger, MVT::i32, 0, 
/*14632*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14644*/           OPC_EmitInteger, MVT::i32, 0, 
/*14647*/           OPC_EmitInteger, MVT::i32, 0, 
/*14650*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14662*/           OPC_EmitInteger, MVT::i32, 1, 
/*14665*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14668*/           OPC_EmitInteger, MVT::i32, 0, 
/*14671*/           OPC_EmitInteger, MVT::i32, 0, 
/*14674*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14699*/         /*Scope*/ 12, /*->14712*/
/*14700*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14702*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14712*/         0, /*End of Scope*/
/*14713*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->14732
/*14716*/         OPC_RecordChild0, // #0 = $popcnt
/*14717*/         OPC_MoveParent,
/*14718*/         OPC_RecordChild1, // #1 = $val
/*14719*/         OPC_CheckType, MVT::i32,
/*14721*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14732*/       0, // EndSwitchOpcode
/*14733*/     /*Scope*/ 20|128,3/*404*/, /*->15139*/
/*14735*/       OPC_RecordChild0, // #0 = $val
/*14736*/       OPC_Scope, 12|128,2/*268*/, /*->15007*/ // 2 children in Scope
/*14739*/         OPC_MoveChild, 1,
/*14741*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->14760
/*14745*/           OPC_RecordChild0, // #1 = $popcnt
/*14746*/           OPC_MoveParent,
/*14747*/           OPC_CheckType, MVT::i32,
/*14749*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14751*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14760*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14883
/*14763*/           OPC_RecordChild0, // #1 = $src0
/*14764*/           OPC_RecordChild1, // #2 = $src1
/*14765*/           OPC_MoveParent,
/*14766*/           OPC_CheckType, MVT::i32,
/*14768*/           OPC_Scope, 12, /*->14782*/ // 2 children in Scope
/*14770*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14772*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14782*/           /*Scope*/ 99, /*->14882*/
/*14783*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*14785*/             OPC_EmitInteger, MVT::i32, 0, 
/*14788*/             OPC_EmitInteger, MVT::i32, 0, 
/*14791*/             OPC_EmitInteger, MVT::i32, 0, 
/*14794*/             OPC_EmitInteger, MVT::i32, 0, 
/*14797*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14809*/             OPC_EmitInteger, MVT::i32, 0, 
/*14812*/             OPC_EmitInteger, MVT::i32, 0, 
/*14815*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14827*/             OPC_EmitInteger, MVT::i32, 0, 
/*14830*/             OPC_EmitInteger, MVT::i32, 0, 
/*14833*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14845*/             OPC_EmitInteger, MVT::i32, 1, 
/*14848*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14851*/             OPC_EmitInteger, MVT::i32, 0, 
/*14854*/             OPC_EmitInteger, MVT::i32, 0, 
/*14857*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14882*/           0, /*End of Scope*/
/*14883*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->15006
/*14886*/           OPC_RecordChild0, // #1 = $src0
/*14887*/           OPC_RecordChild1, // #2 = $src1
/*14888*/           OPC_MoveParent,
/*14889*/           OPC_CheckType, MVT::i32,
/*14891*/           OPC_Scope, 12, /*->14905*/ // 2 children in Scope
/*14893*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14895*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14905*/           /*Scope*/ 99, /*->15005*/
/*14906*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14908*/             OPC_EmitInteger, MVT::i32, 0, 
/*14911*/             OPC_EmitInteger, MVT::i32, 0, 
/*14914*/             OPC_EmitInteger, MVT::i32, 0, 
/*14917*/             OPC_EmitInteger, MVT::i32, 0, 
/*14920*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14932*/             OPC_EmitInteger, MVT::i32, 0, 
/*14935*/             OPC_EmitInteger, MVT::i32, 0, 
/*14938*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14950*/             OPC_EmitInteger, MVT::i32, 0, 
/*14953*/             OPC_EmitInteger, MVT::i32, 0, 
/*14956*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14968*/             OPC_EmitInteger, MVT::i32, 1, 
/*14971*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14974*/             OPC_EmitInteger, MVT::i32, 0, 
/*14977*/             OPC_EmitInteger, MVT::i32, 0, 
/*14980*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15005*/           0, /*End of Scope*/
/*15006*/         0, // EndSwitchOpcode
/*15007*/       /*Scope*/ 1|128,1/*129*/, /*->15138*/
/*15009*/         OPC_RecordChild1, // #1 = $src1
/*15010*/         OPC_CheckType, MVT::i32,
/*15012*/         OPC_Scope, 101, /*->15115*/ // 3 children in Scope
/*15014*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15016*/           OPC_EmitInteger, MVT::i32, 0, 
/*15019*/           OPC_EmitInteger, MVT::i32, 0, 
/*15022*/           OPC_EmitInteger, MVT::i32, 1, 
/*15025*/           OPC_EmitInteger, MVT::i32, 0, 
/*15028*/           OPC_EmitInteger, MVT::i32, 0, 
/*15031*/           OPC_EmitInteger, MVT::i32, 0, 
/*15034*/           OPC_EmitInteger, MVT::i32, 0, 
/*15037*/           OPC_EmitInteger, MVT::i32, 0, 
/*15040*/           OPC_EmitInteger, MVT::i32, 0, 
/*15043*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15055*/           OPC_EmitInteger, MVT::i32, 0, 
/*15058*/           OPC_EmitInteger, MVT::i32, 0, 
/*15061*/           OPC_EmitInteger, MVT::i32, 0, 
/*15064*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15076*/           OPC_EmitInteger, MVT::i32, 1, 
/*15079*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15082*/           OPC_EmitInteger, MVT::i32, 0, 
/*15085*/           OPC_EmitInteger, MVT::i32, 0, 
/*15088*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*15115*/         /*Scope*/ 11, /*->15127*/
/*15116*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*15118*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*15127*/         /*Scope*/ 9, /*->15137*/
/*15128*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                    // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*15137*/         0, /*End of Scope*/
/*15138*/       0, /*End of Scope*/
/*15139*/     0, /*End of Scope*/
/*15140*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->15172
/*15143*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*15144*/     OPC_RecordChild1, // #1 = $addr
/*15145*/     OPC_RecordChild2, // #2 = $chan
/*15146*/     OPC_MoveChild, 2,
/*15148*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15151*/     OPC_CheckType, MVT::i32,
/*15153*/     OPC_MoveParent,
/*15154*/     OPC_CheckType, MVT::i32,
/*15156*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15158*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*15161*/     OPC_EmitMergeInputChains1_0,
/*15162*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15172*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->15205
/*15175*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*15176*/     OPC_RecordChild1, // #1 = $val
/*15177*/     OPC_CheckChild1Type, MVT::i32,
/*15179*/     OPC_RecordChild2, // #2 = $addr
/*15180*/     OPC_RecordChild3, // #3 = $chan
/*15181*/     OPC_MoveChild, 3,
/*15183*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15186*/     OPC_CheckType, MVT::i32,
/*15188*/     OPC_MoveParent,
/*15189*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15191*/     OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*15194*/     OPC_EmitMergeInputChains1_0,
/*15195*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15205*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->18213
/*15209*/     OPC_RecordChild0, // #0 = $src0
/*15210*/     OPC_Scope, 25|128,12/*1561*/, /*->16774*/ // 2 children in Scope
/*15213*/       OPC_CheckChild0Type, MVT::f32,
/*15215*/       OPC_Scope, 10|128,7/*906*/, /*->16124*/ // 2 children in Scope
/*15218*/         OPC_RecordChild1, // #1 = $src1
/*15219*/         OPC_Scope, 64|128,3/*448*/, /*->15670*/ // 2 children in Scope
/*15222*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15233*/           OPC_CheckChild3Integer, 0, 
/*15235*/           OPC_MoveChild, 4,
/*15237*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15240*/           OPC_Scope, 106, /*->15348*/ // 4 children in Scope
/*15242*/             OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*15244*/             OPC_MoveParent,
/*15245*/             OPC_CheckType, MVT::i32,
/*15247*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15249*/             OPC_EmitInteger, MVT::i32, 0, 
/*15252*/             OPC_EmitInteger, MVT::i32, 0, 
/*15255*/             OPC_EmitInteger, MVT::i32, 1, 
/*15258*/             OPC_EmitInteger, MVT::i32, 0, 
/*15261*/             OPC_EmitInteger, MVT::i32, 0, 
/*15264*/             OPC_EmitInteger, MVT::i32, 0, 
/*15267*/             OPC_EmitInteger, MVT::i32, 0, 
/*15270*/             OPC_EmitInteger, MVT::i32, 0, 
/*15273*/             OPC_EmitInteger, MVT::i32, 0, 
/*15276*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15288*/             OPC_EmitInteger, MVT::i32, 0, 
/*15291*/             OPC_EmitInteger, MVT::i32, 0, 
/*15294*/             OPC_EmitInteger, MVT::i32, 0, 
/*15297*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15309*/             OPC_EmitInteger, MVT::i32, 1, 
/*15312*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15315*/             OPC_EmitInteger, MVT::i32, 0, 
/*15318*/             OPC_EmitInteger, MVT::i32, 0, 
/*15321*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15348*/           /*Scope*/ 106, /*->15455*/
/*15349*/             OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*15351*/             OPC_MoveParent,
/*15352*/             OPC_CheckType, MVT::i32,
/*15354*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15356*/             OPC_EmitInteger, MVT::i32, 0, 
/*15359*/             OPC_EmitInteger, MVT::i32, 0, 
/*15362*/             OPC_EmitInteger, MVT::i32, 1, 
/*15365*/             OPC_EmitInteger, MVT::i32, 0, 
/*15368*/             OPC_EmitInteger, MVT::i32, 0, 
/*15371*/             OPC_EmitInteger, MVT::i32, 0, 
/*15374*/             OPC_EmitInteger, MVT::i32, 0, 
/*15377*/             OPC_EmitInteger, MVT::i32, 0, 
/*15380*/             OPC_EmitInteger, MVT::i32, 0, 
/*15383*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15395*/             OPC_EmitInteger, MVT::i32, 0, 
/*15398*/             OPC_EmitInteger, MVT::i32, 0, 
/*15401*/             OPC_EmitInteger, MVT::i32, 0, 
/*15404*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15416*/             OPC_EmitInteger, MVT::i32, 1, 
/*15419*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15422*/             OPC_EmitInteger, MVT::i32, 0, 
/*15425*/             OPC_EmitInteger, MVT::i32, 0, 
/*15428*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15455*/           /*Scope*/ 106, /*->15562*/
/*15456*/             OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*15458*/             OPC_MoveParent,
/*15459*/             OPC_CheckType, MVT::i32,
/*15461*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15463*/             OPC_EmitInteger, MVT::i32, 0, 
/*15466*/             OPC_EmitInteger, MVT::i32, 0, 
/*15469*/             OPC_EmitInteger, MVT::i32, 1, 
/*15472*/             OPC_EmitInteger, MVT::i32, 0, 
/*15475*/             OPC_EmitInteger, MVT::i32, 0, 
/*15478*/             OPC_EmitInteger, MVT::i32, 0, 
/*15481*/             OPC_EmitInteger, MVT::i32, 0, 
/*15484*/             OPC_EmitInteger, MVT::i32, 0, 
/*15487*/             OPC_EmitInteger, MVT::i32, 0, 
/*15490*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15502*/             OPC_EmitInteger, MVT::i32, 0, 
/*15505*/             OPC_EmitInteger, MVT::i32, 0, 
/*15508*/             OPC_EmitInteger, MVT::i32, 0, 
/*15511*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15523*/             OPC_EmitInteger, MVT::i32, 1, 
/*15526*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15529*/             OPC_EmitInteger, MVT::i32, 0, 
/*15532*/             OPC_EmitInteger, MVT::i32, 0, 
/*15535*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15562*/           /*Scope*/ 106, /*->15669*/
/*15563*/             OPC_CheckPredicate, 106, // Predicate_COND_UNE_NE
/*15565*/             OPC_MoveParent,
/*15566*/             OPC_CheckType, MVT::i32,
/*15568*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15570*/             OPC_EmitInteger, MVT::i32, 0, 
/*15573*/             OPC_EmitInteger, MVT::i32, 0, 
/*15576*/             OPC_EmitInteger, MVT::i32, 1, 
/*15579*/             OPC_EmitInteger, MVT::i32, 0, 
/*15582*/             OPC_EmitInteger, MVT::i32, 0, 
/*15585*/             OPC_EmitInteger, MVT::i32, 0, 
/*15588*/             OPC_EmitInteger, MVT::i32, 0, 
/*15591*/             OPC_EmitInteger, MVT::i32, 0, 
/*15594*/             OPC_EmitInteger, MVT::i32, 0, 
/*15597*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15609*/             OPC_EmitInteger, MVT::i32, 0, 
/*15612*/             OPC_EmitInteger, MVT::i32, 0, 
/*15615*/             OPC_EmitInteger, MVT::i32, 0, 
/*15618*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15630*/             OPC_EmitInteger, MVT::i32, 1, 
/*15633*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15636*/             OPC_EmitInteger, MVT::i32, 0, 
/*15639*/             OPC_EmitInteger, MVT::i32, 0, 
/*15642*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15669*/           0, /*End of Scope*/
/*15670*/         /*Scope*/ 67|128,3/*451*/, /*->16123*/
/*15672*/           OPC_MoveChild, 2,
/*15674*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15677*/           OPC_CheckPredicate, 107, // Predicate_FP_ONE
/*15679*/           OPC_MoveParent,
/*15680*/           OPC_MoveChild, 3,
/*15682*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15685*/           OPC_CheckPredicate, 108, // Predicate_FP_ZERO
/*15687*/           OPC_MoveParent,
/*15688*/           OPC_MoveChild, 4,
/*15690*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15693*/           OPC_Scope, 106, /*->15801*/ // 4 children in Scope
/*15695*/             OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*15697*/             OPC_MoveParent,
/*15698*/             OPC_CheckType, MVT::f32,
/*15700*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15702*/             OPC_EmitInteger, MVT::i32, 0, 
/*15705*/             OPC_EmitInteger, MVT::i32, 0, 
/*15708*/             OPC_EmitInteger, MVT::i32, 1, 
/*15711*/             OPC_EmitInteger, MVT::i32, 0, 
/*15714*/             OPC_EmitInteger, MVT::i32, 0, 
/*15717*/             OPC_EmitInteger, MVT::i32, 0, 
/*15720*/             OPC_EmitInteger, MVT::i32, 0, 
/*15723*/             OPC_EmitInteger, MVT::i32, 0, 
/*15726*/             OPC_EmitInteger, MVT::i32, 0, 
/*15729*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15741*/             OPC_EmitInteger, MVT::i32, 0, 
/*15744*/             OPC_EmitInteger, MVT::i32, 0, 
/*15747*/             OPC_EmitInteger, MVT::i32, 0, 
/*15750*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15762*/             OPC_EmitInteger, MVT::i32, 1, 
/*15765*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15768*/             OPC_EmitInteger, MVT::i32, 0, 
/*15771*/             OPC_EmitInteger, MVT::i32, 0, 
/*15774*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*15801*/           /*Scope*/ 106, /*->15908*/
/*15802*/             OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*15804*/             OPC_MoveParent,
/*15805*/             OPC_CheckType, MVT::f32,
/*15807*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15809*/             OPC_EmitInteger, MVT::i32, 0, 
/*15812*/             OPC_EmitInteger, MVT::i32, 0, 
/*15815*/             OPC_EmitInteger, MVT::i32, 1, 
/*15818*/             OPC_EmitInteger, MVT::i32, 0, 
/*15821*/             OPC_EmitInteger, MVT::i32, 0, 
/*15824*/             OPC_EmitInteger, MVT::i32, 0, 
/*15827*/             OPC_EmitInteger, MVT::i32, 0, 
/*15830*/             OPC_EmitInteger, MVT::i32, 0, 
/*15833*/             OPC_EmitInteger, MVT::i32, 0, 
/*15836*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15848*/             OPC_EmitInteger, MVT::i32, 0, 
/*15851*/             OPC_EmitInteger, MVT::i32, 0, 
/*15854*/             OPC_EmitInteger, MVT::i32, 0, 
/*15857*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15869*/             OPC_EmitInteger, MVT::i32, 1, 
/*15872*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15875*/             OPC_EmitInteger, MVT::i32, 0, 
/*15878*/             OPC_EmitInteger, MVT::i32, 0, 
/*15881*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*15908*/           /*Scope*/ 106, /*->16015*/
/*15909*/             OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*15911*/             OPC_MoveParent,
/*15912*/             OPC_CheckType, MVT::f32,
/*15914*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15916*/             OPC_EmitInteger, MVT::i32, 0, 
/*15919*/             OPC_EmitInteger, MVT::i32, 0, 
/*15922*/             OPC_EmitInteger, MVT::i32, 1, 
/*15925*/             OPC_EmitInteger, MVT::i32, 0, 
/*15928*/             OPC_EmitInteger, MVT::i32, 0, 
/*15931*/             OPC_EmitInteger, MVT::i32, 0, 
/*15934*/             OPC_EmitInteger, MVT::i32, 0, 
/*15937*/             OPC_EmitInteger, MVT::i32, 0, 
/*15940*/             OPC_EmitInteger, MVT::i32, 0, 
/*15943*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15955*/             OPC_EmitInteger, MVT::i32, 0, 
/*15958*/             OPC_EmitInteger, MVT::i32, 0, 
/*15961*/             OPC_EmitInteger, MVT::i32, 0, 
/*15964*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15976*/             OPC_EmitInteger, MVT::i32, 1, 
/*15979*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15982*/             OPC_EmitInteger, MVT::i32, 0, 
/*15985*/             OPC_EmitInteger, MVT::i32, 0, 
/*15988*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*16015*/           /*Scope*/ 106, /*->16122*/
/*16016*/             OPC_CheckPredicate, 106, // Predicate_COND_UNE_NE
/*16018*/             OPC_MoveParent,
/*16019*/             OPC_CheckType, MVT::f32,
/*16021*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16023*/             OPC_EmitInteger, MVT::i32, 0, 
/*16026*/             OPC_EmitInteger, MVT::i32, 0, 
/*16029*/             OPC_EmitInteger, MVT::i32, 1, 
/*16032*/             OPC_EmitInteger, MVT::i32, 0, 
/*16035*/             OPC_EmitInteger, MVT::i32, 0, 
/*16038*/             OPC_EmitInteger, MVT::i32, 0, 
/*16041*/             OPC_EmitInteger, MVT::i32, 0, 
/*16044*/             OPC_EmitInteger, MVT::i32, 0, 
/*16047*/             OPC_EmitInteger, MVT::i32, 0, 
/*16050*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16062*/             OPC_EmitInteger, MVT::i32, 0, 
/*16065*/             OPC_EmitInteger, MVT::i32, 0, 
/*16068*/             OPC_EmitInteger, MVT::i32, 0, 
/*16071*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16083*/             OPC_EmitInteger, MVT::i32, 1, 
/*16086*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16089*/             OPC_EmitInteger, MVT::i32, 0, 
/*16092*/             OPC_EmitInteger, MVT::i32, 0, 
/*16095*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*16122*/           0, /*End of Scope*/
/*16123*/         0, /*End of Scope*/
/*16124*/       /*Scope*/ 7|128,5/*647*/, /*->16773*/
/*16126*/         OPC_MoveChild, 1,
/*16128*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16131*/         OPC_CheckPredicate, 108, // Predicate_FP_ZERO
/*16133*/         OPC_MoveParent,
/*16134*/         OPC_RecordChild2, // #1 = $src1
/*16135*/         OPC_RecordChild3, // #2 = $src2
/*16136*/         OPC_MoveChild, 4,
/*16138*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16141*/         OPC_Scope, 104, /*->16247*/ // 6 children in Scope
/*16143*/           OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*16145*/           OPC_MoveParent,
/*16146*/           OPC_CheckType, MVT::f32,
/*16148*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16150*/           OPC_EmitInteger, MVT::i32, 0, 
/*16153*/           OPC_EmitInteger, MVT::i32, 0, 
/*16156*/           OPC_EmitInteger, MVT::i32, 0, 
/*16159*/           OPC_EmitInteger, MVT::i32, 0, 
/*16162*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16174*/           OPC_EmitInteger, MVT::i32, 0, 
/*16177*/           OPC_EmitInteger, MVT::i32, 0, 
/*16180*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16192*/           OPC_EmitInteger, MVT::i32, 0, 
/*16195*/           OPC_EmitInteger, MVT::i32, 0, 
/*16198*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16210*/           OPC_EmitInteger, MVT::i32, 1, 
/*16213*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16216*/           OPC_EmitInteger, MVT::i32, 0, 
/*16219*/           OPC_EmitInteger, MVT::i32, 0, 
/*16222*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16247*/         /*Scope*/ 104, /*->16352*/
/*16248*/           OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*16250*/           OPC_MoveParent,
/*16251*/           OPC_CheckType, MVT::f32,
/*16253*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16255*/           OPC_EmitInteger, MVT::i32, 0, 
/*16258*/           OPC_EmitInteger, MVT::i32, 0, 
/*16261*/           OPC_EmitInteger, MVT::i32, 0, 
/*16264*/           OPC_EmitInteger, MVT::i32, 0, 
/*16267*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16279*/           OPC_EmitInteger, MVT::i32, 0, 
/*16282*/           OPC_EmitInteger, MVT::i32, 0, 
/*16285*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16297*/           OPC_EmitInteger, MVT::i32, 0, 
/*16300*/           OPC_EmitInteger, MVT::i32, 0, 
/*16303*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16315*/           OPC_EmitInteger, MVT::i32, 1, 
/*16318*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16321*/           OPC_EmitInteger, MVT::i32, 0, 
/*16324*/           OPC_EmitInteger, MVT::i32, 0, 
/*16327*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16352*/         /*Scope*/ 104, /*->16457*/
/*16353*/           OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*16355*/           OPC_MoveParent,
/*16356*/           OPC_CheckType, MVT::f32,
/*16358*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16360*/           OPC_EmitInteger, MVT::i32, 0, 
/*16363*/           OPC_EmitInteger, MVT::i32, 0, 
/*16366*/           OPC_EmitInteger, MVT::i32, 0, 
/*16369*/           OPC_EmitInteger, MVT::i32, 0, 
/*16372*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16384*/           OPC_EmitInteger, MVT::i32, 0, 
/*16387*/           OPC_EmitInteger, MVT::i32, 0, 
/*16390*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16402*/           OPC_EmitInteger, MVT::i32, 0, 
/*16405*/           OPC_EmitInteger, MVT::i32, 0, 
/*16408*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16420*/           OPC_EmitInteger, MVT::i32, 1, 
/*16423*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16426*/           OPC_EmitInteger, MVT::i32, 0, 
/*16429*/           OPC_EmitInteger, MVT::i32, 0, 
/*16432*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16457*/         /*Scope*/ 104, /*->16562*/
/*16458*/           OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*16460*/           OPC_MoveParent,
/*16461*/           OPC_CheckType, MVT::f32,
/*16463*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16465*/           OPC_EmitInteger, MVT::i32, 0, 
/*16468*/           OPC_EmitInteger, MVT::i32, 0, 
/*16471*/           OPC_EmitInteger, MVT::i32, 0, 
/*16474*/           OPC_EmitInteger, MVT::i32, 0, 
/*16477*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16489*/           OPC_EmitInteger, MVT::i32, 0, 
/*16492*/           OPC_EmitInteger, MVT::i32, 0, 
/*16495*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16507*/           OPC_EmitInteger, MVT::i32, 0, 
/*16510*/           OPC_EmitInteger, MVT::i32, 0, 
/*16513*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16525*/           OPC_EmitInteger, MVT::i32, 1, 
/*16528*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16531*/           OPC_EmitInteger, MVT::i32, 0, 
/*16534*/           OPC_EmitInteger, MVT::i32, 0, 
/*16537*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16562*/         /*Scope*/ 104, /*->16667*/
/*16563*/           OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*16565*/           OPC_MoveParent,
/*16566*/           OPC_CheckType, MVT::f32,
/*16568*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16570*/           OPC_EmitInteger, MVT::i32, 0, 
/*16573*/           OPC_EmitInteger, MVT::i32, 0, 
/*16576*/           OPC_EmitInteger, MVT::i32, 0, 
/*16579*/           OPC_EmitInteger, MVT::i32, 0, 
/*16582*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16594*/           OPC_EmitInteger, MVT::i32, 0, 
/*16597*/           OPC_EmitInteger, MVT::i32, 0, 
/*16600*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16612*/           OPC_EmitInteger, MVT::i32, 0, 
/*16615*/           OPC_EmitInteger, MVT::i32, 0, 
/*16618*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16630*/           OPC_EmitInteger, MVT::i32, 1, 
/*16633*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16636*/           OPC_EmitInteger, MVT::i32, 0, 
/*16639*/           OPC_EmitInteger, MVT::i32, 0, 
/*16642*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16667*/         /*Scope*/ 104, /*->16772*/
/*16668*/           OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*16670*/           OPC_MoveParent,
/*16671*/           OPC_CheckType, MVT::f32,
/*16673*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16675*/           OPC_EmitInteger, MVT::i32, 0, 
/*16678*/           OPC_EmitInteger, MVT::i32, 0, 
/*16681*/           OPC_EmitInteger, MVT::i32, 0, 
/*16684*/           OPC_EmitInteger, MVT::i32, 0, 
/*16687*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16699*/           OPC_EmitInteger, MVT::i32, 0, 
/*16702*/           OPC_EmitInteger, MVT::i32, 0, 
/*16705*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16717*/           OPC_EmitInteger, MVT::i32, 0, 
/*16720*/           OPC_EmitInteger, MVT::i32, 0, 
/*16723*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16735*/           OPC_EmitInteger, MVT::i32, 1, 
/*16738*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16741*/           OPC_EmitInteger, MVT::i32, 0, 
/*16744*/           OPC_EmitInteger, MVT::i32, 0, 
/*16747*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16772*/         0, /*End of Scope*/
/*16773*/       0, /*End of Scope*/
/*16774*/     /*Scope*/ 28|128,11/*1436*/, /*->18212*/
/*16776*/       OPC_CheckChild0Type, MVT::i32,
/*16778*/       OPC_Scope, 20|128,5/*660*/, /*->17441*/ // 3 children in Scope
/*16781*/         OPC_RecordChild1, // #1 = $src1
/*16782*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16793*/         OPC_CheckChild3Integer, 0, 
/*16795*/         OPC_MoveChild, 4,
/*16797*/         OPC_Scope, 106, /*->16905*/ // 6 children in Scope
/*16799*/           OPC_CheckCondCode, ISD::SETEQ,
/*16801*/           OPC_MoveParent,
/*16802*/           OPC_CheckType, MVT::i32,
/*16804*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16806*/           OPC_EmitInteger, MVT::i32, 0, 
/*16809*/           OPC_EmitInteger, MVT::i32, 0, 
/*16812*/           OPC_EmitInteger, MVT::i32, 1, 
/*16815*/           OPC_EmitInteger, MVT::i32, 0, 
/*16818*/           OPC_EmitInteger, MVT::i32, 0, 
/*16821*/           OPC_EmitInteger, MVT::i32, 0, 
/*16824*/           OPC_EmitInteger, MVT::i32, 0, 
/*16827*/           OPC_EmitInteger, MVT::i32, 0, 
/*16830*/           OPC_EmitInteger, MVT::i32, 0, 
/*16833*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16845*/           OPC_EmitInteger, MVT::i32, 0, 
/*16848*/           OPC_EmitInteger, MVT::i32, 0, 
/*16851*/           OPC_EmitInteger, MVT::i32, 0, 
/*16854*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16866*/           OPC_EmitInteger, MVT::i32, 1, 
/*16869*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16872*/           OPC_EmitInteger, MVT::i32, 0, 
/*16875*/           OPC_EmitInteger, MVT::i32, 0, 
/*16878*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16905*/         /*Scope*/ 106, /*->17012*/
/*16906*/           OPC_CheckCondCode, ISD::SETGT,
/*16908*/           OPC_MoveParent,
/*16909*/           OPC_CheckType, MVT::i32,
/*16911*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16913*/           OPC_EmitInteger, MVT::i32, 0, 
/*16916*/           OPC_EmitInteger, MVT::i32, 0, 
/*16919*/           OPC_EmitInteger, MVT::i32, 1, 
/*16922*/           OPC_EmitInteger, MVT::i32, 0, 
/*16925*/           OPC_EmitInteger, MVT::i32, 0, 
/*16928*/           OPC_EmitInteger, MVT::i32, 0, 
/*16931*/           OPC_EmitInteger, MVT::i32, 0, 
/*16934*/           OPC_EmitInteger, MVT::i32, 0, 
/*16937*/           OPC_EmitInteger, MVT::i32, 0, 
/*16940*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16952*/           OPC_EmitInteger, MVT::i32, 0, 
/*16955*/           OPC_EmitInteger, MVT::i32, 0, 
/*16958*/           OPC_EmitInteger, MVT::i32, 0, 
/*16961*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16973*/           OPC_EmitInteger, MVT::i32, 1, 
/*16976*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16979*/           OPC_EmitInteger, MVT::i32, 0, 
/*16982*/           OPC_EmitInteger, MVT::i32, 0, 
/*16985*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17012*/         /*Scope*/ 106, /*->17119*/
/*17013*/           OPC_CheckCondCode, ISD::SETGE,
/*17015*/           OPC_MoveParent,
/*17016*/           OPC_CheckType, MVT::i32,
/*17018*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17020*/           OPC_EmitInteger, MVT::i32, 0, 
/*17023*/           OPC_EmitInteger, MVT::i32, 0, 
/*17026*/           OPC_EmitInteger, MVT::i32, 1, 
/*17029*/           OPC_EmitInteger, MVT::i32, 0, 
/*17032*/           OPC_EmitInteger, MVT::i32, 0, 
/*17035*/           OPC_EmitInteger, MVT::i32, 0, 
/*17038*/           OPC_EmitInteger, MVT::i32, 0, 
/*17041*/           OPC_EmitInteger, MVT::i32, 0, 
/*17044*/           OPC_EmitInteger, MVT::i32, 0, 
/*17047*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17059*/           OPC_EmitInteger, MVT::i32, 0, 
/*17062*/           OPC_EmitInteger, MVT::i32, 0, 
/*17065*/           OPC_EmitInteger, MVT::i32, 0, 
/*17068*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17080*/           OPC_EmitInteger, MVT::i32, 1, 
/*17083*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17086*/           OPC_EmitInteger, MVT::i32, 0, 
/*17089*/           OPC_EmitInteger, MVT::i32, 0, 
/*17092*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17119*/         /*Scope*/ 106, /*->17226*/
/*17120*/           OPC_CheckCondCode, ISD::SETNE,
/*17122*/           OPC_MoveParent,
/*17123*/           OPC_CheckType, MVT::i32,
/*17125*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17127*/           OPC_EmitInteger, MVT::i32, 0, 
/*17130*/           OPC_EmitInteger, MVT::i32, 0, 
/*17133*/           OPC_EmitInteger, MVT::i32, 1, 
/*17136*/           OPC_EmitInteger, MVT::i32, 0, 
/*17139*/           OPC_EmitInteger, MVT::i32, 0, 
/*17142*/           OPC_EmitInteger, MVT::i32, 0, 
/*17145*/           OPC_EmitInteger, MVT::i32, 0, 
/*17148*/           OPC_EmitInteger, MVT::i32, 0, 
/*17151*/           OPC_EmitInteger, MVT::i32, 0, 
/*17154*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17166*/           OPC_EmitInteger, MVT::i32, 0, 
/*17169*/           OPC_EmitInteger, MVT::i32, 0, 
/*17172*/           OPC_EmitInteger, MVT::i32, 0, 
/*17175*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17187*/           OPC_EmitInteger, MVT::i32, 1, 
/*17190*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17193*/           OPC_EmitInteger, MVT::i32, 0, 
/*17196*/           OPC_EmitInteger, MVT::i32, 0, 
/*17199*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17226*/         /*Scope*/ 106, /*->17333*/
/*17227*/           OPC_CheckCondCode, ISD::SETUGT,
/*17229*/           OPC_MoveParent,
/*17230*/           OPC_CheckType, MVT::i32,
/*17232*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17234*/           OPC_EmitInteger, MVT::i32, 0, 
/*17237*/           OPC_EmitInteger, MVT::i32, 0, 
/*17240*/           OPC_EmitInteger, MVT::i32, 1, 
/*17243*/           OPC_EmitInteger, MVT::i32, 0, 
/*17246*/           OPC_EmitInteger, MVT::i32, 0, 
/*17249*/           OPC_EmitInteger, MVT::i32, 0, 
/*17252*/           OPC_EmitInteger, MVT::i32, 0, 
/*17255*/           OPC_EmitInteger, MVT::i32, 0, 
/*17258*/           OPC_EmitInteger, MVT::i32, 0, 
/*17261*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17273*/           OPC_EmitInteger, MVT::i32, 0, 
/*17276*/           OPC_EmitInteger, MVT::i32, 0, 
/*17279*/           OPC_EmitInteger, MVT::i32, 0, 
/*17282*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17294*/           OPC_EmitInteger, MVT::i32, 1, 
/*17297*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17300*/           OPC_EmitInteger, MVT::i32, 0, 
/*17303*/           OPC_EmitInteger, MVT::i32, 0, 
/*17306*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17333*/         /*Scope*/ 106, /*->17440*/
/*17334*/           OPC_CheckCondCode, ISD::SETUGE,
/*17336*/           OPC_MoveParent,
/*17337*/           OPC_CheckType, MVT::i32,
/*17339*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17341*/           OPC_EmitInteger, MVT::i32, 0, 
/*17344*/           OPC_EmitInteger, MVT::i32, 0, 
/*17347*/           OPC_EmitInteger, MVT::i32, 1, 
/*17350*/           OPC_EmitInteger, MVT::i32, 0, 
/*17353*/           OPC_EmitInteger, MVT::i32, 0, 
/*17356*/           OPC_EmitInteger, MVT::i32, 0, 
/*17359*/           OPC_EmitInteger, MVT::i32, 0, 
/*17362*/           OPC_EmitInteger, MVT::i32, 0, 
/*17365*/           OPC_EmitInteger, MVT::i32, 0, 
/*17368*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17380*/           OPC_EmitInteger, MVT::i32, 0, 
/*17383*/           OPC_EmitInteger, MVT::i32, 0, 
/*17386*/           OPC_EmitInteger, MVT::i32, 0, 
/*17389*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17401*/           OPC_EmitInteger, MVT::i32, 1, 
/*17404*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17407*/           OPC_EmitInteger, MVT::i32, 0, 
/*17410*/           OPC_EmitInteger, MVT::i32, 0, 
/*17413*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17440*/         0, /*End of Scope*/
/*17441*/       /*Scope*/ 5|128,5/*645*/, /*->18088*/
/*17443*/         OPC_CheckChild1Integer, 0, 
/*17445*/         OPC_RecordChild2, // #1 = $src1
/*17446*/         OPC_RecordChild3, // #2 = $src2
/*17447*/         OPC_MoveChild, 4,
/*17449*/         OPC_Scope, 64|128,2/*320*/, /*->17772*/ // 4 children in Scope
/*17452*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17455*/           OPC_Scope, 104, /*->17561*/ // 3 children in Scope
/*17457*/             OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*17459*/             OPC_MoveParent,
/*17460*/             OPC_CheckType, MVT::i32,
/*17462*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17464*/             OPC_EmitInteger, MVT::i32, 0, 
/*17467*/             OPC_EmitInteger, MVT::i32, 0, 
/*17470*/             OPC_EmitInteger, MVT::i32, 0, 
/*17473*/             OPC_EmitInteger, MVT::i32, 0, 
/*17476*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17488*/             OPC_EmitInteger, MVT::i32, 0, 
/*17491*/             OPC_EmitInteger, MVT::i32, 0, 
/*17494*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17506*/             OPC_EmitInteger, MVT::i32, 0, 
/*17509*/             OPC_EmitInteger, MVT::i32, 0, 
/*17512*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17524*/             OPC_EmitInteger, MVT::i32, 1, 
/*17527*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17530*/             OPC_EmitInteger, MVT::i32, 0, 
/*17533*/             OPC_EmitInteger, MVT::i32, 0, 
/*17536*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17561*/           /*Scope*/ 104, /*->17666*/
/*17562*/             OPC_CheckPredicate, 110, // Predicate_COND_SGE
/*17564*/             OPC_MoveParent,
/*17565*/             OPC_CheckType, MVT::i32,
/*17567*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17569*/             OPC_EmitInteger, MVT::i32, 0, 
/*17572*/             OPC_EmitInteger, MVT::i32, 0, 
/*17575*/             OPC_EmitInteger, MVT::i32, 0, 
/*17578*/             OPC_EmitInteger, MVT::i32, 0, 
/*17581*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17593*/             OPC_EmitInteger, MVT::i32, 0, 
/*17596*/             OPC_EmitInteger, MVT::i32, 0, 
/*17599*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17611*/             OPC_EmitInteger, MVT::i32, 0, 
/*17614*/             OPC_EmitInteger, MVT::i32, 0, 
/*17617*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17629*/             OPC_EmitInteger, MVT::i32, 1, 
/*17632*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17635*/             OPC_EmitInteger, MVT::i32, 0, 
/*17638*/             OPC_EmitInteger, MVT::i32, 0, 
/*17641*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17666*/           /*Scope*/ 104, /*->17771*/
/*17667*/             OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*17669*/             OPC_MoveParent,
/*17670*/             OPC_CheckType, MVT::i32,
/*17672*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17674*/             OPC_EmitInteger, MVT::i32, 0, 
/*17677*/             OPC_EmitInteger, MVT::i32, 0, 
/*17680*/             OPC_EmitInteger, MVT::i32, 0, 
/*17683*/             OPC_EmitInteger, MVT::i32, 0, 
/*17686*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17698*/             OPC_EmitInteger, MVT::i32, 0, 
/*17701*/             OPC_EmitInteger, MVT::i32, 0, 
/*17704*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17716*/             OPC_EmitInteger, MVT::i32, 0, 
/*17719*/             OPC_EmitInteger, MVT::i32, 0, 
/*17722*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17734*/             OPC_EmitInteger, MVT::i32, 1, 
/*17737*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17740*/             OPC_EmitInteger, MVT::i32, 0, 
/*17743*/             OPC_EmitInteger, MVT::i32, 0, 
/*17746*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17771*/           0, /*End of Scope*/
/*17772*/         /*Scope*/ 104, /*->17877*/
/*17773*/           OPC_CheckCondCode, ISD::SETEQ,
/*17775*/           OPC_MoveParent,
/*17776*/           OPC_CheckType, MVT::f32,
/*17778*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17780*/           OPC_EmitInteger, MVT::i32, 0, 
/*17783*/           OPC_EmitInteger, MVT::i32, 0, 
/*17786*/           OPC_EmitInteger, MVT::i32, 0, 
/*17789*/           OPC_EmitInteger, MVT::i32, 0, 
/*17792*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17804*/           OPC_EmitInteger, MVT::i32, 0, 
/*17807*/           OPC_EmitInteger, MVT::i32, 0, 
/*17810*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17822*/           OPC_EmitInteger, MVT::i32, 0, 
/*17825*/           OPC_EmitInteger, MVT::i32, 0, 
/*17828*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17840*/           OPC_EmitInteger, MVT::i32, 1, 
/*17843*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17846*/           OPC_EmitInteger, MVT::i32, 0, 
/*17849*/           OPC_EmitInteger, MVT::i32, 0, 
/*17852*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17877*/         /*Scope*/ 104, /*->17982*/
/*17878*/           OPC_CheckCondCode, ISD::SETGT,
/*17880*/           OPC_MoveParent,
/*17881*/           OPC_CheckType, MVT::f32,
/*17883*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17885*/           OPC_EmitInteger, MVT::i32, 0, 
/*17888*/           OPC_EmitInteger, MVT::i32, 0, 
/*17891*/           OPC_EmitInteger, MVT::i32, 0, 
/*17894*/           OPC_EmitInteger, MVT::i32, 0, 
/*17897*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17909*/           OPC_EmitInteger, MVT::i32, 0, 
/*17912*/           OPC_EmitInteger, MVT::i32, 0, 
/*17915*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17927*/           OPC_EmitInteger, MVT::i32, 0, 
/*17930*/           OPC_EmitInteger, MVT::i32, 0, 
/*17933*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17945*/           OPC_EmitInteger, MVT::i32, 1, 
/*17948*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17951*/           OPC_EmitInteger, MVT::i32, 0, 
/*17954*/           OPC_EmitInteger, MVT::i32, 0, 
/*17957*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17982*/         /*Scope*/ 104, /*->18087*/
/*17983*/           OPC_CheckCondCode, ISD::SETGE,
/*17985*/           OPC_MoveParent,
/*17986*/           OPC_CheckType, MVT::f32,
/*17988*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17990*/           OPC_EmitInteger, MVT::i32, 0, 
/*17993*/           OPC_EmitInteger, MVT::i32, 0, 
/*17996*/           OPC_EmitInteger, MVT::i32, 0, 
/*17999*/           OPC_EmitInteger, MVT::i32, 0, 
/*18002*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18014*/           OPC_EmitInteger, MVT::i32, 0, 
/*18017*/           OPC_EmitInteger, MVT::i32, 0, 
/*18020*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18032*/           OPC_EmitInteger, MVT::i32, 0, 
/*18035*/           OPC_EmitInteger, MVT::i32, 0, 
/*18038*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18050*/           OPC_EmitInteger, MVT::i32, 1, 
/*18053*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18056*/           OPC_EmitInteger, MVT::i32, 0, 
/*18059*/           OPC_EmitInteger, MVT::i32, 0, 
/*18062*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18087*/         0, /*End of Scope*/
/*18088*/       /*Scope*/ 122, /*->18211*/
/*18089*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18100*/         OPC_RecordChild2, // #1 = $src1
/*18101*/         OPC_RecordChild3, // #2 = $src2
/*18102*/         OPC_MoveChild, 4,
/*18104*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*18107*/         OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*18109*/         OPC_MoveParent,
/*18110*/         OPC_CheckType, MVT::i32,
/*18112*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18114*/         OPC_EmitInteger, MVT::i32, 0, 
/*18117*/         OPC_EmitInteger, MVT::i32, 0, 
/*18120*/         OPC_EmitInteger, MVT::i32, 0, 
/*18123*/         OPC_EmitInteger, MVT::i32, 0, 
/*18126*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18138*/         OPC_EmitInteger, MVT::i32, 0, 
/*18141*/         OPC_EmitInteger, MVT::i32, 0, 
/*18144*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18156*/         OPC_EmitInteger, MVT::i32, 0, 
/*18159*/         OPC_EmitInteger, MVT::i32, 0, 
/*18162*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18174*/         OPC_EmitInteger, MVT::i32, 1, 
/*18177*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18180*/         OPC_EmitInteger, MVT::i32, 0, 
/*18183*/         OPC_EmitInteger, MVT::i32, 0, 
/*18186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*18211*/       0, /*End of Scope*/
/*18212*/     0, /*End of Scope*/
/*18213*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->18370
/*18217*/     OPC_RecordMemRef,
/*18218*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*18219*/     OPC_Scope, 62, /*->18283*/ // 2 children in Scope
/*18221*/       OPC_CaptureGlueInput,
/*18222*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*18223*/       OPC_RecordChild2, // #2 = $cmp
/*18224*/       OPC_RecordChild3, // #3 = $swap
/*18225*/       OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->18254
/*18228*/         OPC_CheckPredicate, 112, // Predicate_si_atomic_cmp_swap_32_local
/*18230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18232*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18235*/         OPC_EmitMergeInputChains1_0,
/*18236*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18239*/         OPC_EmitInteger, MVT::i1, 0, 
/*18242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18254*/       /*SwitchType*/ 26, MVT::i64,// ->18282
/*18256*/         OPC_CheckPredicate, 113, // Predicate_si_atomic_cmp_swap_64_local
/*18258*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18260*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18263*/         OPC_EmitMergeInputChains1_0,
/*18264*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18267*/         OPC_EmitInteger, MVT::i1, 0, 
/*18270*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18282*/       0, // EndSwitchType
/*18283*/     /*Scope*/ 85, /*->18369*/
/*18284*/       OPC_RecordChild1, // #1 = $src0
/*18285*/       OPC_CheckChild1Type, MVT::i32,
/*18287*/       OPC_RecordChild2, // #2 = $src1
/*18288*/       OPC_RecordChild3, // #3 = $src2
/*18289*/       OPC_CheckPredicate, 114, // Predicate_atomic_cmp_swap_32_local
/*18291*/       OPC_CheckType, MVT::i32,
/*18293*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18295*/       OPC_EmitMergeInputChains1_0,
/*18296*/       OPC_EmitInteger, MVT::i32, 0, 
/*18299*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18311*/       OPC_EmitInteger, MVT::i32, 0, 
/*18314*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18326*/       OPC_EmitInteger, MVT::i32, 0, 
/*18329*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18341*/       OPC_EmitInteger, MVT::i32, 1, 
/*18344*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18347*/       OPC_EmitInteger, MVT::i32, 0, 
/*18350*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18369*/     0, /*End of Scope*/
/*18370*/   /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::AND),// ->18686
/*18374*/     OPC_Scope, 30|128,1/*158*/, /*->18535*/ // 2 children in Scope
/*18377*/       OPC_MoveChild, 0,
/*18379*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18382*/       OPC_RecordChild0, // #0 = $src
/*18383*/       OPC_RecordChild1, // #1 = $rshift
/*18384*/       OPC_CheckChild1Type, MVT::i32,
/*18386*/       OPC_MoveParent,
/*18387*/       OPC_RecordChild1, // #2 = $mask
/*18388*/       OPC_MoveChild, 1,
/*18390*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18393*/       OPC_CheckPredicate, 115, // Predicate_IMMZeroBasedBitfieldMask
/*18395*/       OPC_MoveParent,
/*18396*/       OPC_CheckType, MVT::i32,
/*18398*/       OPC_Scope, 23, /*->18423*/ // 2 children in Scope
/*18400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18402*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*18405*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*18413*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18423*/       /*Scope*/ 110, /*->18534*/
/*18424*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18426*/         OPC_EmitInteger, MVT::i32, 0, 
/*18429*/         OPC_EmitInteger, MVT::i32, 0, 
/*18432*/         OPC_EmitInteger, MVT::i32, 0, 
/*18435*/         OPC_EmitInteger, MVT::i32, 0, 
/*18438*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18450*/         OPC_EmitInteger, MVT::i32, 0, 
/*18453*/         OPC_EmitInteger, MVT::i32, 0, 
/*18456*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18468*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*18471*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*18479*/         OPC_EmitInteger, MVT::i32, 0, 
/*18482*/         OPC_EmitInteger, MVT::i32, 0, 
/*18485*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18497*/         OPC_EmitInteger, MVT::i32, 1, 
/*18500*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18503*/         OPC_EmitInteger, MVT::i32, 0, 
/*18506*/         OPC_EmitInteger, MVT::i32, 0, 
/*18509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18534*/       0, /*End of Scope*/
/*18535*/     /*Scope*/ 20|128,1/*148*/, /*->18685*/
/*18537*/       OPC_RecordChild0, // #0 = $src0
/*18538*/       OPC_RecordChild1, // #1 = $src1
/*18539*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->18658
/*18542*/         OPC_Scope, 101, /*->18645*/ // 2 children in Scope
/*18544*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18546*/           OPC_EmitInteger, MVT::i32, 0, 
/*18549*/           OPC_EmitInteger, MVT::i32, 0, 
/*18552*/           OPC_EmitInteger, MVT::i32, 1, 
/*18555*/           OPC_EmitInteger, MVT::i32, 0, 
/*18558*/           OPC_EmitInteger, MVT::i32, 0, 
/*18561*/           OPC_EmitInteger, MVT::i32, 0, 
/*18564*/           OPC_EmitInteger, MVT::i32, 0, 
/*18567*/           OPC_EmitInteger, MVT::i32, 0, 
/*18570*/           OPC_EmitInteger, MVT::i32, 0, 
/*18573*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18585*/           OPC_EmitInteger, MVT::i32, 0, 
/*18588*/           OPC_EmitInteger, MVT::i32, 0, 
/*18591*/           OPC_EmitInteger, MVT::i32, 0, 
/*18594*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18606*/           OPC_EmitInteger, MVT::i32, 1, 
/*18609*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18612*/           OPC_EmitInteger, MVT::i32, 0, 
/*18615*/           OPC_EmitInteger, MVT::i32, 0, 
/*18618*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18645*/         /*Scope*/ 11, /*->18657*/
/*18646*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*18648*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*18657*/         0, /*End of Scope*/
/*18658*/       /*SwitchType*/ 11, MVT::i64,// ->18671
/*18660*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*18662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*18671*/       /*SwitchType*/ 11, MVT::i1,// ->18684
/*18673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18675*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*18684*/       0, // EndSwitchType
/*18685*/     0, /*End of Scope*/
/*18686*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->20063
/*18690*/     OPC_Scope, 83|128,1/*211*/, /*->18904*/ // 5 children in Scope
/*18693*/       OPC_RecordChild0, // #0 = $z
/*18694*/       OPC_MoveChild, 1,
/*18696*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18699*/       OPC_Scope, 23|128,1/*151*/, /*->18853*/ // 2 children in Scope
/*18702*/         OPC_RecordChild0, // #1 = $x
/*18703*/         OPC_MoveChild, 1,
/*18705*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18708*/         OPC_Scope, 122, /*->18832*/ // 2 children in Scope
/*18710*/           OPC_RecordChild0, // #2 = $y
/*18711*/           OPC_CheckChild1Same, 0,
/*18713*/           OPC_MoveParent,
/*18714*/           OPC_MoveParent,
/*18715*/           OPC_CheckType, MVT::i32,
/*18717*/           OPC_Scope, 99, /*->18818*/ // 2 children in Scope
/*18719*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18721*/             OPC_EmitInteger, MVT::i32, 0, 
/*18724*/             OPC_EmitInteger, MVT::i32, 0, 
/*18727*/             OPC_EmitInteger, MVT::i32, 0, 
/*18730*/             OPC_EmitInteger, MVT::i32, 0, 
/*18733*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18745*/             OPC_EmitInteger, MVT::i32, 0, 
/*18748*/             OPC_EmitInteger, MVT::i32, 0, 
/*18751*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18763*/             OPC_EmitInteger, MVT::i32, 0, 
/*18766*/             OPC_EmitInteger, MVT::i32, 0, 
/*18769*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18781*/             OPC_EmitInteger, MVT::i32, 1, 
/*18784*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18787*/             OPC_EmitInteger, MVT::i32, 0, 
/*18790*/             OPC_EmitInteger, MVT::i32, 0, 
/*18793*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18818*/           /*Scope*/ 12, /*->18831*/
/*18819*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18821*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18831*/           0, /*End of Scope*/
/*18832*/         /*Scope*/ 19, /*->18852*/
/*18833*/           OPC_CheckChild0Same, 0,
/*18835*/           OPC_RecordChild1, // #2 = $y
/*18836*/           OPC_MoveParent,
/*18837*/           OPC_MoveParent,
/*18838*/           OPC_CheckType, MVT::i32,
/*18840*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18842*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18852*/         0, /*End of Scope*/
/*18853*/       /*Scope*/ 49, /*->18903*/
/*18854*/         OPC_MoveChild, 0,
/*18856*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18859*/         OPC_Scope, 20, /*->18881*/ // 2 children in Scope
/*18861*/           OPC_RecordChild0, // #1 = $y
/*18862*/           OPC_CheckChild1Same, 0,
/*18864*/           OPC_MoveParent,
/*18865*/           OPC_RecordChild1, // #2 = $x
/*18866*/           OPC_MoveParent,
/*18867*/           OPC_CheckType, MVT::i32,
/*18869*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18871*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18881*/         /*Scope*/ 20, /*->18902*/
/*18882*/           OPC_CheckChild0Same, 0,
/*18884*/           OPC_RecordChild1, // #1 = $y
/*18885*/           OPC_MoveParent,
/*18886*/           OPC_RecordChild1, // #2 = $x
/*18887*/           OPC_MoveParent,
/*18888*/           OPC_CheckType, MVT::i32,
/*18890*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18892*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18902*/         0, /*End of Scope*/
/*18903*/       0, /*End of Scope*/
/*18904*/     /*Scope*/ 97, /*->19002*/
/*18905*/       OPC_MoveChild, 0,
/*18907*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18910*/       OPC_Scope, 44, /*->18956*/ // 2 children in Scope
/*18912*/         OPC_RecordChild0, // #0 = $x
/*18913*/         OPC_MoveChild, 1,
/*18915*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18918*/         OPC_RecordChild0, // #1 = $y
/*18919*/         OPC_RecordChild1, // #2 = $z
/*18920*/         OPC_MoveParent,
/*18921*/         OPC_MoveParent,
/*18922*/         OPC_CheckType, MVT::i32,
/*18924*/         OPC_Scope, 14, /*->18940*/ // 2 children in Scope
/*18926*/           OPC_CheckChild1Same, 2,
/*18928*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18930*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18940*/         /*Scope*/ 14, /*->18955*/
/*18941*/           OPC_CheckChild1Same, 1,
/*18943*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18945*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18955*/         0, /*End of Scope*/
/*18956*/       /*Scope*/ 44, /*->19001*/
/*18957*/         OPC_MoveChild, 0,
/*18959*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18962*/         OPC_RecordChild0, // #0 = $y
/*18963*/         OPC_RecordChild1, // #1 = $z
/*18964*/         OPC_MoveParent,
/*18965*/         OPC_RecordChild1, // #2 = $x
/*18966*/         OPC_MoveParent,
/*18967*/         OPC_CheckType, MVT::i32,
/*18969*/         OPC_Scope, 14, /*->18985*/ // 2 children in Scope
/*18971*/           OPC_CheckChild1Same, 1,
/*18973*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18975*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18985*/         /*Scope*/ 14, /*->19000*/
/*18986*/           OPC_CheckChild1Same, 0,
/*18988*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18990*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19000*/         0, /*End of Scope*/
/*19001*/       0, /*End of Scope*/
/*19002*/     /*Scope*/ 90|128,2/*346*/, /*->19350*/
/*19004*/       OPC_RecordChild0, // #0 = $z
/*19005*/       OPC_MoveChild, 1,
/*19007*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19010*/       OPC_Scope, 112, /*->19124*/ // 2 children in Scope
/*19012*/         OPC_RecordChild0, // #1 = $x
/*19013*/         OPC_MoveChild, 1,
/*19015*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19018*/         OPC_CheckChild0Same, 0,
/*19020*/         OPC_RecordChild1, // #2 = $y
/*19021*/         OPC_MoveParent,
/*19022*/         OPC_MoveParent,
/*19023*/         OPC_CheckType, MVT::i32,
/*19025*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19027*/         OPC_EmitInteger, MVT::i32, 0, 
/*19030*/         OPC_EmitInteger, MVT::i32, 0, 
/*19033*/         OPC_EmitInteger, MVT::i32, 0, 
/*19036*/         OPC_EmitInteger, MVT::i32, 0, 
/*19039*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19051*/         OPC_EmitInteger, MVT::i32, 0, 
/*19054*/         OPC_EmitInteger, MVT::i32, 0, 
/*19057*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19069*/         OPC_EmitInteger, MVT::i32, 0, 
/*19072*/         OPC_EmitInteger, MVT::i32, 0, 
/*19075*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19087*/         OPC_EmitInteger, MVT::i32, 1, 
/*19090*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19093*/         OPC_EmitInteger, MVT::i32, 0, 
/*19096*/         OPC_EmitInteger, MVT::i32, 0, 
/*19099*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19124*/       /*Scope*/ 95|128,1/*223*/, /*->19349*/
/*19126*/         OPC_MoveChild, 0,
/*19128*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19131*/         OPC_Scope, 107, /*->19240*/ // 2 children in Scope
/*19133*/           OPC_RecordChild0, // #1 = $y
/*19134*/           OPC_CheckChild1Same, 0,
/*19136*/           OPC_MoveParent,
/*19137*/           OPC_RecordChild1, // #2 = $x
/*19138*/           OPC_MoveParent,
/*19139*/           OPC_CheckType, MVT::i32,
/*19141*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19143*/           OPC_EmitInteger, MVT::i32, 0, 
/*19146*/           OPC_EmitInteger, MVT::i32, 0, 
/*19149*/           OPC_EmitInteger, MVT::i32, 0, 
/*19152*/           OPC_EmitInteger, MVT::i32, 0, 
/*19155*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19167*/           OPC_EmitInteger, MVT::i32, 0, 
/*19170*/           OPC_EmitInteger, MVT::i32, 0, 
/*19173*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19185*/           OPC_EmitInteger, MVT::i32, 0, 
/*19188*/           OPC_EmitInteger, MVT::i32, 0, 
/*19191*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19203*/           OPC_EmitInteger, MVT::i32, 1, 
/*19206*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19209*/           OPC_EmitInteger, MVT::i32, 0, 
/*19212*/           OPC_EmitInteger, MVT::i32, 0, 
/*19215*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19240*/         /*Scope*/ 107, /*->19348*/
/*19241*/           OPC_CheckChild0Same, 0,
/*19243*/           OPC_RecordChild1, // #1 = $y
/*19244*/           OPC_MoveParent,
/*19245*/           OPC_RecordChild1, // #2 = $x
/*19246*/           OPC_MoveParent,
/*19247*/           OPC_CheckType, MVT::i32,
/*19249*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19251*/           OPC_EmitInteger, MVT::i32, 0, 
/*19254*/           OPC_EmitInteger, MVT::i32, 0, 
/*19257*/           OPC_EmitInteger, MVT::i32, 0, 
/*19260*/           OPC_EmitInteger, MVT::i32, 0, 
/*19263*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19275*/           OPC_EmitInteger, MVT::i32, 0, 
/*19278*/           OPC_EmitInteger, MVT::i32, 0, 
/*19281*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19293*/           OPC_EmitInteger, MVT::i32, 0, 
/*19296*/           OPC_EmitInteger, MVT::i32, 0, 
/*19299*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19311*/           OPC_EmitInteger, MVT::i32, 1, 
/*19314*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19317*/           OPC_EmitInteger, MVT::i32, 0, 
/*19320*/           OPC_EmitInteger, MVT::i32, 0, 
/*19323*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19348*/         0, /*End of Scope*/
/*19349*/       0, /*End of Scope*/
/*19350*/     /*Scope*/ 63|128,3/*447*/, /*->19799*/
/*19352*/       OPC_MoveChild, 0,
/*19354*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19357*/       OPC_Scope, 90|128,1/*218*/, /*->19578*/ // 2 children in Scope
/*19360*/         OPC_RecordChild0, // #0 = $x
/*19361*/         OPC_MoveChild, 1,
/*19363*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19366*/         OPC_RecordChild0, // #1 = $y
/*19367*/         OPC_RecordChild1, // #2 = $z
/*19368*/         OPC_MoveParent,
/*19369*/         OPC_MoveParent,
/*19370*/         OPC_CheckType, MVT::i32,
/*19372*/         OPC_Scope, 101, /*->19475*/ // 2 children in Scope
/*19374*/           OPC_CheckChild1Same, 2,
/*19376*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19378*/           OPC_EmitInteger, MVT::i32, 0, 
/*19381*/           OPC_EmitInteger, MVT::i32, 0, 
/*19384*/           OPC_EmitInteger, MVT::i32, 0, 
/*19387*/           OPC_EmitInteger, MVT::i32, 0, 
/*19390*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19402*/           OPC_EmitInteger, MVT::i32, 0, 
/*19405*/           OPC_EmitInteger, MVT::i32, 0, 
/*19408*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19420*/           OPC_EmitInteger, MVT::i32, 0, 
/*19423*/           OPC_EmitInteger, MVT::i32, 0, 
/*19426*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19438*/           OPC_EmitInteger, MVT::i32, 1, 
/*19441*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19444*/           OPC_EmitInteger, MVT::i32, 0, 
/*19447*/           OPC_EmitInteger, MVT::i32, 0, 
/*19450*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19475*/         /*Scope*/ 101, /*->19577*/
/*19476*/           OPC_CheckChild1Same, 1,
/*19478*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19480*/           OPC_EmitInteger, MVT::i32, 0, 
/*19483*/           OPC_EmitInteger, MVT::i32, 0, 
/*19486*/           OPC_EmitInteger, MVT::i32, 0, 
/*19489*/           OPC_EmitInteger, MVT::i32, 0, 
/*19492*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19504*/           OPC_EmitInteger, MVT::i32, 0, 
/*19507*/           OPC_EmitInteger, MVT::i32, 0, 
/*19510*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19522*/           OPC_EmitInteger, MVT::i32, 0, 
/*19525*/           OPC_EmitInteger, MVT::i32, 0, 
/*19528*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19540*/           OPC_EmitInteger, MVT::i32, 1, 
/*19543*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19546*/           OPC_EmitInteger, MVT::i32, 0, 
/*19549*/           OPC_EmitInteger, MVT::i32, 0, 
/*19552*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19577*/         0, /*End of Scope*/
/*19578*/       /*Scope*/ 90|128,1/*218*/, /*->19798*/
/*19580*/         OPC_MoveChild, 0,
/*19582*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19585*/         OPC_RecordChild0, // #0 = $y
/*19586*/         OPC_RecordChild1, // #1 = $z
/*19587*/         OPC_MoveParent,
/*19588*/         OPC_RecordChild1, // #2 = $x
/*19589*/         OPC_MoveParent,
/*19590*/         OPC_CheckType, MVT::i32,
/*19592*/         OPC_Scope, 101, /*->19695*/ // 2 children in Scope
/*19594*/           OPC_CheckChild1Same, 1,
/*19596*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19598*/           OPC_EmitInteger, MVT::i32, 0, 
/*19601*/           OPC_EmitInteger, MVT::i32, 0, 
/*19604*/           OPC_EmitInteger, MVT::i32, 0, 
/*19607*/           OPC_EmitInteger, MVT::i32, 0, 
/*19610*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19622*/           OPC_EmitInteger, MVT::i32, 0, 
/*19625*/           OPC_EmitInteger, MVT::i32, 0, 
/*19628*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19640*/           OPC_EmitInteger, MVT::i32, 0, 
/*19643*/           OPC_EmitInteger, MVT::i32, 0, 
/*19646*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19658*/           OPC_EmitInteger, MVT::i32, 1, 
/*19661*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19664*/           OPC_EmitInteger, MVT::i32, 0, 
/*19667*/           OPC_EmitInteger, MVT::i32, 0, 
/*19670*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19695*/         /*Scope*/ 101, /*->19797*/
/*19696*/           OPC_CheckChild1Same, 0,
/*19698*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19700*/           OPC_EmitInteger, MVT::i32, 0, 
/*19703*/           OPC_EmitInteger, MVT::i32, 0, 
/*19706*/           OPC_EmitInteger, MVT::i32, 0, 
/*19709*/           OPC_EmitInteger, MVT::i32, 0, 
/*19712*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19724*/           OPC_EmitInteger, MVT::i32, 0, 
/*19727*/           OPC_EmitInteger, MVT::i32, 0, 
/*19730*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19742*/           OPC_EmitInteger, MVT::i32, 0, 
/*19745*/           OPC_EmitInteger, MVT::i32, 0, 
/*19748*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19760*/           OPC_EmitInteger, MVT::i32, 1, 
/*19763*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19766*/           OPC_EmitInteger, MVT::i32, 0, 
/*19769*/           OPC_EmitInteger, MVT::i32, 0, 
/*19772*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19797*/         0, /*End of Scope*/
/*19798*/       0, /*End of Scope*/
/*19799*/     /*Scope*/ 5|128,2/*261*/, /*->20062*/
/*19801*/       OPC_RecordChild0, // #0 = $src0
/*19802*/       OPC_Scope, 108, /*->19912*/ // 2 children in Scope
/*19804*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19815*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->19899
/*19818*/           OPC_Scope, 67, /*->19887*/ // 2 children in Scope
/*19820*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19822*/             OPC_EmitInteger, MVT::i32, 1, 
/*19825*/             OPC_EmitInteger, MVT::i32, 0, 
/*19828*/             OPC_EmitInteger, MVT::i32, 0, 
/*19831*/             OPC_EmitInteger, MVT::i32, 0, 
/*19834*/             OPC_EmitInteger, MVT::i32, 0, 
/*19837*/             OPC_EmitInteger, MVT::i32, 0, 
/*19840*/             OPC_EmitInteger, MVT::i32, 0, 
/*19843*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19855*/             OPC_EmitInteger, MVT::i32, 1, 
/*19858*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19861*/             OPC_EmitInteger, MVT::i32, 0, 
/*19864*/             OPC_EmitInteger, MVT::i32, 0, 
/*19867*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*19887*/           /*Scope*/ 10, /*->19898*/
/*19888*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19890*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*19898*/           0, /*End of Scope*/
/*19899*/         /*SwitchType*/ 10, MVT::i64,// ->19911
/*19901*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19903*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*19911*/         0, // EndSwitchType
/*19912*/       /*Scope*/ 19|128,1/*147*/, /*->20061*/
/*19914*/         OPC_RecordChild1, // #1 = $src1
/*19915*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->20034
/*19918*/           OPC_Scope, 101, /*->20021*/ // 2 children in Scope
/*19920*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19922*/             OPC_EmitInteger, MVT::i32, 0, 
/*19925*/             OPC_EmitInteger, MVT::i32, 0, 
/*19928*/             OPC_EmitInteger, MVT::i32, 1, 
/*19931*/             OPC_EmitInteger, MVT::i32, 0, 
/*19934*/             OPC_EmitInteger, MVT::i32, 0, 
/*19937*/             OPC_EmitInteger, MVT::i32, 0, 
/*19940*/             OPC_EmitInteger, MVT::i32, 0, 
/*19943*/             OPC_EmitInteger, MVT::i32, 0, 
/*19946*/             OPC_EmitInteger, MVT::i32, 0, 
/*19949*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19961*/             OPC_EmitInteger, MVT::i32, 0, 
/*19964*/             OPC_EmitInteger, MVT::i32, 0, 
/*19967*/             OPC_EmitInteger, MVT::i32, 0, 
/*19970*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19982*/             OPC_EmitInteger, MVT::i32, 1, 
/*19985*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19988*/             OPC_EmitInteger, MVT::i32, 0, 
/*19991*/             OPC_EmitInteger, MVT::i32, 0, 
/*19994*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*20021*/           /*Scope*/ 11, /*->20033*/
/*20022*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*20024*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*20033*/           0, /*End of Scope*/
/*20034*/         /*SwitchType*/ 11, MVT::i64,// ->20047
/*20036*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*20038*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*20047*/         /*SwitchType*/ 11, MVT::i1,// ->20060
/*20049*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20051*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*20060*/         0, // EndSwitchType
/*20061*/       0, /*End of Scope*/
/*20062*/     0, /*End of Scope*/
/*20063*/   /*SwitchOpcode*/ 33|128,15/*1953*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22020
/*20067*/     OPC_RecordChild0, // #0 = $vec
/*20068*/     OPC_Scope, 40|128,1/*168*/, /*->20239*/ // 8 children in Scope
/*20071*/       OPC_CheckChild0Type, MVT::v2i32,
/*20073*/       OPC_Scope, 33, /*->20108*/ // 5 children in Scope
/*20075*/         OPC_MoveChild, 1,
/*20077*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20080*/         OPC_RecordChild0, // #1 = $idx
/*20081*/         OPC_RecordChild1, // #2 = $off
/*20082*/         OPC_MoveChild, 1,
/*20084*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20087*/         OPC_MoveParent,
/*20088*/         OPC_CheckType, MVT::i32,
/*20090*/         OPC_MoveParent,
/*20091*/         OPC_CheckType, MVT::i32,
/*20093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20095*/         OPC_EmitConvertToTarget, 2,
/*20097*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20108*/       /*Scope*/ 36, /*->20145*/
/*20109*/         OPC_CheckChild1Integer, 0, 
/*20111*/         OPC_CheckType, MVT::i32,
/*20113*/         OPC_Scope, 14, /*->20129*/ // 2 children in Scope
/*20115*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20117*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20120*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20129*/         /*Scope*/ 14, /*->20144*/
/*20130*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20132*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20135*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20144*/         0, /*End of Scope*/
/*20145*/       /*Scope*/ 36, /*->20182*/
/*20146*/         OPC_CheckChild1Integer, 1, 
/*20148*/         OPC_CheckType, MVT::i32,
/*20150*/         OPC_Scope, 14, /*->20166*/ // 2 children in Scope
/*20152*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20154*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20157*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20166*/         /*Scope*/ 14, /*->20181*/
/*20167*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20169*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20172*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20181*/         0, /*End of Scope*/
/*20182*/       /*Scope*/ 18, /*->20201*/
/*20183*/         OPC_CheckChild1Integer, 2, 
/*20185*/         OPC_CheckType, MVT::i32,
/*20187*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20189*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20192*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*20201*/       /*Scope*/ 36, /*->20238*/
/*20202*/         OPC_RecordChild1, // #1 = $index
/*20203*/         OPC_CheckChild1Type, MVT::i32,
/*20205*/         OPC_CheckType, MVT::i32,
/*20207*/         OPC_Scope, 11, /*->20220*/ // 2 children in Scope
/*20209*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20211*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*20220*/         /*Scope*/ 16, /*->20237*/
/*20221*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20223*/           OPC_EmitInteger, MVT::i32, 0, 
/*20226*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*20237*/         0, /*End of Scope*/
/*20238*/       0, /*End of Scope*/
/*20239*/     /*Scope*/ 95|128,1/*223*/, /*->20464*/
/*20241*/       OPC_CheckChild0Type, MVT::v4i32,
/*20243*/       OPC_Scope, 33, /*->20278*/ // 6 children in Scope
/*20245*/         OPC_MoveChild, 1,
/*20247*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20250*/         OPC_RecordChild0, // #1 = $idx
/*20251*/         OPC_RecordChild1, // #2 = $off
/*20252*/         OPC_MoveChild, 1,
/*20254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20257*/         OPC_MoveParent,
/*20258*/         OPC_CheckType, MVT::i32,
/*20260*/         OPC_MoveParent,
/*20261*/         OPC_CheckType, MVT::i32,
/*20263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20265*/         OPC_EmitConvertToTarget, 2,
/*20267*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20278*/       /*Scope*/ 36, /*->20315*/
/*20279*/         OPC_CheckChild1Integer, 0, 
/*20281*/         OPC_CheckType, MVT::i32,
/*20283*/         OPC_Scope, 14, /*->20299*/ // 2 children in Scope
/*20285*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20287*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20290*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20299*/         /*Scope*/ 14, /*->20314*/
/*20300*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20302*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20305*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20314*/         0, /*End of Scope*/
/*20315*/       /*Scope*/ 36, /*->20352*/
/*20316*/         OPC_CheckChild1Integer, 1, 
/*20318*/         OPC_CheckType, MVT::i32,
/*20320*/         OPC_Scope, 14, /*->20336*/ // 2 children in Scope
/*20322*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20324*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20327*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20336*/         /*Scope*/ 14, /*->20351*/
/*20337*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20339*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20342*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20351*/         0, /*End of Scope*/
/*20352*/       /*Scope*/ 36, /*->20389*/
/*20353*/         OPC_CheckChild1Integer, 2, 
/*20355*/         OPC_CheckType, MVT::i32,
/*20357*/         OPC_Scope, 14, /*->20373*/ // 2 children in Scope
/*20359*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20361*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20364*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20373*/         /*Scope*/ 14, /*->20388*/
/*20374*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20376*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20379*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20388*/         0, /*End of Scope*/
/*20389*/       /*Scope*/ 36, /*->20426*/
/*20390*/         OPC_CheckChild1Integer, 3, 
/*20392*/         OPC_CheckType, MVT::i32,
/*20394*/         OPC_Scope, 14, /*->20410*/ // 2 children in Scope
/*20396*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20398*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20401*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20410*/         /*Scope*/ 14, /*->20425*/
/*20411*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20413*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20416*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20425*/         0, /*End of Scope*/
/*20426*/       /*Scope*/ 36, /*->20463*/
/*20427*/         OPC_RecordChild1, // #1 = $index
/*20428*/         OPC_CheckChild1Type, MVT::i32,
/*20430*/         OPC_CheckType, MVT::i32,
/*20432*/         OPC_Scope, 11, /*->20445*/ // 2 children in Scope
/*20434*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20436*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*20445*/         /*Scope*/ 16, /*->20462*/
/*20446*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20448*/           OPC_EmitInteger, MVT::i32, 0, 
/*20451*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*20462*/         0, /*End of Scope*/
/*20463*/       0, /*End of Scope*/
/*20464*/     /*Scope*/ 84|128,1/*212*/, /*->20678*/
/*20466*/       OPC_CheckChild0Type, MVT::v8i32,
/*20468*/       OPC_Scope, 33, /*->20503*/ // 10 children in Scope
/*20470*/         OPC_MoveChild, 1,
/*20472*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20475*/         OPC_RecordChild0, // #1 = $idx
/*20476*/         OPC_RecordChild1, // #2 = $off
/*20477*/         OPC_MoveChild, 1,
/*20479*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20482*/         OPC_MoveParent,
/*20483*/         OPC_CheckType, MVT::i32,
/*20485*/         OPC_MoveParent,
/*20486*/         OPC_CheckType, MVT::i32,
/*20488*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20490*/         OPC_EmitConvertToTarget, 2,
/*20492*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20503*/       /*Scope*/ 18, /*->20522*/
/*20504*/         OPC_CheckChild1Integer, 0, 
/*20506*/         OPC_CheckType, MVT::i32,
/*20508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20510*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20513*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*20522*/       /*Scope*/ 18, /*->20541*/
/*20523*/         OPC_CheckChild1Integer, 1, 
/*20525*/         OPC_CheckType, MVT::i32,
/*20527*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20529*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20532*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*20541*/       /*Scope*/ 18, /*->20560*/
/*20542*/         OPC_CheckChild1Integer, 2, 
/*20544*/         OPC_CheckType, MVT::i32,
/*20546*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20548*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20551*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*20560*/       /*Scope*/ 18, /*->20579*/
/*20561*/         OPC_CheckChild1Integer, 3, 
/*20563*/         OPC_CheckType, MVT::i32,
/*20565*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20567*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20570*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*20579*/       /*Scope*/ 18, /*->20598*/
/*20580*/         OPC_CheckChild1Integer, 4, 
/*20582*/         OPC_CheckType, MVT::i32,
/*20584*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20586*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20589*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*20598*/       /*Scope*/ 18, /*->20617*/
/*20599*/         OPC_CheckChild1Integer, 5, 
/*20601*/         OPC_CheckType, MVT::i32,
/*20603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20605*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20608*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*20617*/       /*Scope*/ 18, /*->20636*/
/*20618*/         OPC_CheckChild1Integer, 6, 
/*20620*/         OPC_CheckType, MVT::i32,
/*20622*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20624*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20627*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*20636*/       /*Scope*/ 18, /*->20655*/
/*20637*/         OPC_CheckChild1Integer, 7, 
/*20639*/         OPC_CheckType, MVT::i32,
/*20641*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20643*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20646*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*20655*/       /*Scope*/ 21, /*->20677*/
/*20656*/         OPC_RecordChild1, // #1 = $idx
/*20657*/         OPC_CheckChild1Type, MVT::i32,
/*20659*/         OPC_CheckType, MVT::i32,
/*20661*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20663*/         OPC_EmitInteger, MVT::i32, 0, 
/*20666*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*20677*/       0, /*End of Scope*/
/*20678*/     /*Scope*/ 108|128,2/*364*/, /*->21044*/
/*20680*/       OPC_CheckChild0Type, MVT::v16i32,
/*20682*/       OPC_Scope, 33, /*->20717*/ // 18 children in Scope
/*20684*/         OPC_MoveChild, 1,
/*20686*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20689*/         OPC_RecordChild0, // #1 = $idx
/*20690*/         OPC_RecordChild1, // #2 = $off
/*20691*/         OPC_MoveChild, 1,
/*20693*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20696*/         OPC_MoveParent,
/*20697*/         OPC_CheckType, MVT::i32,
/*20699*/         OPC_MoveParent,
/*20700*/         OPC_CheckType, MVT::i32,
/*20702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20704*/         OPC_EmitConvertToTarget, 2,
/*20706*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20717*/       /*Scope*/ 18, /*->20736*/
/*20718*/         OPC_CheckChild1Integer, 0, 
/*20720*/         OPC_CheckType, MVT::i32,
/*20722*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20724*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20727*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*20736*/       /*Scope*/ 18, /*->20755*/
/*20737*/         OPC_CheckChild1Integer, 1, 
/*20739*/         OPC_CheckType, MVT::i32,
/*20741*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20743*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20746*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*20755*/       /*Scope*/ 18, /*->20774*/
/*20756*/         OPC_CheckChild1Integer, 2, 
/*20758*/         OPC_CheckType, MVT::i32,
/*20760*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20762*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20765*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*20774*/       /*Scope*/ 18, /*->20793*/
/*20775*/         OPC_CheckChild1Integer, 3, 
/*20777*/         OPC_CheckType, MVT::i32,
/*20779*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20781*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20784*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*20793*/       /*Scope*/ 18, /*->20812*/
/*20794*/         OPC_CheckChild1Integer, 4, 
/*20796*/         OPC_CheckType, MVT::i32,
/*20798*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20800*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20803*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*20812*/       /*Scope*/ 18, /*->20831*/
/*20813*/         OPC_CheckChild1Integer, 5, 
/*20815*/         OPC_CheckType, MVT::i32,
/*20817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20819*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20822*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*20831*/       /*Scope*/ 18, /*->20850*/
/*20832*/         OPC_CheckChild1Integer, 6, 
/*20834*/         OPC_CheckType, MVT::i32,
/*20836*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20838*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20841*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*20850*/       /*Scope*/ 18, /*->20869*/
/*20851*/         OPC_CheckChild1Integer, 7, 
/*20853*/         OPC_CheckType, MVT::i32,
/*20855*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20857*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20860*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*20869*/       /*Scope*/ 18, /*->20888*/
/*20870*/         OPC_CheckChild1Integer, 8, 
/*20872*/         OPC_CheckType, MVT::i32,
/*20874*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20876*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20879*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*20888*/       /*Scope*/ 18, /*->20907*/
/*20889*/         OPC_CheckChild1Integer, 9, 
/*20891*/         OPC_CheckType, MVT::i32,
/*20893*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20895*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*20898*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*20907*/       /*Scope*/ 18, /*->20926*/
/*20908*/         OPC_CheckChild1Integer, 10, 
/*20910*/         OPC_CheckType, MVT::i32,
/*20912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20914*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*20917*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*20926*/       /*Scope*/ 18, /*->20945*/
/*20927*/         OPC_CheckChild1Integer, 11, 
/*20929*/         OPC_CheckType, MVT::i32,
/*20931*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20933*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*20936*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*20945*/       /*Scope*/ 18, /*->20964*/
/*20946*/         OPC_CheckChild1Integer, 12, 
/*20948*/         OPC_CheckType, MVT::i32,
/*20950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20952*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*20955*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*20964*/       /*Scope*/ 18, /*->20983*/
/*20965*/         OPC_CheckChild1Integer, 13, 
/*20967*/         OPC_CheckType, MVT::i32,
/*20969*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20971*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*20974*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*20983*/       /*Scope*/ 18, /*->21002*/
/*20984*/         OPC_CheckChild1Integer, 14, 
/*20986*/         OPC_CheckType, MVT::i32,
/*20988*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20990*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*20993*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*21002*/       /*Scope*/ 18, /*->21021*/
/*21003*/         OPC_CheckChild1Integer, 15, 
/*21005*/         OPC_CheckType, MVT::i32,
/*21007*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21009*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21012*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*21021*/       /*Scope*/ 21, /*->21043*/
/*21022*/         OPC_RecordChild1, // #1 = $idx
/*21023*/         OPC_CheckChild1Type, MVT::i32,
/*21025*/         OPC_CheckType, MVT::i32,
/*21027*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21029*/         OPC_EmitInteger, MVT::i32, 0, 
/*21032*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*21043*/       0, /*End of Scope*/
/*21044*/     /*Scope*/ 40|128,1/*168*/, /*->21214*/
/*21046*/       OPC_CheckChild0Type, MVT::v2f32,
/*21048*/       OPC_Scope, 33, /*->21083*/ // 5 children in Scope
/*21050*/         OPC_MoveChild, 1,
/*21052*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21055*/         OPC_RecordChild0, // #1 = $idx
/*21056*/         OPC_RecordChild1, // #2 = $off
/*21057*/         OPC_MoveChild, 1,
/*21059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21062*/         OPC_MoveParent,
/*21063*/         OPC_CheckType, MVT::i32,
/*21065*/         OPC_MoveParent,
/*21066*/         OPC_CheckType, MVT::f32,
/*21068*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21070*/         OPC_EmitConvertToTarget, 2,
/*21072*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21083*/       /*Scope*/ 36, /*->21120*/
/*21084*/         OPC_CheckChild1Integer, 0, 
/*21086*/         OPC_CheckType, MVT::f32,
/*21088*/         OPC_Scope, 14, /*->21104*/ // 2 children in Scope
/*21090*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21092*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21095*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21104*/         /*Scope*/ 14, /*->21119*/
/*21105*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21107*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21110*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21119*/         0, /*End of Scope*/
/*21120*/       /*Scope*/ 36, /*->21157*/
/*21121*/         OPC_CheckChild1Integer, 1, 
/*21123*/         OPC_CheckType, MVT::f32,
/*21125*/         OPC_Scope, 14, /*->21141*/ // 2 children in Scope
/*21127*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21129*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21132*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21141*/         /*Scope*/ 14, /*->21156*/
/*21142*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21144*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21147*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21156*/         0, /*End of Scope*/
/*21157*/       /*Scope*/ 18, /*->21176*/
/*21158*/         OPC_CheckChild1Integer, 2, 
/*21160*/         OPC_CheckType, MVT::f32,
/*21162*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21164*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21167*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*21176*/       /*Scope*/ 36, /*->21213*/
/*21177*/         OPC_RecordChild1, // #1 = $index
/*21178*/         OPC_CheckChild1Type, MVT::i32,
/*21180*/         OPC_CheckType, MVT::f32,
/*21182*/         OPC_Scope, 11, /*->21195*/ // 2 children in Scope
/*21184*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21186*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*21195*/         /*Scope*/ 16, /*->21212*/
/*21196*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21198*/           OPC_EmitInteger, MVT::i32, 0, 
/*21201*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*21212*/         0, /*End of Scope*/
/*21213*/       0, /*End of Scope*/
/*21214*/     /*Scope*/ 95|128,1/*223*/, /*->21439*/
/*21216*/       OPC_CheckChild0Type, MVT::v4f32,
/*21218*/       OPC_Scope, 33, /*->21253*/ // 6 children in Scope
/*21220*/         OPC_MoveChild, 1,
/*21222*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21225*/         OPC_RecordChild0, // #1 = $idx
/*21226*/         OPC_RecordChild1, // #2 = $off
/*21227*/         OPC_MoveChild, 1,
/*21229*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21232*/         OPC_MoveParent,
/*21233*/         OPC_CheckType, MVT::i32,
/*21235*/         OPC_MoveParent,
/*21236*/         OPC_CheckType, MVT::f32,
/*21238*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21240*/         OPC_EmitConvertToTarget, 2,
/*21242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21253*/       /*Scope*/ 36, /*->21290*/
/*21254*/         OPC_CheckChild1Integer, 0, 
/*21256*/         OPC_CheckType, MVT::f32,
/*21258*/         OPC_Scope, 14, /*->21274*/ // 2 children in Scope
/*21260*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21262*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21265*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21274*/         /*Scope*/ 14, /*->21289*/
/*21275*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21277*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21280*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21289*/         0, /*End of Scope*/
/*21290*/       /*Scope*/ 36, /*->21327*/
/*21291*/         OPC_CheckChild1Integer, 1, 
/*21293*/         OPC_CheckType, MVT::f32,
/*21295*/         OPC_Scope, 14, /*->21311*/ // 2 children in Scope
/*21297*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21299*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21302*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21311*/         /*Scope*/ 14, /*->21326*/
/*21312*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21314*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21317*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21326*/         0, /*End of Scope*/
/*21327*/       /*Scope*/ 36, /*->21364*/
/*21328*/         OPC_CheckChild1Integer, 2, 
/*21330*/         OPC_CheckType, MVT::f32,
/*21332*/         OPC_Scope, 14, /*->21348*/ // 2 children in Scope
/*21334*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21336*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21339*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21348*/         /*Scope*/ 14, /*->21363*/
/*21349*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21351*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21354*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21363*/         0, /*End of Scope*/
/*21364*/       /*Scope*/ 36, /*->21401*/
/*21365*/         OPC_CheckChild1Integer, 3, 
/*21367*/         OPC_CheckType, MVT::f32,
/*21369*/         OPC_Scope, 14, /*->21385*/ // 2 children in Scope
/*21371*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21373*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21376*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21385*/         /*Scope*/ 14, /*->21400*/
/*21386*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21388*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21391*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21400*/         0, /*End of Scope*/
/*21401*/       /*Scope*/ 36, /*->21438*/
/*21402*/         OPC_RecordChild1, // #1 = $index
/*21403*/         OPC_CheckChild1Type, MVT::i32,
/*21405*/         OPC_CheckType, MVT::f32,
/*21407*/         OPC_Scope, 11, /*->21420*/ // 2 children in Scope
/*21409*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21411*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*21420*/         /*Scope*/ 16, /*->21437*/
/*21421*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21423*/           OPC_EmitInteger, MVT::i32, 0, 
/*21426*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*21437*/         0, /*End of Scope*/
/*21438*/       0, /*End of Scope*/
/*21439*/     /*Scope*/ 84|128,1/*212*/, /*->21653*/
/*21441*/       OPC_CheckChild0Type, MVT::v8f32,
/*21443*/       OPC_Scope, 33, /*->21478*/ // 10 children in Scope
/*21445*/         OPC_MoveChild, 1,
/*21447*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21450*/         OPC_RecordChild0, // #1 = $idx
/*21451*/         OPC_RecordChild1, // #2 = $off
/*21452*/         OPC_MoveChild, 1,
/*21454*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21457*/         OPC_MoveParent,
/*21458*/         OPC_CheckType, MVT::i32,
/*21460*/         OPC_MoveParent,
/*21461*/         OPC_CheckType, MVT::f32,
/*21463*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21465*/         OPC_EmitConvertToTarget, 2,
/*21467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21478*/       /*Scope*/ 18, /*->21497*/
/*21479*/         OPC_CheckChild1Integer, 0, 
/*21481*/         OPC_CheckType, MVT::f32,
/*21483*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21485*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21488*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*21497*/       /*Scope*/ 18, /*->21516*/
/*21498*/         OPC_CheckChild1Integer, 1, 
/*21500*/         OPC_CheckType, MVT::f32,
/*21502*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21504*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21507*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*21516*/       /*Scope*/ 18, /*->21535*/
/*21517*/         OPC_CheckChild1Integer, 2, 
/*21519*/         OPC_CheckType, MVT::f32,
/*21521*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21523*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21526*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*21535*/       /*Scope*/ 18, /*->21554*/
/*21536*/         OPC_CheckChild1Integer, 3, 
/*21538*/         OPC_CheckType, MVT::f32,
/*21540*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21542*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21545*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*21554*/       /*Scope*/ 18, /*->21573*/
/*21555*/         OPC_CheckChild1Integer, 4, 
/*21557*/         OPC_CheckType, MVT::f32,
/*21559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21561*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21564*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*21573*/       /*Scope*/ 18, /*->21592*/
/*21574*/         OPC_CheckChild1Integer, 5, 
/*21576*/         OPC_CheckType, MVT::f32,
/*21578*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21580*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21583*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*21592*/       /*Scope*/ 18, /*->21611*/
/*21593*/         OPC_CheckChild1Integer, 6, 
/*21595*/         OPC_CheckType, MVT::f32,
/*21597*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21599*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21602*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*21611*/       /*Scope*/ 18, /*->21630*/
/*21612*/         OPC_CheckChild1Integer, 7, 
/*21614*/         OPC_CheckType, MVT::f32,
/*21616*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21618*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21621*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*21630*/       /*Scope*/ 21, /*->21652*/
/*21631*/         OPC_RecordChild1, // #1 = $idx
/*21632*/         OPC_CheckChild1Type, MVT::i32,
/*21634*/         OPC_CheckType, MVT::f32,
/*21636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21638*/         OPC_EmitInteger, MVT::i32, 0, 
/*21641*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*21652*/       0, /*End of Scope*/
/*21653*/     /*Scope*/ 108|128,2/*364*/, /*->22019*/
/*21655*/       OPC_CheckChild0Type, MVT::v16f32,
/*21657*/       OPC_Scope, 33, /*->21692*/ // 18 children in Scope
/*21659*/         OPC_MoveChild, 1,
/*21661*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21664*/         OPC_RecordChild0, // #1 = $idx
/*21665*/         OPC_RecordChild1, // #2 = $off
/*21666*/         OPC_MoveChild, 1,
/*21668*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21671*/         OPC_MoveParent,
/*21672*/         OPC_CheckType, MVT::i32,
/*21674*/         OPC_MoveParent,
/*21675*/         OPC_CheckType, MVT::f32,
/*21677*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21679*/         OPC_EmitConvertToTarget, 2,
/*21681*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21692*/       /*Scope*/ 18, /*->21711*/
/*21693*/         OPC_CheckChild1Integer, 0, 
/*21695*/         OPC_CheckType, MVT::f32,
/*21697*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21699*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21702*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*21711*/       /*Scope*/ 18, /*->21730*/
/*21712*/         OPC_CheckChild1Integer, 1, 
/*21714*/         OPC_CheckType, MVT::f32,
/*21716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21718*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21721*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*21730*/       /*Scope*/ 18, /*->21749*/
/*21731*/         OPC_CheckChild1Integer, 2, 
/*21733*/         OPC_CheckType, MVT::f32,
/*21735*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21737*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21740*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*21749*/       /*Scope*/ 18, /*->21768*/
/*21750*/         OPC_CheckChild1Integer, 3, 
/*21752*/         OPC_CheckType, MVT::f32,
/*21754*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21756*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21759*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*21768*/       /*Scope*/ 18, /*->21787*/
/*21769*/         OPC_CheckChild1Integer, 4, 
/*21771*/         OPC_CheckType, MVT::f32,
/*21773*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21775*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21778*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*21787*/       /*Scope*/ 18, /*->21806*/
/*21788*/         OPC_CheckChild1Integer, 5, 
/*21790*/         OPC_CheckType, MVT::f32,
/*21792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21794*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21797*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*21806*/       /*Scope*/ 18, /*->21825*/
/*21807*/         OPC_CheckChild1Integer, 6, 
/*21809*/         OPC_CheckType, MVT::f32,
/*21811*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21813*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21816*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*21825*/       /*Scope*/ 18, /*->21844*/
/*21826*/         OPC_CheckChild1Integer, 7, 
/*21828*/         OPC_CheckType, MVT::f32,
/*21830*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21832*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21835*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*21844*/       /*Scope*/ 18, /*->21863*/
/*21845*/         OPC_CheckChild1Integer, 8, 
/*21847*/         OPC_CheckType, MVT::f32,
/*21849*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21851*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21854*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*21863*/       /*Scope*/ 18, /*->21882*/
/*21864*/         OPC_CheckChild1Integer, 9, 
/*21866*/         OPC_CheckType, MVT::f32,
/*21868*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21870*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21873*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*21882*/       /*Scope*/ 18, /*->21901*/
/*21883*/         OPC_CheckChild1Integer, 10, 
/*21885*/         OPC_CheckType, MVT::f32,
/*21887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21889*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21892*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*21901*/       /*Scope*/ 18, /*->21920*/
/*21902*/         OPC_CheckChild1Integer, 11, 
/*21904*/         OPC_CheckType, MVT::f32,
/*21906*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21908*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21911*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*21920*/       /*Scope*/ 18, /*->21939*/
/*21921*/         OPC_CheckChild1Integer, 12, 
/*21923*/         OPC_CheckType, MVT::f32,
/*21925*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21927*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21930*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*21939*/       /*Scope*/ 18, /*->21958*/
/*21940*/         OPC_CheckChild1Integer, 13, 
/*21942*/         OPC_CheckType, MVT::f32,
/*21944*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21946*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21949*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*21958*/       /*Scope*/ 18, /*->21977*/
/*21959*/         OPC_CheckChild1Integer, 14, 
/*21961*/         OPC_CheckType, MVT::f32,
/*21963*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21965*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21968*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*21977*/       /*Scope*/ 18, /*->21996*/
/*21978*/         OPC_CheckChild1Integer, 15, 
/*21980*/         OPC_CheckType, MVT::f32,
/*21982*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21984*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21987*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*21996*/       /*Scope*/ 21, /*->22018*/
/*21997*/         OPC_RecordChild1, // #1 = $idx
/*21998*/         OPC_CheckChild1Type, MVT::i32,
/*22000*/         OPC_CheckType, MVT::f32,
/*22002*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22004*/         OPC_EmitInteger, MVT::i32, 0, 
/*22007*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*22018*/       0, /*End of Scope*/
/*22019*/     0, /*End of Scope*/
/*22020*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->22073
/*22023*/     OPC_RecordChild0, // #0 = $src
/*22024*/     OPC_CheckChild0Type, MVT::i32,
/*22026*/     OPC_Scope, 15, /*->22043*/ // 2 children in Scope
/*22028*/       OPC_CheckType, MVT::i32,
/*22030*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22032*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*22035*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*22043*/     /*Scope*/ 28, /*->22072*/
/*22044*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*22045*/       OPC_MoveChild, 1,
/*22047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22050*/       OPC_CheckType, MVT::i32,
/*22052*/       OPC_MoveParent,
/*22053*/       OPC_CheckType, MVT::v4i32,
/*22055*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22057*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*22060*/       OPC_EmitConvertToTarget, 1,
/*22062*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*22072*/     0, /*End of Scope*/
/*22073*/   /*SwitchOpcode*/ 25|128,27|128,1/*19865*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->41943
/*22078*/     OPC_Scope, 14, /*->22094*/ // 81 children in Scope
/*22080*/       OPC_CheckChild0Integer, 7|128,38/*4871*/, 
/*22083*/       OPC_RecordChild1, // #0 = $src0
/*22084*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*22086*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 4871:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*22094*/     /*Scope*/ 40, /*->22135*/
/*22095*/       OPC_CheckChild0Integer, 26|128,39/*5018*/, 
/*22098*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22100*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22107*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22114*/       OPC_EmitInteger, MVT::i32, 0, 
/*22117*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*22126*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 5018:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*22135*/     /*Scope*/ 24, /*->22160*/
/*22136*/       OPC_CheckChild0Integer, 18|128,39/*5010*/, 
/*22139*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*22140*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*22141*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22144*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22147*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 5010:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22160*/     /*Scope*/ 1|128,1/*129*/, /*->22291*/
/*22162*/       OPC_CheckChild0Integer, 17|128,38/*4881*/, 
/*22165*/       OPC_RecordChild1, // #0 = $src0
/*22166*/       OPC_RecordChild2, // #1 = $src1
/*22167*/       OPC_Scope, 101, /*->22270*/ // 2 children in Scope
/*22169*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22171*/         OPC_EmitInteger, MVT::i32, 0, 
/*22174*/         OPC_EmitInteger, MVT::i32, 0, 
/*22177*/         OPC_EmitInteger, MVT::i32, 1, 
/*22180*/         OPC_EmitInteger, MVT::i32, 0, 
/*22183*/         OPC_EmitInteger, MVT::i32, 0, 
/*22186*/         OPC_EmitInteger, MVT::i32, 0, 
/*22189*/         OPC_EmitInteger, MVT::i32, 0, 
/*22192*/         OPC_EmitInteger, MVT::i32, 0, 
/*22195*/         OPC_EmitInteger, MVT::i32, 0, 
/*22198*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22210*/         OPC_EmitInteger, MVT::i32, 0, 
/*22213*/         OPC_EmitInteger, MVT::i32, 0, 
/*22216*/         OPC_EmitInteger, MVT::i32, 0, 
/*22219*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22231*/         OPC_EmitInteger, MVT::i32, 1, 
/*22234*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22237*/         OPC_EmitInteger, MVT::i32, 0, 
/*22240*/         OPC_EmitInteger, MVT::i32, 0, 
/*22243*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4881:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*22270*/       /*Scope*/ 19, /*->22290*/
/*22271*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22274*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22277*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 4881:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22290*/       0, /*End of Scope*/
/*22291*/     /*Scope*/ 19|128,4/*531*/, /*->22824*/
/*22293*/       OPC_CheckChild0Integer, 5|128,38/*4869*/, 
/*22296*/       OPC_RecordChild1, // #0 = $src0
/*22297*/       OPC_RecordChild2, // #1 = $src1
/*22298*/       OPC_Scope, 38|128,1/*166*/, /*->22467*/ // 4 children in Scope
/*22301*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22303*/         OPC_EmitInteger, MVT::i32, 0, 
/*22306*/         OPC_EmitInteger, MVT::i32, 0, 
/*22309*/         OPC_EmitInteger, MVT::i32, 1, 
/*22312*/         OPC_EmitInteger, MVT::i32, 0, 
/*22315*/         OPC_EmitInteger, MVT::i32, 0, 
/*22318*/         OPC_EmitInteger, MVT::i32, 0, 
/*22321*/         OPC_EmitInteger, MVT::i32, 0, 
/*22324*/         OPC_EmitInteger, MVT::i32, 0, 
/*22327*/         OPC_EmitInteger, MVT::i32, 0, 
/*22330*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22342*/         OPC_EmitInteger, MVT::i32, 1, 
/*22345*/         OPC_EmitInteger, MVT::i32, 0, 
/*22348*/         OPC_EmitInteger, MVT::i32, 0, 
/*22351*/         OPC_EmitInteger, MVT::i32, 0, 
/*22354*/         OPC_EmitInteger, MVT::i32, 0, 
/*22357*/         OPC_EmitInteger, MVT::i32, 0, 
/*22360*/         OPC_EmitInteger, MVT::i32, 0, 
/*22363*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22375*/         OPC_EmitInteger, MVT::i32, 1, 
/*22378*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22381*/         OPC_EmitInteger, MVT::i32, 0, 
/*22384*/         OPC_EmitInteger, MVT::i32, 0, 
/*22387*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22407*/         OPC_EmitInteger, MVT::i32, 0, 
/*22410*/         OPC_EmitInteger, MVT::i32, 0, 
/*22413*/         OPC_EmitInteger, MVT::i32, 0, 
/*22416*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22428*/         OPC_EmitInteger, MVT::i32, 1, 
/*22431*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22434*/         OPC_EmitInteger, MVT::i32, 0, 
/*22437*/         OPC_EmitInteger, MVT::i32, 0, 
/*22440*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4869:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*22467*/       /*Scope*/ 38|128,1/*166*/, /*->22635*/
/*22469*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*22471*/         OPC_EmitInteger, MVT::i32, 0, 
/*22474*/         OPC_EmitInteger, MVT::i32, 0, 
/*22477*/         OPC_EmitInteger, MVT::i32, 1, 
/*22480*/         OPC_EmitInteger, MVT::i32, 0, 
/*22483*/         OPC_EmitInteger, MVT::i32, 0, 
/*22486*/         OPC_EmitInteger, MVT::i32, 0, 
/*22489*/         OPC_EmitInteger, MVT::i32, 0, 
/*22492*/         OPC_EmitInteger, MVT::i32, 0, 
/*22495*/         OPC_EmitInteger, MVT::i32, 0, 
/*22498*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22510*/         OPC_EmitInteger, MVT::i32, 1, 
/*22513*/         OPC_EmitInteger, MVT::i32, 0, 
/*22516*/         OPC_EmitInteger, MVT::i32, 0, 
/*22519*/         OPC_EmitInteger, MVT::i32, 0, 
/*22522*/         OPC_EmitInteger, MVT::i32, 0, 
/*22525*/         OPC_EmitInteger, MVT::i32, 0, 
/*22528*/         OPC_EmitInteger, MVT::i32, 0, 
/*22531*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22543*/         OPC_EmitInteger, MVT::i32, 1, 
/*22546*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22549*/         OPC_EmitInteger, MVT::i32, 0, 
/*22552*/         OPC_EmitInteger, MVT::i32, 0, 
/*22555*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22575*/         OPC_EmitInteger, MVT::i32, 0, 
/*22578*/         OPC_EmitInteger, MVT::i32, 0, 
/*22581*/         OPC_EmitInteger, MVT::i32, 0, 
/*22584*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22596*/         OPC_EmitInteger, MVT::i32, 1, 
/*22599*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22602*/         OPC_EmitInteger, MVT::i32, 0, 
/*22605*/         OPC_EmitInteger, MVT::i32, 0, 
/*22608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4869:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*22635*/       /*Scope*/ 38|128,1/*166*/, /*->22803*/
/*22637*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*22639*/         OPC_EmitInteger, MVT::i32, 0, 
/*22642*/         OPC_EmitInteger, MVT::i32, 0, 
/*22645*/         OPC_EmitInteger, MVT::i32, 1, 
/*22648*/         OPC_EmitInteger, MVT::i32, 0, 
/*22651*/         OPC_EmitInteger, MVT::i32, 0, 
/*22654*/         OPC_EmitInteger, MVT::i32, 0, 
/*22657*/         OPC_EmitInteger, MVT::i32, 0, 
/*22660*/         OPC_EmitInteger, MVT::i32, 0, 
/*22663*/         OPC_EmitInteger, MVT::i32, 0, 
/*22666*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22678*/         OPC_EmitInteger, MVT::i32, 1, 
/*22681*/         OPC_EmitInteger, MVT::i32, 0, 
/*22684*/         OPC_EmitInteger, MVT::i32, 0, 
/*22687*/         OPC_EmitInteger, MVT::i32, 0, 
/*22690*/         OPC_EmitInteger, MVT::i32, 0, 
/*22693*/         OPC_EmitInteger, MVT::i32, 0, 
/*22696*/         OPC_EmitInteger, MVT::i32, 0, 
/*22699*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22711*/         OPC_EmitInteger, MVT::i32, 1, 
/*22714*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22717*/         OPC_EmitInteger, MVT::i32, 0, 
/*22720*/         OPC_EmitInteger, MVT::i32, 0, 
/*22723*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22743*/         OPC_EmitInteger, MVT::i32, 0, 
/*22746*/         OPC_EmitInteger, MVT::i32, 0, 
/*22749*/         OPC_EmitInteger, MVT::i32, 0, 
/*22752*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22764*/         OPC_EmitInteger, MVT::i32, 1, 
/*22767*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22770*/         OPC_EmitInteger, MVT::i32, 0, 
/*22773*/         OPC_EmitInteger, MVT::i32, 0, 
/*22776*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4869:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*22803*/       /*Scope*/ 19, /*->22823*/
/*22804*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22806*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*22814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4869:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*22823*/       0, /*End of Scope*/
/*22824*/     /*Scope*/ 46, /*->22871*/
/*22825*/       OPC_CheckChild0Integer, 125|128,37/*4861*/, 
/*22828*/       OPC_RecordChild1, // #0 = $src0
/*22829*/       OPC_RecordChild2, // #1 = $src1
/*22830*/       OPC_RecordChild3, // #2 = $src2
/*22831*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22833*/       OPC_EmitInteger, MVT::i32, 0, 
/*22836*/       OPC_EmitInteger, MVT::i32, 0, 
/*22839*/       OPC_EmitInteger, MVT::i32, 0, 
/*22842*/       OPC_EmitInteger, MVT::i1, 0, 
/*22845*/       OPC_EmitInteger, MVT::i32, 0, 
/*22848*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*22861*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 4861:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*22871*/     /*Scope*/ 34|128,5/*674*/, /*->23547*/
/*22873*/       OPC_CheckChild0Integer, 28|128,39/*5020*/, 
/*22876*/       OPC_RecordChild1, // #0 = $src_x
/*22877*/       OPC_RecordChild2, // #1 = $src_y
/*22878*/       OPC_RecordChild3, // #2 = $src_w
/*22879*/       OPC_Scope, 75|128,2/*331*/, /*->23213*/ // 2 children in Scope
/*22882*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22884*/         OPC_EmitInteger, MVT::i32, 1, 
/*22887*/         OPC_EmitInteger, MVT::i32, 0, 
/*22890*/         OPC_EmitInteger, MVT::i32, 0, 
/*22893*/         OPC_EmitInteger, MVT::i32, 0, 
/*22896*/         OPC_EmitInteger, MVT::i32, 0, 
/*22899*/         OPC_EmitInteger, MVT::i32, 0, 
/*22902*/         OPC_EmitInteger, MVT::i32, 1, 
/*22905*/         OPC_EmitInteger, MVT::i32, 0, 
/*22908*/         OPC_EmitInteger, MVT::i32, 0, 
/*22911*/         OPC_EmitInteger, MVT::i32, 0, 
/*22914*/         OPC_EmitInteger, MVT::i32, 0, 
/*22917*/         OPC_EmitInteger, MVT::i32, 0, 
/*22920*/         OPC_EmitInteger, MVT::i32, 1, 
/*22923*/         OPC_EmitInteger, MVT::i32, 0, 
/*22926*/         OPC_EmitInteger, MVT::i32, 0, 
/*22929*/         OPC_EmitInteger, MVT::i32, 0, 
/*22932*/         OPC_EmitInteger, MVT::i32, 0, 
/*22935*/         OPC_EmitInteger, MVT::i32, 0, 
/*22938*/         OPC_EmitInteger, MVT::i32, 0, 
/*22941*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22953*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22956*/         OPC_EmitInteger, MVT::i32, 0, 
/*22959*/         OPC_EmitInteger, MVT::i32, 0, 
/*22962*/         OPC_EmitInteger, MVT::i32, 0, 
/*22965*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22977*/         OPC_EmitInteger, MVT::i32, 1, 
/*22980*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22983*/         OPC_EmitInteger, MVT::i32, 0, 
/*22986*/         OPC_EmitInteger, MVT::i32, 0, 
/*22989*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23016*/         OPC_EmitInteger, MVT::i32, 0, 
/*23019*/         OPC_EmitInteger, MVT::i32, 0, 
/*23022*/         OPC_EmitInteger, MVT::i32, 0, 
/*23025*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23037*/         OPC_EmitInteger, MVT::i32, 1, 
/*23040*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23043*/         OPC_EmitInteger, MVT::i32, 0, 
/*23046*/         OPC_EmitInteger, MVT::i32, 0, 
/*23049*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23069*/         OPC_EmitInteger, MVT::i32, 0, 
/*23072*/         OPC_EmitInteger, MVT::i32, 0, 
/*23075*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23087*/         OPC_EmitInteger, MVT::i32, 0, 
/*23090*/         OPC_EmitInteger, MVT::i32, 0, 
/*23093*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23105*/         OPC_EmitInteger, MVT::i32, 0, 
/*23108*/         OPC_EmitInteger, MVT::i32, 0, 
/*23111*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23123*/         OPC_EmitInteger, MVT::i32, 1, 
/*23126*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23129*/         OPC_EmitInteger, MVT::i32, 0, 
/*23132*/         OPC_EmitInteger, MVT::i32, 0, 
/*23135*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23160*/         OPC_EmitInteger, MVT::i32, 0, 
/*23163*/         OPC_EmitInteger, MVT::i32, 0, 
/*23166*/         OPC_EmitInteger, MVT::i32, 0, 
/*23169*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23181*/         OPC_EmitInteger, MVT::i32, 1, 
/*23184*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23187*/         OPC_EmitInteger, MVT::i32, 0, 
/*23190*/         OPC_EmitInteger, MVT::i32, 0, 
/*23193*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 5020:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23213*/       /*Scope*/ 75|128,2/*331*/, /*->23546*/
/*23215*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23217*/         OPC_EmitInteger, MVT::i32, 1, 
/*23220*/         OPC_EmitInteger, MVT::i32, 0, 
/*23223*/         OPC_EmitInteger, MVT::i32, 0, 
/*23226*/         OPC_EmitInteger, MVT::i32, 0, 
/*23229*/         OPC_EmitInteger, MVT::i32, 0, 
/*23232*/         OPC_EmitInteger, MVT::i32, 0, 
/*23235*/         OPC_EmitInteger, MVT::i32, 1, 
/*23238*/         OPC_EmitInteger, MVT::i32, 0, 
/*23241*/         OPC_EmitInteger, MVT::i32, 0, 
/*23244*/         OPC_EmitInteger, MVT::i32, 0, 
/*23247*/         OPC_EmitInteger, MVT::i32, 0, 
/*23250*/         OPC_EmitInteger, MVT::i32, 0, 
/*23253*/         OPC_EmitInteger, MVT::i32, 1, 
/*23256*/         OPC_EmitInteger, MVT::i32, 0, 
/*23259*/         OPC_EmitInteger, MVT::i32, 0, 
/*23262*/         OPC_EmitInteger, MVT::i32, 0, 
/*23265*/         OPC_EmitInteger, MVT::i32, 0, 
/*23268*/         OPC_EmitInteger, MVT::i32, 0, 
/*23271*/         OPC_EmitInteger, MVT::i32, 0, 
/*23274*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23286*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23289*/         OPC_EmitInteger, MVT::i32, 0, 
/*23292*/         OPC_EmitInteger, MVT::i32, 0, 
/*23295*/         OPC_EmitInteger, MVT::i32, 0, 
/*23298*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23310*/         OPC_EmitInteger, MVT::i32, 1, 
/*23313*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23316*/         OPC_EmitInteger, MVT::i32, 0, 
/*23319*/         OPC_EmitInteger, MVT::i32, 0, 
/*23322*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23349*/         OPC_EmitInteger, MVT::i32, 0, 
/*23352*/         OPC_EmitInteger, MVT::i32, 0, 
/*23355*/         OPC_EmitInteger, MVT::i32, 0, 
/*23358*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23370*/         OPC_EmitInteger, MVT::i32, 1, 
/*23373*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23376*/         OPC_EmitInteger, MVT::i32, 0, 
/*23379*/         OPC_EmitInteger, MVT::i32, 0, 
/*23382*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23402*/         OPC_EmitInteger, MVT::i32, 0, 
/*23405*/         OPC_EmitInteger, MVT::i32, 0, 
/*23408*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23420*/         OPC_EmitInteger, MVT::i32, 0, 
/*23423*/         OPC_EmitInteger, MVT::i32, 0, 
/*23426*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23438*/         OPC_EmitInteger, MVT::i32, 0, 
/*23441*/         OPC_EmitInteger, MVT::i32, 0, 
/*23444*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23456*/         OPC_EmitInteger, MVT::i32, 1, 
/*23459*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23462*/         OPC_EmitInteger, MVT::i32, 0, 
/*23465*/         OPC_EmitInteger, MVT::i32, 0, 
/*23468*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23493*/         OPC_EmitInteger, MVT::i32, 0, 
/*23496*/         OPC_EmitInteger, MVT::i32, 0, 
/*23499*/         OPC_EmitInteger, MVT::i32, 0, 
/*23502*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23514*/         OPC_EmitInteger, MVT::i32, 1, 
/*23517*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23520*/         OPC_EmitInteger, MVT::i32, 0, 
/*23523*/         OPC_EmitInteger, MVT::i32, 0, 
/*23526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 5020:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23546*/       0, /*End of Scope*/
/*23547*/     /*Scope*/ 18|128,3/*402*/, /*->23951*/
/*23549*/       OPC_CheckChild0Integer, 15|128,39/*5007*/, 
/*23552*/       OPC_RecordChild1, // #0 = $addr
/*23553*/       OPC_Scope, 68|128,1/*196*/, /*->23752*/ // 2 children in Scope
/*23556*/         OPC_CheckChild1Type, MVT::v2i32,
/*23558*/         OPC_RecordChild2, // #1 = $rsrc
/*23559*/         OPC_MoveChild, 3,
/*23561*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23564*/         OPC_Scope, 46, /*->23612*/ // 4 children in Scope
/*23566*/           OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*23568*/           OPC_MoveParent,
/*23569*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23571*/           OPC_EmitInteger, MVT::i32, 15, 
/*23574*/           OPC_EmitInteger, MVT::i1, 0, 
/*23577*/           OPC_EmitInteger, MVT::i1, 0, 
/*23580*/           OPC_EmitInteger, MVT::i1, 1, 
/*23583*/           OPC_EmitInteger, MVT::i1, 0, 
/*23586*/           OPC_EmitInteger, MVT::i1, 0, 
/*23589*/           OPC_EmitInteger, MVT::i1, 0, 
/*23592*/           OPC_EmitInteger, MVT::i1, 0, 
/*23595*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23612*/         /*Scope*/ 46, /*->23659*/
/*23613*/           OPC_CheckPredicate, 117, // Predicate_TEX_MSAA
/*23615*/           OPC_MoveParent,
/*23616*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23618*/           OPC_EmitInteger, MVT::i32, 15, 
/*23621*/           OPC_EmitInteger, MVT::i1, 0, 
/*23624*/           OPC_EmitInteger, MVT::i1, 0, 
/*23627*/           OPC_EmitInteger, MVT::i1, 0, 
/*23630*/           OPC_EmitInteger, MVT::i1, 0, 
/*23633*/           OPC_EmitInteger, MVT::i1, 0, 
/*23636*/           OPC_EmitInteger, MVT::i1, 0, 
/*23639*/           OPC_EmitInteger, MVT::i1, 0, 
/*23642*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23659*/         /*Scope*/ 46, /*->23706*/
/*23660*/           OPC_CheckPredicate, 118, // Predicate_TEX_ARRAY_MSAA
/*23662*/           OPC_MoveParent,
/*23663*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23665*/           OPC_EmitInteger, MVT::i32, 15, 
/*23668*/           OPC_EmitInteger, MVT::i1, 0, 
/*23671*/           OPC_EmitInteger, MVT::i1, 0, 
/*23674*/           OPC_EmitInteger, MVT::i1, 1, 
/*23677*/           OPC_EmitInteger, MVT::i1, 0, 
/*23680*/           OPC_EmitInteger, MVT::i1, 0, 
/*23683*/           OPC_EmitInteger, MVT::i1, 0, 
/*23686*/           OPC_EmitInteger, MVT::i1, 0, 
/*23689*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23706*/         /*Scope*/ 44, /*->23751*/
/*23707*/           OPC_MoveParent,
/*23708*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23710*/           OPC_EmitInteger, MVT::i32, 15, 
/*23713*/           OPC_EmitInteger, MVT::i1, 0, 
/*23716*/           OPC_EmitInteger, MVT::i1, 0, 
/*23719*/           OPC_EmitInteger, MVT::i1, 0, 
/*23722*/           OPC_EmitInteger, MVT::i1, 0, 
/*23725*/           OPC_EmitInteger, MVT::i1, 0, 
/*23728*/           OPC_EmitInteger, MVT::i1, 0, 
/*23731*/           OPC_EmitInteger, MVT::i1, 0, 
/*23734*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23751*/         0, /*End of Scope*/
/*23752*/       /*Scope*/ 68|128,1/*196*/, /*->23950*/
/*23754*/         OPC_CheckChild1Type, MVT::v4i32,
/*23756*/         OPC_RecordChild2, // #1 = $rsrc
/*23757*/         OPC_MoveChild, 3,
/*23759*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23762*/         OPC_Scope, 46, /*->23810*/ // 4 children in Scope
/*23764*/           OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*23766*/           OPC_MoveParent,
/*23767*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23769*/           OPC_EmitInteger, MVT::i32, 15, 
/*23772*/           OPC_EmitInteger, MVT::i1, 0, 
/*23775*/           OPC_EmitInteger, MVT::i1, 0, 
/*23778*/           OPC_EmitInteger, MVT::i1, 1, 
/*23781*/           OPC_EmitInteger, MVT::i1, 0, 
/*23784*/           OPC_EmitInteger, MVT::i1, 0, 
/*23787*/           OPC_EmitInteger, MVT::i1, 0, 
/*23790*/           OPC_EmitInteger, MVT::i1, 0, 
/*23793*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23810*/         /*Scope*/ 46, /*->23857*/
/*23811*/           OPC_CheckPredicate, 117, // Predicate_TEX_MSAA
/*23813*/           OPC_MoveParent,
/*23814*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23816*/           OPC_EmitInteger, MVT::i32, 15, 
/*23819*/           OPC_EmitInteger, MVT::i1, 0, 
/*23822*/           OPC_EmitInteger, MVT::i1, 0, 
/*23825*/           OPC_EmitInteger, MVT::i1, 0, 
/*23828*/           OPC_EmitInteger, MVT::i1, 0, 
/*23831*/           OPC_EmitInteger, MVT::i1, 0, 
/*23834*/           OPC_EmitInteger, MVT::i1, 0, 
/*23837*/           OPC_EmitInteger, MVT::i1, 0, 
/*23840*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23857*/         /*Scope*/ 46, /*->23904*/
/*23858*/           OPC_CheckPredicate, 118, // Predicate_TEX_ARRAY_MSAA
/*23860*/           OPC_MoveParent,
/*23861*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23863*/           OPC_EmitInteger, MVT::i32, 15, 
/*23866*/           OPC_EmitInteger, MVT::i1, 0, 
/*23869*/           OPC_EmitInteger, MVT::i1, 0, 
/*23872*/           OPC_EmitInteger, MVT::i1, 1, 
/*23875*/           OPC_EmitInteger, MVT::i1, 0, 
/*23878*/           OPC_EmitInteger, MVT::i1, 0, 
/*23881*/           OPC_EmitInteger, MVT::i1, 0, 
/*23884*/           OPC_EmitInteger, MVT::i1, 0, 
/*23887*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23904*/         /*Scope*/ 44, /*->23949*/
/*23905*/           OPC_MoveParent,
/*23906*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23908*/           OPC_EmitInteger, MVT::i32, 15, 
/*23911*/           OPC_EmitInteger, MVT::i1, 0, 
/*23914*/           OPC_EmitInteger, MVT::i1, 0, 
/*23917*/           OPC_EmitInteger, MVT::i1, 0, 
/*23920*/           OPC_EmitInteger, MVT::i1, 0, 
/*23923*/           OPC_EmitInteger, MVT::i1, 0, 
/*23926*/           OPC_EmitInteger, MVT::i1, 0, 
/*23929*/           OPC_EmitInteger, MVT::i1, 0, 
/*23932*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5007:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23949*/         0, /*End of Scope*/
/*23950*/       0, /*End of Scope*/
/*23951*/     /*Scope*/ 47|128,1/*175*/, /*->24128*/
/*23953*/       OPC_CheckChild0Integer, 19|128,39/*5011*/, 
/*23956*/       OPC_RecordChild1, // #0 = $mipid
/*23957*/       OPC_RecordChild2, // #1 = $rsrc
/*23958*/       OPC_MoveChild, 3,
/*23960*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23963*/       OPC_Scope, 54, /*->24019*/ // 3 children in Scope
/*23965*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*23967*/         OPC_MoveParent,
/*23968*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23970*/         OPC_EmitInteger, MVT::i32, 15, 
/*23973*/         OPC_EmitInteger, MVT::i1, 0, 
/*23976*/         OPC_EmitInteger, MVT::i1, 0, 
/*23979*/         OPC_EmitInteger, MVT::i1, 1, 
/*23982*/         OPC_EmitInteger, MVT::i1, 0, 
/*23985*/         OPC_EmitInteger, MVT::i1, 0, 
/*23988*/         OPC_EmitInteger, MVT::i1, 0, 
/*23991*/         OPC_EmitInteger, MVT::i1, 0, 
/*23994*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24002*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5011:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24019*/       /*Scope*/ 54, /*->24074*/
/*24020*/         OPC_CheckPredicate, 118, // Predicate_TEX_ARRAY_MSAA
/*24022*/         OPC_MoveParent,
/*24023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24025*/         OPC_EmitInteger, MVT::i32, 15, 
/*24028*/         OPC_EmitInteger, MVT::i1, 0, 
/*24031*/         OPC_EmitInteger, MVT::i1, 0, 
/*24034*/         OPC_EmitInteger, MVT::i1, 1, 
/*24037*/         OPC_EmitInteger, MVT::i1, 0, 
/*24040*/         OPC_EmitInteger, MVT::i1, 0, 
/*24043*/         OPC_EmitInteger, MVT::i1, 0, 
/*24046*/         OPC_EmitInteger, MVT::i1, 0, 
/*24049*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5011:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24074*/       /*Scope*/ 52, /*->24127*/
/*24075*/         OPC_MoveParent,
/*24076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24078*/         OPC_EmitInteger, MVT::i32, 15, 
/*24081*/         OPC_EmitInteger, MVT::i1, 0, 
/*24084*/         OPC_EmitInteger, MVT::i1, 0, 
/*24087*/         OPC_EmitInteger, MVT::i1, 0, 
/*24090*/         OPC_EmitInteger, MVT::i1, 0, 
/*24093*/         OPC_EmitInteger, MVT::i1, 0, 
/*24096*/         OPC_EmitInteger, MVT::i1, 0, 
/*24099*/         OPC_EmitInteger, MVT::i1, 0, 
/*24102*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24110*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5011:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24127*/       0, /*End of Scope*/
/*24128*/     /*Scope*/ 28, /*->24157*/
/*24129*/       OPC_CheckChild0Integer, 51|128,38/*4915*/, 
/*24132*/       OPC_RecordChild1, // #0 = $ptr
/*24133*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*24134*/       OPC_MoveChild, 2,
/*24136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24139*/       OPC_MoveParent,
/*24140*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24142*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*24145*/       OPC_EmitConvertToTarget, 1,
/*24147*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4915:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*24157*/     /*Scope*/ 76, /*->24234*/
/*24158*/       OPC_CheckChild0Integer, 30|128,38/*4894*/, 
/*24161*/       OPC_RecordChild1, // #0 = $src0
/*24162*/       OPC_RecordChild2, // #1 = $src1
/*24163*/       OPC_RecordChild3, // #2 = $src2
/*24164*/       OPC_RecordChild4, // #3 = $resourceId
/*24165*/       OPC_MoveChild, 4,
/*24167*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24170*/       OPC_MoveParent,
/*24171*/       OPC_RecordChild5, // #4 = $samplerId
/*24172*/       OPC_MoveChild, 5,
/*24174*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24177*/       OPC_MoveParent,
/*24178*/       OPC_RecordChild6, // #5 = $textureTarget
/*24179*/       OPC_MoveChild, 6,
/*24181*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24184*/       OPC_Scope, 24, /*->24210*/ // 2 children in Scope
/*24186*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*24188*/         OPC_MoveParent,
/*24189*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24191*/         OPC_EmitConvertToTarget, 3,
/*24193*/         OPC_EmitConvertToTarget, 4,
/*24195*/         OPC_EmitConvertToTarget, 5,
/*24197*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4894:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24210*/       /*Scope*/ 22, /*->24233*/
/*24211*/         OPC_MoveParent,
/*24212*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24214*/         OPC_EmitConvertToTarget, 3,
/*24216*/         OPC_EmitConvertToTarget, 4,
/*24218*/         OPC_EmitConvertToTarget, 5,
/*24220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4894:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24233*/       0, /*End of Scope*/
/*24234*/     /*Scope*/ 20, /*->24255*/
/*24235*/       OPC_CheckChild0Integer, 45|128,38/*4909*/, 
/*24238*/       OPC_RecordChild1, // #0 = $src0
/*24239*/       OPC_MoveChild, 1,
/*24241*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24244*/       OPC_MoveParent,
/*24245*/       OPC_EmitConvertToTarget, 0,
/*24247*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4909:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*24255*/     /*Scope*/ 71|128,2/*327*/, /*->24584*/
/*24257*/       OPC_CheckChild0Integer, 126|128,37/*4862*/, 
/*24260*/       OPC_RecordChild1, // #0 = $src0
/*24261*/       OPC_Scope, 10, /*->24273*/ // 3 children in Scope
/*24263*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*24265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4862:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*24273*/       /*Scope*/ 10, /*->24284*/
/*24274*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4862:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*24284*/       /*Scope*/ 41|128,2/*297*/, /*->24583*/
/*24286*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24288*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*24291*/         OPC_EmitInteger, MVT::i32, 0, 
/*24294*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24297*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*24306*/         OPC_EmitInteger, MVT::i32, 0, 
/*24309*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24312*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*24321*/         OPC_EmitInteger, MVT::i32, 0, 
/*24324*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24327*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*24336*/         OPC_EmitInteger, MVT::i1, 0, 
/*24339*/         OPC_EmitInteger, MVT::i32, 0, 
/*24342*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*24357*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24360*/         OPC_EmitInteger, MVT::i32, 0, 
/*24363*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24366*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*24375*/         OPC_EmitInteger, MVT::i32, 0, 
/*24378*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24381*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*24390*/         OPC_EmitInteger, MVT::i32, 0, 
/*24393*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24396*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*24405*/         OPC_EmitInteger, MVT::i1, 0, 
/*24408*/         OPC_EmitInteger, MVT::i32, 0, 
/*24411*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*24426*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24429*/         OPC_EmitInteger, MVT::i32, 0, 
/*24432*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24435*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*24444*/         OPC_EmitInteger, MVT::i32, 0, 
/*24447*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24450*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*24459*/         OPC_EmitInteger, MVT::i32, 0, 
/*24462*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24465*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*24474*/         OPC_EmitInteger, MVT::i1, 0, 
/*24477*/         OPC_EmitInteger, MVT::i32, 0, 
/*24480*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*24495*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24498*/         OPC_EmitInteger, MVT::i32, 0, 
/*24501*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24504*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*24513*/         OPC_EmitInteger, MVT::i32, 0, 
/*24516*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24519*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*24528*/         OPC_EmitInteger, MVT::i32, 0, 
/*24531*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24534*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*24543*/         OPC_EmitInteger, MVT::i1, 0, 
/*24546*/         OPC_EmitInteger, MVT::i32, 0, 
/*24549*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*24564*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*24567*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 4862:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*24583*/       0, /*End of Scope*/
/*24584*/     /*Scope*/ 95|128,2/*351*/, /*->24937*/
/*24586*/       OPC_CheckChild0Integer, 103|128,38/*4967*/, 
/*24589*/       OPC_RecordChild1, // #0 = $addr
/*24590*/       OPC_Scope, 68, /*->24660*/ // 5 children in Scope
/*24592*/         OPC_CheckChild1Type, MVT::i32,
/*24594*/         OPC_RecordChild2, // #1 = $rsrc
/*24595*/         OPC_RecordChild3, // #2 = $sampler
/*24596*/         OPC_RecordChild4, // #3 = $dmask
/*24597*/         OPC_RecordChild5, // #4 = $unorm
/*24598*/         OPC_RecordChild6, // #5 = $r128
/*24599*/         OPC_RecordChild7, // #6 = $da
/*24600*/         OPC_MoveChild, 8,
/*24602*/         OPC_RecordNode, // #7 = $glc
/*24603*/         OPC_MoveParent,
/*24604*/         OPC_MoveChild, 9,
/*24606*/         OPC_RecordNode, // #8 = $slc
/*24607*/         OPC_MoveParent,
/*24608*/         OPC_MoveChild, 10,
/*24610*/         OPC_RecordNode, // #9 = $tfe
/*24611*/         OPC_MoveParent,
/*24612*/         OPC_MoveChild, 11,
/*24614*/         OPC_RecordNode, // #10 = $lwe
/*24615*/         OPC_MoveParent,
/*24616*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24618*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24621*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24624*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24627*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24630*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24633*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24636*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24639*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4967:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24660*/       /*Scope*/ 68, /*->24729*/
/*24661*/         OPC_CheckChild1Type, MVT::v2i32,
/*24663*/         OPC_RecordChild2, // #1 = $rsrc
/*24664*/         OPC_RecordChild3, // #2 = $sampler
/*24665*/         OPC_RecordChild4, // #3 = $dmask
/*24666*/         OPC_RecordChild5, // #4 = $unorm
/*24667*/         OPC_RecordChild6, // #5 = $r128
/*24668*/         OPC_RecordChild7, // #6 = $da
/*24669*/         OPC_MoveChild, 8,
/*24671*/         OPC_RecordNode, // #7 = $glc
/*24672*/         OPC_MoveParent,
/*24673*/         OPC_MoveChild, 9,
/*24675*/         OPC_RecordNode, // #8 = $slc
/*24676*/         OPC_MoveParent,
/*24677*/         OPC_MoveChild, 10,
/*24679*/         OPC_RecordNode, // #9 = $tfe
/*24680*/         OPC_MoveParent,
/*24681*/         OPC_MoveChild, 11,
/*24683*/         OPC_RecordNode, // #10 = $lwe
/*24684*/         OPC_MoveParent,
/*24685*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24687*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24690*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24693*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24696*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24699*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24702*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24705*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24708*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4967:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24729*/       /*Scope*/ 68, /*->24798*/
/*24730*/         OPC_CheckChild1Type, MVT::v4i32,
/*24732*/         OPC_RecordChild2, // #1 = $rsrc
/*24733*/         OPC_RecordChild3, // #2 = $sampler
/*24734*/         OPC_RecordChild4, // #3 = $dmask
/*24735*/         OPC_RecordChild5, // #4 = $unorm
/*24736*/         OPC_RecordChild6, // #5 = $r128
/*24737*/         OPC_RecordChild7, // #6 = $da
/*24738*/         OPC_MoveChild, 8,
/*24740*/         OPC_RecordNode, // #7 = $glc
/*24741*/         OPC_MoveParent,
/*24742*/         OPC_MoveChild, 9,
/*24744*/         OPC_RecordNode, // #8 = $slc
/*24745*/         OPC_MoveParent,
/*24746*/         OPC_MoveChild, 10,
/*24748*/         OPC_RecordNode, // #9 = $tfe
/*24749*/         OPC_MoveParent,
/*24750*/         OPC_MoveChild, 11,
/*24752*/         OPC_RecordNode, // #10 = $lwe
/*24753*/         OPC_MoveParent,
/*24754*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24756*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24759*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24762*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24765*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24768*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24771*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24774*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24777*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24780*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4967:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24798*/       /*Scope*/ 68, /*->24867*/
/*24799*/         OPC_CheckChild1Type, MVT::v8i32,
/*24801*/         OPC_RecordChild2, // #1 = $rsrc
/*24802*/         OPC_RecordChild3, // #2 = $sampler
/*24803*/         OPC_RecordChild4, // #3 = $dmask
/*24804*/         OPC_RecordChild5, // #4 = $unorm
/*24805*/         OPC_RecordChild6, // #5 = $r128
/*24806*/         OPC_RecordChild7, // #6 = $da
/*24807*/         OPC_MoveChild, 8,
/*24809*/         OPC_RecordNode, // #7 = $glc
/*24810*/         OPC_MoveParent,
/*24811*/         OPC_MoveChild, 9,
/*24813*/         OPC_RecordNode, // #8 = $slc
/*24814*/         OPC_MoveParent,
/*24815*/         OPC_MoveChild, 10,
/*24817*/         OPC_RecordNode, // #9 = $tfe
/*24818*/         OPC_MoveParent,
/*24819*/         OPC_MoveChild, 11,
/*24821*/         OPC_RecordNode, // #10 = $lwe
/*24822*/         OPC_MoveParent,
/*24823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24825*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24828*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24831*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24834*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24837*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24840*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24843*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24846*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4967:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24867*/       /*Scope*/ 68, /*->24936*/
/*24868*/         OPC_CheckChild1Type, MVT::v16i32,
/*24870*/         OPC_RecordChild2, // #1 = $rsrc
/*24871*/         OPC_RecordChild3, // #2 = $sampler
/*24872*/         OPC_RecordChild4, // #3 = $dmask
/*24873*/         OPC_RecordChild5, // #4 = $unorm
/*24874*/         OPC_RecordChild6, // #5 = $r128
/*24875*/         OPC_RecordChild7, // #6 = $da
/*24876*/         OPC_MoveChild, 8,
/*24878*/         OPC_RecordNode, // #7 = $glc
/*24879*/         OPC_MoveParent,
/*24880*/         OPC_MoveChild, 9,
/*24882*/         OPC_RecordNode, // #8 = $slc
/*24883*/         OPC_MoveParent,
/*24884*/         OPC_MoveChild, 10,
/*24886*/         OPC_RecordNode, // #9 = $tfe
/*24887*/         OPC_MoveParent,
/*24888*/         OPC_MoveChild, 11,
/*24890*/         OPC_RecordNode, // #10 = $lwe
/*24891*/         OPC_MoveParent,
/*24892*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24894*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24897*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24900*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24903*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24906*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24909*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24912*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24915*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24918*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4967:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24936*/       0, /*End of Scope*/
/*24937*/     /*Scope*/ 95|128,2/*351*/, /*->25290*/
/*24939*/       OPC_CheckChild0Integer, 4|128,39/*4996*/, 
/*24942*/       OPC_RecordChild1, // #0 = $addr
/*24943*/       OPC_Scope, 68, /*->25013*/ // 5 children in Scope
/*24945*/         OPC_CheckChild1Type, MVT::i32,
/*24947*/         OPC_RecordChild2, // #1 = $rsrc
/*24948*/         OPC_RecordChild3, // #2 = $sampler
/*24949*/         OPC_RecordChild4, // #3 = $dmask
/*24950*/         OPC_RecordChild5, // #4 = $unorm
/*24951*/         OPC_RecordChild6, // #5 = $r128
/*24952*/         OPC_RecordChild7, // #6 = $da
/*24953*/         OPC_MoveChild, 8,
/*24955*/         OPC_RecordNode, // #7 = $glc
/*24956*/         OPC_MoveParent,
/*24957*/         OPC_MoveChild, 9,
/*24959*/         OPC_RecordNode, // #8 = $slc
/*24960*/         OPC_MoveParent,
/*24961*/         OPC_MoveChild, 10,
/*24963*/         OPC_RecordNode, // #9 = $tfe
/*24964*/         OPC_MoveParent,
/*24965*/         OPC_MoveChild, 11,
/*24967*/         OPC_RecordNode, // #10 = $lwe
/*24968*/         OPC_MoveParent,
/*24969*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24971*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24974*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24977*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24980*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24983*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24986*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24989*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24992*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24995*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4996:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25013*/       /*Scope*/ 68, /*->25082*/
/*25014*/         OPC_CheckChild1Type, MVT::v2i32,
/*25016*/         OPC_RecordChild2, // #1 = $rsrc
/*25017*/         OPC_RecordChild3, // #2 = $sampler
/*25018*/         OPC_RecordChild4, // #3 = $dmask
/*25019*/         OPC_RecordChild5, // #4 = $unorm
/*25020*/         OPC_RecordChild6, // #5 = $r128
/*25021*/         OPC_RecordChild7, // #6 = $da
/*25022*/         OPC_MoveChild, 8,
/*25024*/         OPC_RecordNode, // #7 = $glc
/*25025*/         OPC_MoveParent,
/*25026*/         OPC_MoveChild, 9,
/*25028*/         OPC_RecordNode, // #8 = $slc
/*25029*/         OPC_MoveParent,
/*25030*/         OPC_MoveChild, 10,
/*25032*/         OPC_RecordNode, // #9 = $tfe
/*25033*/         OPC_MoveParent,
/*25034*/         OPC_MoveChild, 11,
/*25036*/         OPC_RecordNode, // #10 = $lwe
/*25037*/         OPC_MoveParent,
/*25038*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25040*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25043*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25046*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25052*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25055*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25058*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25061*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4996:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25082*/       /*Scope*/ 68, /*->25151*/
/*25083*/         OPC_CheckChild1Type, MVT::v4i32,
/*25085*/         OPC_RecordChild2, // #1 = $rsrc
/*25086*/         OPC_RecordChild3, // #2 = $sampler
/*25087*/         OPC_RecordChild4, // #3 = $dmask
/*25088*/         OPC_RecordChild5, // #4 = $unorm
/*25089*/         OPC_RecordChild6, // #5 = $r128
/*25090*/         OPC_RecordChild7, // #6 = $da
/*25091*/         OPC_MoveChild, 8,
/*25093*/         OPC_RecordNode, // #7 = $glc
/*25094*/         OPC_MoveParent,
/*25095*/         OPC_MoveChild, 9,
/*25097*/         OPC_RecordNode, // #8 = $slc
/*25098*/         OPC_MoveParent,
/*25099*/         OPC_MoveChild, 10,
/*25101*/         OPC_RecordNode, // #9 = $tfe
/*25102*/         OPC_MoveParent,
/*25103*/         OPC_MoveChild, 11,
/*25105*/         OPC_RecordNode, // #10 = $lwe
/*25106*/         OPC_MoveParent,
/*25107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25109*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25112*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25115*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25121*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25124*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25127*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25130*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25133*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4996:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25151*/       /*Scope*/ 68, /*->25220*/
/*25152*/         OPC_CheckChild1Type, MVT::v8i32,
/*25154*/         OPC_RecordChild2, // #1 = $rsrc
/*25155*/         OPC_RecordChild3, // #2 = $sampler
/*25156*/         OPC_RecordChild4, // #3 = $dmask
/*25157*/         OPC_RecordChild5, // #4 = $unorm
/*25158*/         OPC_RecordChild6, // #5 = $r128
/*25159*/         OPC_RecordChild7, // #6 = $da
/*25160*/         OPC_MoveChild, 8,
/*25162*/         OPC_RecordNode, // #7 = $glc
/*25163*/         OPC_MoveParent,
/*25164*/         OPC_MoveChild, 9,
/*25166*/         OPC_RecordNode, // #8 = $slc
/*25167*/         OPC_MoveParent,
/*25168*/         OPC_MoveChild, 10,
/*25170*/         OPC_RecordNode, // #9 = $tfe
/*25171*/         OPC_MoveParent,
/*25172*/         OPC_MoveChild, 11,
/*25174*/         OPC_RecordNode, // #10 = $lwe
/*25175*/         OPC_MoveParent,
/*25176*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25178*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25181*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25184*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25187*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25190*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25193*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25196*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25199*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4996:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25220*/       /*Scope*/ 68, /*->25289*/
/*25221*/         OPC_CheckChild1Type, MVT::v16i32,
/*25223*/         OPC_RecordChild2, // #1 = $rsrc
/*25224*/         OPC_RecordChild3, // #2 = $sampler
/*25225*/         OPC_RecordChild4, // #3 = $dmask
/*25226*/         OPC_RecordChild5, // #4 = $unorm
/*25227*/         OPC_RecordChild6, // #5 = $r128
/*25228*/         OPC_RecordChild7, // #6 = $da
/*25229*/         OPC_MoveChild, 8,
/*25231*/         OPC_RecordNode, // #7 = $glc
/*25232*/         OPC_MoveParent,
/*25233*/         OPC_MoveChild, 9,
/*25235*/         OPC_RecordNode, // #8 = $slc
/*25236*/         OPC_MoveParent,
/*25237*/         OPC_MoveChild, 10,
/*25239*/         OPC_RecordNode, // #9 = $tfe
/*25240*/         OPC_MoveParent,
/*25241*/         OPC_MoveChild, 11,
/*25243*/         OPC_RecordNode, // #10 = $lwe
/*25244*/         OPC_MoveParent,
/*25245*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25247*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25250*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25253*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25256*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25259*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25262*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25265*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25268*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4996:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25289*/       0, /*End of Scope*/
/*25290*/     /*Scope*/ 95|128,2/*351*/, /*->25643*/
/*25292*/       OPC_CheckChild0Integer, 6|128,39/*4998*/, 
/*25295*/       OPC_RecordChild1, // #0 = $addr
/*25296*/       OPC_Scope, 68, /*->25366*/ // 5 children in Scope
/*25298*/         OPC_CheckChild1Type, MVT::i32,
/*25300*/         OPC_RecordChild2, // #1 = $rsrc
/*25301*/         OPC_RecordChild3, // #2 = $sampler
/*25302*/         OPC_RecordChild4, // #3 = $dmask
/*25303*/         OPC_RecordChild5, // #4 = $unorm
/*25304*/         OPC_RecordChild6, // #5 = $r128
/*25305*/         OPC_RecordChild7, // #6 = $da
/*25306*/         OPC_MoveChild, 8,
/*25308*/         OPC_RecordNode, // #7 = $glc
/*25309*/         OPC_MoveParent,
/*25310*/         OPC_MoveChild, 9,
/*25312*/         OPC_RecordNode, // #8 = $slc
/*25313*/         OPC_MoveParent,
/*25314*/         OPC_MoveChild, 10,
/*25316*/         OPC_RecordNode, // #9 = $tfe
/*25317*/         OPC_MoveParent,
/*25318*/         OPC_MoveChild, 11,
/*25320*/         OPC_RecordNode, // #10 = $lwe
/*25321*/         OPC_MoveParent,
/*25322*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25324*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25327*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25330*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25333*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25336*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25339*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25342*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25345*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4998:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25366*/       /*Scope*/ 68, /*->25435*/
/*25367*/         OPC_CheckChild1Type, MVT::v2i32,
/*25369*/         OPC_RecordChild2, // #1 = $rsrc
/*25370*/         OPC_RecordChild3, // #2 = $sampler
/*25371*/         OPC_RecordChild4, // #3 = $dmask
/*25372*/         OPC_RecordChild5, // #4 = $unorm
/*25373*/         OPC_RecordChild6, // #5 = $r128
/*25374*/         OPC_RecordChild7, // #6 = $da
/*25375*/         OPC_MoveChild, 8,
/*25377*/         OPC_RecordNode, // #7 = $glc
/*25378*/         OPC_MoveParent,
/*25379*/         OPC_MoveChild, 9,
/*25381*/         OPC_RecordNode, // #8 = $slc
/*25382*/         OPC_MoveParent,
/*25383*/         OPC_MoveChild, 10,
/*25385*/         OPC_RecordNode, // #9 = $tfe
/*25386*/         OPC_MoveParent,
/*25387*/         OPC_MoveChild, 11,
/*25389*/         OPC_RecordNode, // #10 = $lwe
/*25390*/         OPC_MoveParent,
/*25391*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25393*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25402*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25414*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4998:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25435*/       /*Scope*/ 68, /*->25504*/
/*25436*/         OPC_CheckChild1Type, MVT::v4i32,
/*25438*/         OPC_RecordChild2, // #1 = $rsrc
/*25439*/         OPC_RecordChild3, // #2 = $sampler
/*25440*/         OPC_RecordChild4, // #3 = $dmask
/*25441*/         OPC_RecordChild5, // #4 = $unorm
/*25442*/         OPC_RecordChild6, // #5 = $r128
/*25443*/         OPC_RecordChild7, // #6 = $da
/*25444*/         OPC_MoveChild, 8,
/*25446*/         OPC_RecordNode, // #7 = $glc
/*25447*/         OPC_MoveParent,
/*25448*/         OPC_MoveChild, 9,
/*25450*/         OPC_RecordNode, // #8 = $slc
/*25451*/         OPC_MoveParent,
/*25452*/         OPC_MoveChild, 10,
/*25454*/         OPC_RecordNode, // #9 = $tfe
/*25455*/         OPC_MoveParent,
/*25456*/         OPC_MoveChild, 11,
/*25458*/         OPC_RecordNode, // #10 = $lwe
/*25459*/         OPC_MoveParent,
/*25460*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25462*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25465*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25468*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25474*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25477*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25480*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25483*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4998:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25504*/       /*Scope*/ 68, /*->25573*/
/*25505*/         OPC_CheckChild1Type, MVT::v8i32,
/*25507*/         OPC_RecordChild2, // #1 = $rsrc
/*25508*/         OPC_RecordChild3, // #2 = $sampler
/*25509*/         OPC_RecordChild4, // #3 = $dmask
/*25510*/         OPC_RecordChild5, // #4 = $unorm
/*25511*/         OPC_RecordChild6, // #5 = $r128
/*25512*/         OPC_RecordChild7, // #6 = $da
/*25513*/         OPC_MoveChild, 8,
/*25515*/         OPC_RecordNode, // #7 = $glc
/*25516*/         OPC_MoveParent,
/*25517*/         OPC_MoveChild, 9,
/*25519*/         OPC_RecordNode, // #8 = $slc
/*25520*/         OPC_MoveParent,
/*25521*/         OPC_MoveChild, 10,
/*25523*/         OPC_RecordNode, // #9 = $tfe
/*25524*/         OPC_MoveParent,
/*25525*/         OPC_MoveChild, 11,
/*25527*/         OPC_RecordNode, // #10 = $lwe
/*25528*/         OPC_MoveParent,
/*25529*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25531*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25534*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25537*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25540*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25543*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25549*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25552*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4998:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25573*/       /*Scope*/ 68, /*->25642*/
/*25574*/         OPC_CheckChild1Type, MVT::v16i32,
/*25576*/         OPC_RecordChild2, // #1 = $rsrc
/*25577*/         OPC_RecordChild3, // #2 = $sampler
/*25578*/         OPC_RecordChild4, // #3 = $dmask
/*25579*/         OPC_RecordChild5, // #4 = $unorm
/*25580*/         OPC_RecordChild6, // #5 = $r128
/*25581*/         OPC_RecordChild7, // #6 = $da
/*25582*/         OPC_MoveChild, 8,
/*25584*/         OPC_RecordNode, // #7 = $glc
/*25585*/         OPC_MoveParent,
/*25586*/         OPC_MoveChild, 9,
/*25588*/         OPC_RecordNode, // #8 = $slc
/*25589*/         OPC_MoveParent,
/*25590*/         OPC_MoveChild, 10,
/*25592*/         OPC_RecordNode, // #9 = $tfe
/*25593*/         OPC_MoveParent,
/*25594*/         OPC_MoveChild, 11,
/*25596*/         OPC_RecordNode, // #10 = $lwe
/*25597*/         OPC_MoveParent,
/*25598*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25600*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25603*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25606*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25609*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25612*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25615*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25618*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25621*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25624*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4998:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25642*/       0, /*End of Scope*/
/*25643*/     /*Scope*/ 95|128,2/*351*/, /*->25996*/
/*25645*/       OPC_CheckChild0Integer, 7|128,39/*4999*/, 
/*25648*/       OPC_RecordChild1, // #0 = $addr
/*25649*/       OPC_Scope, 68, /*->25719*/ // 5 children in Scope
/*25651*/         OPC_CheckChild1Type, MVT::i32,
/*25653*/         OPC_RecordChild2, // #1 = $rsrc
/*25654*/         OPC_RecordChild3, // #2 = $sampler
/*25655*/         OPC_RecordChild4, // #3 = $dmask
/*25656*/         OPC_RecordChild5, // #4 = $unorm
/*25657*/         OPC_RecordChild6, // #5 = $r128
/*25658*/         OPC_RecordChild7, // #6 = $da
/*25659*/         OPC_MoveChild, 8,
/*25661*/         OPC_RecordNode, // #7 = $glc
/*25662*/         OPC_MoveParent,
/*25663*/         OPC_MoveChild, 9,
/*25665*/         OPC_RecordNode, // #8 = $slc
/*25666*/         OPC_MoveParent,
/*25667*/         OPC_MoveChild, 10,
/*25669*/         OPC_RecordNode, // #9 = $tfe
/*25670*/         OPC_MoveParent,
/*25671*/         OPC_MoveChild, 11,
/*25673*/         OPC_RecordNode, // #10 = $lwe
/*25674*/         OPC_MoveParent,
/*25675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25677*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25680*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25683*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25686*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25689*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25692*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25695*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25698*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4999:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25719*/       /*Scope*/ 68, /*->25788*/
/*25720*/         OPC_CheckChild1Type, MVT::v2i32,
/*25722*/         OPC_RecordChild2, // #1 = $rsrc
/*25723*/         OPC_RecordChild3, // #2 = $sampler
/*25724*/         OPC_RecordChild4, // #3 = $dmask
/*25725*/         OPC_RecordChild5, // #4 = $unorm
/*25726*/         OPC_RecordChild6, // #5 = $r128
/*25727*/         OPC_RecordChild7, // #6 = $da
/*25728*/         OPC_MoveChild, 8,
/*25730*/         OPC_RecordNode, // #7 = $glc
/*25731*/         OPC_MoveParent,
/*25732*/         OPC_MoveChild, 9,
/*25734*/         OPC_RecordNode, // #8 = $slc
/*25735*/         OPC_MoveParent,
/*25736*/         OPC_MoveChild, 10,
/*25738*/         OPC_RecordNode, // #9 = $tfe
/*25739*/         OPC_MoveParent,
/*25740*/         OPC_MoveChild, 11,
/*25742*/         OPC_RecordNode, // #10 = $lwe
/*25743*/         OPC_MoveParent,
/*25744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25746*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25749*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25752*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25755*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25758*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25761*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25764*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25767*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25770*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4999:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25788*/       /*Scope*/ 68, /*->25857*/
/*25789*/         OPC_CheckChild1Type, MVT::v4i32,
/*25791*/         OPC_RecordChild2, // #1 = $rsrc
/*25792*/         OPC_RecordChild3, // #2 = $sampler
/*25793*/         OPC_RecordChild4, // #3 = $dmask
/*25794*/         OPC_RecordChild5, // #4 = $unorm
/*25795*/         OPC_RecordChild6, // #5 = $r128
/*25796*/         OPC_RecordChild7, // #6 = $da
/*25797*/         OPC_MoveChild, 8,
/*25799*/         OPC_RecordNode, // #7 = $glc
/*25800*/         OPC_MoveParent,
/*25801*/         OPC_MoveChild, 9,
/*25803*/         OPC_RecordNode, // #8 = $slc
/*25804*/         OPC_MoveParent,
/*25805*/         OPC_MoveChild, 10,
/*25807*/         OPC_RecordNode, // #9 = $tfe
/*25808*/         OPC_MoveParent,
/*25809*/         OPC_MoveChild, 11,
/*25811*/         OPC_RecordNode, // #10 = $lwe
/*25812*/         OPC_MoveParent,
/*25813*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25815*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25818*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25821*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25824*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25827*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25830*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25833*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25836*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25839*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4999:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25857*/       /*Scope*/ 68, /*->25926*/
/*25858*/         OPC_CheckChild1Type, MVT::v8i32,
/*25860*/         OPC_RecordChild2, // #1 = $rsrc
/*25861*/         OPC_RecordChild3, // #2 = $sampler
/*25862*/         OPC_RecordChild4, // #3 = $dmask
/*25863*/         OPC_RecordChild5, // #4 = $unorm
/*25864*/         OPC_RecordChild6, // #5 = $r128
/*25865*/         OPC_RecordChild7, // #6 = $da
/*25866*/         OPC_MoveChild, 8,
/*25868*/         OPC_RecordNode, // #7 = $glc
/*25869*/         OPC_MoveParent,
/*25870*/         OPC_MoveChild, 9,
/*25872*/         OPC_RecordNode, // #8 = $slc
/*25873*/         OPC_MoveParent,
/*25874*/         OPC_MoveChild, 10,
/*25876*/         OPC_RecordNode, // #9 = $tfe
/*25877*/         OPC_MoveParent,
/*25878*/         OPC_MoveChild, 11,
/*25880*/         OPC_RecordNode, // #10 = $lwe
/*25881*/         OPC_MoveParent,
/*25882*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25884*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25887*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25890*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25893*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25896*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25899*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25902*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25905*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25908*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4999:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25926*/       /*Scope*/ 68, /*->25995*/
/*25927*/         OPC_CheckChild1Type, MVT::v16i32,
/*25929*/         OPC_RecordChild2, // #1 = $rsrc
/*25930*/         OPC_RecordChild3, // #2 = $sampler
/*25931*/         OPC_RecordChild4, // #3 = $dmask
/*25932*/         OPC_RecordChild5, // #4 = $unorm
/*25933*/         OPC_RecordChild6, // #5 = $r128
/*25934*/         OPC_RecordChild7, // #6 = $da
/*25935*/         OPC_MoveChild, 8,
/*25937*/         OPC_RecordNode, // #7 = $glc
/*25938*/         OPC_MoveParent,
/*25939*/         OPC_MoveChild, 9,
/*25941*/         OPC_RecordNode, // #8 = $slc
/*25942*/         OPC_MoveParent,
/*25943*/         OPC_MoveChild, 10,
/*25945*/         OPC_RecordNode, // #9 = $tfe
/*25946*/         OPC_MoveParent,
/*25947*/         OPC_MoveChild, 11,
/*25949*/         OPC_RecordNode, // #10 = $lwe
/*25950*/         OPC_MoveParent,
/*25951*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25953*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25956*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25959*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25962*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25965*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25968*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25971*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25974*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25977*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4999:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25995*/       0, /*End of Scope*/
/*25996*/     /*Scope*/ 95|128,2/*351*/, /*->26349*/
/*25998*/       OPC_CheckChild0Integer, 10|128,39/*5002*/, 
/*26001*/       OPC_RecordChild1, // #0 = $addr
/*26002*/       OPC_Scope, 68, /*->26072*/ // 5 children in Scope
/*26004*/         OPC_CheckChild1Type, MVT::i32,
/*26006*/         OPC_RecordChild2, // #1 = $rsrc
/*26007*/         OPC_RecordChild3, // #2 = $sampler
/*26008*/         OPC_RecordChild4, // #3 = $dmask
/*26009*/         OPC_RecordChild5, // #4 = $unorm
/*26010*/         OPC_RecordChild6, // #5 = $r128
/*26011*/         OPC_RecordChild7, // #6 = $da
/*26012*/         OPC_MoveChild, 8,
/*26014*/         OPC_RecordNode, // #7 = $glc
/*26015*/         OPC_MoveParent,
/*26016*/         OPC_MoveChild, 9,
/*26018*/         OPC_RecordNode, // #8 = $slc
/*26019*/         OPC_MoveParent,
/*26020*/         OPC_MoveChild, 10,
/*26022*/         OPC_RecordNode, // #9 = $tfe
/*26023*/         OPC_MoveParent,
/*26024*/         OPC_MoveChild, 11,
/*26026*/         OPC_RecordNode, // #10 = $lwe
/*26027*/         OPC_MoveParent,
/*26028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26030*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26039*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5002:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26072*/       /*Scope*/ 68, /*->26141*/
/*26073*/         OPC_CheckChild1Type, MVT::v2i32,
/*26075*/         OPC_RecordChild2, // #1 = $rsrc
/*26076*/         OPC_RecordChild3, // #2 = $sampler
/*26077*/         OPC_RecordChild4, // #3 = $dmask
/*26078*/         OPC_RecordChild5, // #4 = $unorm
/*26079*/         OPC_RecordChild6, // #5 = $r128
/*26080*/         OPC_RecordChild7, // #6 = $da
/*26081*/         OPC_MoveChild, 8,
/*26083*/         OPC_RecordNode, // #7 = $glc
/*26084*/         OPC_MoveParent,
/*26085*/         OPC_MoveChild, 9,
/*26087*/         OPC_RecordNode, // #8 = $slc
/*26088*/         OPC_MoveParent,
/*26089*/         OPC_MoveChild, 10,
/*26091*/         OPC_RecordNode, // #9 = $tfe
/*26092*/         OPC_MoveParent,
/*26093*/         OPC_MoveChild, 11,
/*26095*/         OPC_RecordNode, // #10 = $lwe
/*26096*/         OPC_MoveParent,
/*26097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26099*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5002:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26141*/       /*Scope*/ 68, /*->26210*/
/*26142*/         OPC_CheckChild1Type, MVT::v4i32,
/*26144*/         OPC_RecordChild2, // #1 = $rsrc
/*26145*/         OPC_RecordChild3, // #2 = $sampler
/*26146*/         OPC_RecordChild4, // #3 = $dmask
/*26147*/         OPC_RecordChild5, // #4 = $unorm
/*26148*/         OPC_RecordChild6, // #5 = $r128
/*26149*/         OPC_RecordChild7, // #6 = $da
/*26150*/         OPC_MoveChild, 8,
/*26152*/         OPC_RecordNode, // #7 = $glc
/*26153*/         OPC_MoveParent,
/*26154*/         OPC_MoveChild, 9,
/*26156*/         OPC_RecordNode, // #8 = $slc
/*26157*/         OPC_MoveParent,
/*26158*/         OPC_MoveChild, 10,
/*26160*/         OPC_RecordNode, // #9 = $tfe
/*26161*/         OPC_MoveParent,
/*26162*/         OPC_MoveChild, 11,
/*26164*/         OPC_RecordNode, // #10 = $lwe
/*26165*/         OPC_MoveParent,
/*26166*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26168*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26171*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26174*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26177*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26180*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26183*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26186*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26189*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26192*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5002:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26210*/       /*Scope*/ 68, /*->26279*/
/*26211*/         OPC_CheckChild1Type, MVT::v8i32,
/*26213*/         OPC_RecordChild2, // #1 = $rsrc
/*26214*/         OPC_RecordChild3, // #2 = $sampler
/*26215*/         OPC_RecordChild4, // #3 = $dmask
/*26216*/         OPC_RecordChild5, // #4 = $unorm
/*26217*/         OPC_RecordChild6, // #5 = $r128
/*26218*/         OPC_RecordChild7, // #6 = $da
/*26219*/         OPC_MoveChild, 8,
/*26221*/         OPC_RecordNode, // #7 = $glc
/*26222*/         OPC_MoveParent,
/*26223*/         OPC_MoveChild, 9,
/*26225*/         OPC_RecordNode, // #8 = $slc
/*26226*/         OPC_MoveParent,
/*26227*/         OPC_MoveChild, 10,
/*26229*/         OPC_RecordNode, // #9 = $tfe
/*26230*/         OPC_MoveParent,
/*26231*/         OPC_MoveChild, 11,
/*26233*/         OPC_RecordNode, // #10 = $lwe
/*26234*/         OPC_MoveParent,
/*26235*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26237*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26240*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26243*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26246*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26249*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26252*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26255*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26258*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26261*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5002:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26279*/       /*Scope*/ 68, /*->26348*/
/*26280*/         OPC_CheckChild1Type, MVT::v16i32,
/*26282*/         OPC_RecordChild2, // #1 = $rsrc
/*26283*/         OPC_RecordChild3, // #2 = $sampler
/*26284*/         OPC_RecordChild4, // #3 = $dmask
/*26285*/         OPC_RecordChild5, // #4 = $unorm
/*26286*/         OPC_RecordChild6, // #5 = $r128
/*26287*/         OPC_RecordChild7, // #6 = $da
/*26288*/         OPC_MoveChild, 8,
/*26290*/         OPC_RecordNode, // #7 = $glc
/*26291*/         OPC_MoveParent,
/*26292*/         OPC_MoveChild, 9,
/*26294*/         OPC_RecordNode, // #8 = $slc
/*26295*/         OPC_MoveParent,
/*26296*/         OPC_MoveChild, 10,
/*26298*/         OPC_RecordNode, // #9 = $tfe
/*26299*/         OPC_MoveParent,
/*26300*/         OPC_MoveChild, 11,
/*26302*/         OPC_RecordNode, // #10 = $lwe
/*26303*/         OPC_MoveParent,
/*26304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26306*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26309*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26312*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26315*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26318*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26321*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26324*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26327*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26330*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5002:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26348*/       0, /*End of Scope*/
/*26349*/     /*Scope*/ 95|128,2/*351*/, /*->26702*/
/*26351*/       OPC_CheckChild0Integer, 104|128,38/*4968*/, 
/*26354*/       OPC_RecordChild1, // #0 = $addr
/*26355*/       OPC_Scope, 68, /*->26425*/ // 5 children in Scope
/*26357*/         OPC_CheckChild1Type, MVT::i32,
/*26359*/         OPC_RecordChild2, // #1 = $rsrc
/*26360*/         OPC_RecordChild3, // #2 = $sampler
/*26361*/         OPC_RecordChild4, // #3 = $dmask
/*26362*/         OPC_RecordChild5, // #4 = $unorm
/*26363*/         OPC_RecordChild6, // #5 = $r128
/*26364*/         OPC_RecordChild7, // #6 = $da
/*26365*/         OPC_MoveChild, 8,
/*26367*/         OPC_RecordNode, // #7 = $glc
/*26368*/         OPC_MoveParent,
/*26369*/         OPC_MoveChild, 9,
/*26371*/         OPC_RecordNode, // #8 = $slc
/*26372*/         OPC_MoveParent,
/*26373*/         OPC_MoveChild, 10,
/*26375*/         OPC_RecordNode, // #9 = $tfe
/*26376*/         OPC_MoveParent,
/*26377*/         OPC_MoveChild, 11,
/*26379*/         OPC_RecordNode, // #10 = $lwe
/*26380*/         OPC_MoveParent,
/*26381*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26383*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26386*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26392*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26395*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26398*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26401*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26404*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26407*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4968:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26425*/       /*Scope*/ 68, /*->26494*/
/*26426*/         OPC_CheckChild1Type, MVT::v2i32,
/*26428*/         OPC_RecordChild2, // #1 = $rsrc
/*26429*/         OPC_RecordChild3, // #2 = $sampler
/*26430*/         OPC_RecordChild4, // #3 = $dmask
/*26431*/         OPC_RecordChild5, // #4 = $unorm
/*26432*/         OPC_RecordChild6, // #5 = $r128
/*26433*/         OPC_RecordChild7, // #6 = $da
/*26434*/         OPC_MoveChild, 8,
/*26436*/         OPC_RecordNode, // #7 = $glc
/*26437*/         OPC_MoveParent,
/*26438*/         OPC_MoveChild, 9,
/*26440*/         OPC_RecordNode, // #8 = $slc
/*26441*/         OPC_MoveParent,
/*26442*/         OPC_MoveChild, 10,
/*26444*/         OPC_RecordNode, // #9 = $tfe
/*26445*/         OPC_MoveParent,
/*26446*/         OPC_MoveChild, 11,
/*26448*/         OPC_RecordNode, // #10 = $lwe
/*26449*/         OPC_MoveParent,
/*26450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26452*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26455*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26458*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26461*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26464*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26467*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26470*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26473*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4968:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26494*/       /*Scope*/ 68, /*->26563*/
/*26495*/         OPC_CheckChild1Type, MVT::v4i32,
/*26497*/         OPC_RecordChild2, // #1 = $rsrc
/*26498*/         OPC_RecordChild3, // #2 = $sampler
/*26499*/         OPC_RecordChild4, // #3 = $dmask
/*26500*/         OPC_RecordChild5, // #4 = $unorm
/*26501*/         OPC_RecordChild6, // #5 = $r128
/*26502*/         OPC_RecordChild7, // #6 = $da
/*26503*/         OPC_MoveChild, 8,
/*26505*/         OPC_RecordNode, // #7 = $glc
/*26506*/         OPC_MoveParent,
/*26507*/         OPC_MoveChild, 9,
/*26509*/         OPC_RecordNode, // #8 = $slc
/*26510*/         OPC_MoveParent,
/*26511*/         OPC_MoveChild, 10,
/*26513*/         OPC_RecordNode, // #9 = $tfe
/*26514*/         OPC_MoveParent,
/*26515*/         OPC_MoveChild, 11,
/*26517*/         OPC_RecordNode, // #10 = $lwe
/*26518*/         OPC_MoveParent,
/*26519*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26521*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26524*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26527*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26530*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26533*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26536*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26539*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26542*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4968:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26563*/       /*Scope*/ 68, /*->26632*/
/*26564*/         OPC_CheckChild1Type, MVT::v8i32,
/*26566*/         OPC_RecordChild2, // #1 = $rsrc
/*26567*/         OPC_RecordChild3, // #2 = $sampler
/*26568*/         OPC_RecordChild4, // #3 = $dmask
/*26569*/         OPC_RecordChild5, // #4 = $unorm
/*26570*/         OPC_RecordChild6, // #5 = $r128
/*26571*/         OPC_RecordChild7, // #6 = $da
/*26572*/         OPC_MoveChild, 8,
/*26574*/         OPC_RecordNode, // #7 = $glc
/*26575*/         OPC_MoveParent,
/*26576*/         OPC_MoveChild, 9,
/*26578*/         OPC_RecordNode, // #8 = $slc
/*26579*/         OPC_MoveParent,
/*26580*/         OPC_MoveChild, 10,
/*26582*/         OPC_RecordNode, // #9 = $tfe
/*26583*/         OPC_MoveParent,
/*26584*/         OPC_MoveChild, 11,
/*26586*/         OPC_RecordNode, // #10 = $lwe
/*26587*/         OPC_MoveParent,
/*26588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26590*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26593*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26596*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26599*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26602*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26605*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26608*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4968:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26632*/       /*Scope*/ 68, /*->26701*/
/*26633*/         OPC_CheckChild1Type, MVT::v16i32,
/*26635*/         OPC_RecordChild2, // #1 = $rsrc
/*26636*/         OPC_RecordChild3, // #2 = $sampler
/*26637*/         OPC_RecordChild4, // #3 = $dmask
/*26638*/         OPC_RecordChild5, // #4 = $unorm
/*26639*/         OPC_RecordChild6, // #5 = $r128
/*26640*/         OPC_RecordChild7, // #6 = $da
/*26641*/         OPC_MoveChild, 8,
/*26643*/         OPC_RecordNode, // #7 = $glc
/*26644*/         OPC_MoveParent,
/*26645*/         OPC_MoveChild, 9,
/*26647*/         OPC_RecordNode, // #8 = $slc
/*26648*/         OPC_MoveParent,
/*26649*/         OPC_MoveChild, 10,
/*26651*/         OPC_RecordNode, // #9 = $tfe
/*26652*/         OPC_MoveParent,
/*26653*/         OPC_MoveChild, 11,
/*26655*/         OPC_RecordNode, // #10 = $lwe
/*26656*/         OPC_MoveParent,
/*26657*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26659*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26662*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26665*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26668*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26671*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26674*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26677*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26680*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26683*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4968:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26701*/       0, /*End of Scope*/
/*26702*/     /*Scope*/ 95|128,2/*351*/, /*->27055*/
/*26704*/       OPC_CheckChild0Integer, 105|128,38/*4969*/, 
/*26707*/       OPC_RecordChild1, // #0 = $addr
/*26708*/       OPC_Scope, 68, /*->26778*/ // 5 children in Scope
/*26710*/         OPC_CheckChild1Type, MVT::i32,
/*26712*/         OPC_RecordChild2, // #1 = $rsrc
/*26713*/         OPC_RecordChild3, // #2 = $sampler
/*26714*/         OPC_RecordChild4, // #3 = $dmask
/*26715*/         OPC_RecordChild5, // #4 = $unorm
/*26716*/         OPC_RecordChild6, // #5 = $r128
/*26717*/         OPC_RecordChild7, // #6 = $da
/*26718*/         OPC_MoveChild, 8,
/*26720*/         OPC_RecordNode, // #7 = $glc
/*26721*/         OPC_MoveParent,
/*26722*/         OPC_MoveChild, 9,
/*26724*/         OPC_RecordNode, // #8 = $slc
/*26725*/         OPC_MoveParent,
/*26726*/         OPC_MoveChild, 10,
/*26728*/         OPC_RecordNode, // #9 = $tfe
/*26729*/         OPC_MoveParent,
/*26730*/         OPC_MoveChild, 11,
/*26732*/         OPC_RecordNode, // #10 = $lwe
/*26733*/         OPC_MoveParent,
/*26734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26736*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26739*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26742*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26745*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26748*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26751*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26754*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26757*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4969:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26778*/       /*Scope*/ 68, /*->26847*/
/*26779*/         OPC_CheckChild1Type, MVT::v2i32,
/*26781*/         OPC_RecordChild2, // #1 = $rsrc
/*26782*/         OPC_RecordChild3, // #2 = $sampler
/*26783*/         OPC_RecordChild4, // #3 = $dmask
/*26784*/         OPC_RecordChild5, // #4 = $unorm
/*26785*/         OPC_RecordChild6, // #5 = $r128
/*26786*/         OPC_RecordChild7, // #6 = $da
/*26787*/         OPC_MoveChild, 8,
/*26789*/         OPC_RecordNode, // #7 = $glc
/*26790*/         OPC_MoveParent,
/*26791*/         OPC_MoveChild, 9,
/*26793*/         OPC_RecordNode, // #8 = $slc
/*26794*/         OPC_MoveParent,
/*26795*/         OPC_MoveChild, 10,
/*26797*/         OPC_RecordNode, // #9 = $tfe
/*26798*/         OPC_MoveParent,
/*26799*/         OPC_MoveChild, 11,
/*26801*/         OPC_RecordNode, // #10 = $lwe
/*26802*/         OPC_MoveParent,
/*26803*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26805*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26808*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26811*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26814*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26817*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26820*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26823*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26826*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4969:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26847*/       /*Scope*/ 68, /*->26916*/
/*26848*/         OPC_CheckChild1Type, MVT::v4i32,
/*26850*/         OPC_RecordChild2, // #1 = $rsrc
/*26851*/         OPC_RecordChild3, // #2 = $sampler
/*26852*/         OPC_RecordChild4, // #3 = $dmask
/*26853*/         OPC_RecordChild5, // #4 = $unorm
/*26854*/         OPC_RecordChild6, // #5 = $r128
/*26855*/         OPC_RecordChild7, // #6 = $da
/*26856*/         OPC_MoveChild, 8,
/*26858*/         OPC_RecordNode, // #7 = $glc
/*26859*/         OPC_MoveParent,
/*26860*/         OPC_MoveChild, 9,
/*26862*/         OPC_RecordNode, // #8 = $slc
/*26863*/         OPC_MoveParent,
/*26864*/         OPC_MoveChild, 10,
/*26866*/         OPC_RecordNode, // #9 = $tfe
/*26867*/         OPC_MoveParent,
/*26868*/         OPC_MoveChild, 11,
/*26870*/         OPC_RecordNode, // #10 = $lwe
/*26871*/         OPC_MoveParent,
/*26872*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26874*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26877*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26880*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26883*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26886*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26889*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26892*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26895*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26898*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4969:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26916*/       /*Scope*/ 68, /*->26985*/
/*26917*/         OPC_CheckChild1Type, MVT::v8i32,
/*26919*/         OPC_RecordChild2, // #1 = $rsrc
/*26920*/         OPC_RecordChild3, // #2 = $sampler
/*26921*/         OPC_RecordChild4, // #3 = $dmask
/*26922*/         OPC_RecordChild5, // #4 = $unorm
/*26923*/         OPC_RecordChild6, // #5 = $r128
/*26924*/         OPC_RecordChild7, // #6 = $da
/*26925*/         OPC_MoveChild, 8,
/*26927*/         OPC_RecordNode, // #7 = $glc
/*26928*/         OPC_MoveParent,
/*26929*/         OPC_MoveChild, 9,
/*26931*/         OPC_RecordNode, // #8 = $slc
/*26932*/         OPC_MoveParent,
/*26933*/         OPC_MoveChild, 10,
/*26935*/         OPC_RecordNode, // #9 = $tfe
/*26936*/         OPC_MoveParent,
/*26937*/         OPC_MoveChild, 11,
/*26939*/         OPC_RecordNode, // #10 = $lwe
/*26940*/         OPC_MoveParent,
/*26941*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26943*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26946*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26949*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26952*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26955*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26961*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4969:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26985*/       /*Scope*/ 68, /*->27054*/
/*26986*/         OPC_CheckChild1Type, MVT::v16i32,
/*26988*/         OPC_RecordChild2, // #1 = $rsrc
/*26989*/         OPC_RecordChild3, // #2 = $sampler
/*26990*/         OPC_RecordChild4, // #3 = $dmask
/*26991*/         OPC_RecordChild5, // #4 = $unorm
/*26992*/         OPC_RecordChild6, // #5 = $r128
/*26993*/         OPC_RecordChild7, // #6 = $da
/*26994*/         OPC_MoveChild, 8,
/*26996*/         OPC_RecordNode, // #7 = $glc
/*26997*/         OPC_MoveParent,
/*26998*/         OPC_MoveChild, 9,
/*27000*/         OPC_RecordNode, // #8 = $slc
/*27001*/         OPC_MoveParent,
/*27002*/         OPC_MoveChild, 10,
/*27004*/         OPC_RecordNode, // #9 = $tfe
/*27005*/         OPC_MoveParent,
/*27006*/         OPC_MoveChild, 11,
/*27008*/         OPC_RecordNode, // #10 = $lwe
/*27009*/         OPC_MoveParent,
/*27010*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27012*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27015*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27018*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27021*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27024*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27027*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27030*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27033*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27036*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4969:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27054*/       0, /*End of Scope*/
/*27055*/     /*Scope*/ 95|128,2/*351*/, /*->27408*/
/*27057*/       OPC_CheckChild0Integer, 12|128,39/*5004*/, 
/*27060*/       OPC_RecordChild1, // #0 = $addr
/*27061*/       OPC_Scope, 68, /*->27131*/ // 5 children in Scope
/*27063*/         OPC_CheckChild1Type, MVT::i32,
/*27065*/         OPC_RecordChild2, // #1 = $rsrc
/*27066*/         OPC_RecordChild3, // #2 = $sampler
/*27067*/         OPC_RecordChild4, // #3 = $dmask
/*27068*/         OPC_RecordChild5, // #4 = $unorm
/*27069*/         OPC_RecordChild6, // #5 = $r128
/*27070*/         OPC_RecordChild7, // #6 = $da
/*27071*/         OPC_MoveChild, 8,
/*27073*/         OPC_RecordNode, // #7 = $glc
/*27074*/         OPC_MoveParent,
/*27075*/         OPC_MoveChild, 9,
/*27077*/         OPC_RecordNode, // #8 = $slc
/*27078*/         OPC_MoveParent,
/*27079*/         OPC_MoveChild, 10,
/*27081*/         OPC_RecordNode, // #9 = $tfe
/*27082*/         OPC_MoveParent,
/*27083*/         OPC_MoveChild, 11,
/*27085*/         OPC_RecordNode, // #10 = $lwe
/*27086*/         OPC_MoveParent,
/*27087*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27089*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27092*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27095*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27098*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27101*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27104*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27107*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27110*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27131*/       /*Scope*/ 68, /*->27200*/
/*27132*/         OPC_CheckChild1Type, MVT::v2i32,
/*27134*/         OPC_RecordChild2, // #1 = $rsrc
/*27135*/         OPC_RecordChild3, // #2 = $sampler
/*27136*/         OPC_RecordChild4, // #3 = $dmask
/*27137*/         OPC_RecordChild5, // #4 = $unorm
/*27138*/         OPC_RecordChild6, // #5 = $r128
/*27139*/         OPC_RecordChild7, // #6 = $da
/*27140*/         OPC_MoveChild, 8,
/*27142*/         OPC_RecordNode, // #7 = $glc
/*27143*/         OPC_MoveParent,
/*27144*/         OPC_MoveChild, 9,
/*27146*/         OPC_RecordNode, // #8 = $slc
/*27147*/         OPC_MoveParent,
/*27148*/         OPC_MoveChild, 10,
/*27150*/         OPC_RecordNode, // #9 = $tfe
/*27151*/         OPC_MoveParent,
/*27152*/         OPC_MoveChild, 11,
/*27154*/         OPC_RecordNode, // #10 = $lwe
/*27155*/         OPC_MoveParent,
/*27156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27158*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27161*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27164*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27167*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27170*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27173*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27176*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27200*/       /*Scope*/ 68, /*->27269*/
/*27201*/         OPC_CheckChild1Type, MVT::v4i32,
/*27203*/         OPC_RecordChild2, // #1 = $rsrc
/*27204*/         OPC_RecordChild3, // #2 = $sampler
/*27205*/         OPC_RecordChild4, // #3 = $dmask
/*27206*/         OPC_RecordChild5, // #4 = $unorm
/*27207*/         OPC_RecordChild6, // #5 = $r128
/*27208*/         OPC_RecordChild7, // #6 = $da
/*27209*/         OPC_MoveChild, 8,
/*27211*/         OPC_RecordNode, // #7 = $glc
/*27212*/         OPC_MoveParent,
/*27213*/         OPC_MoveChild, 9,
/*27215*/         OPC_RecordNode, // #8 = $slc
/*27216*/         OPC_MoveParent,
/*27217*/         OPC_MoveChild, 10,
/*27219*/         OPC_RecordNode, // #9 = $tfe
/*27220*/         OPC_MoveParent,
/*27221*/         OPC_MoveChild, 11,
/*27223*/         OPC_RecordNode, // #10 = $lwe
/*27224*/         OPC_MoveParent,
/*27225*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27227*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27230*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27233*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27236*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27239*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27242*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27245*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27248*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27251*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27269*/       /*Scope*/ 68, /*->27338*/
/*27270*/         OPC_CheckChild1Type, MVT::v8i32,
/*27272*/         OPC_RecordChild2, // #1 = $rsrc
/*27273*/         OPC_RecordChild3, // #2 = $sampler
/*27274*/         OPC_RecordChild4, // #3 = $dmask
/*27275*/         OPC_RecordChild5, // #4 = $unorm
/*27276*/         OPC_RecordChild6, // #5 = $r128
/*27277*/         OPC_RecordChild7, // #6 = $da
/*27278*/         OPC_MoveChild, 8,
/*27280*/         OPC_RecordNode, // #7 = $glc
/*27281*/         OPC_MoveParent,
/*27282*/         OPC_MoveChild, 9,
/*27284*/         OPC_RecordNode, // #8 = $slc
/*27285*/         OPC_MoveParent,
/*27286*/         OPC_MoveChild, 10,
/*27288*/         OPC_RecordNode, // #9 = $tfe
/*27289*/         OPC_MoveParent,
/*27290*/         OPC_MoveChild, 11,
/*27292*/         OPC_RecordNode, // #10 = $lwe
/*27293*/         OPC_MoveParent,
/*27294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27296*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27299*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27305*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27308*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27311*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27314*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27317*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27320*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27338*/       /*Scope*/ 68, /*->27407*/
/*27339*/         OPC_CheckChild1Type, MVT::v16i32,
/*27341*/         OPC_RecordChild2, // #1 = $rsrc
/*27342*/         OPC_RecordChild3, // #2 = $sampler
/*27343*/         OPC_RecordChild4, // #3 = $dmask
/*27344*/         OPC_RecordChild5, // #4 = $unorm
/*27345*/         OPC_RecordChild6, // #5 = $r128
/*27346*/         OPC_RecordChild7, // #6 = $da
/*27347*/         OPC_MoveChild, 8,
/*27349*/         OPC_RecordNode, // #7 = $glc
/*27350*/         OPC_MoveParent,
/*27351*/         OPC_MoveChild, 9,
/*27353*/         OPC_RecordNode, // #8 = $slc
/*27354*/         OPC_MoveParent,
/*27355*/         OPC_MoveChild, 10,
/*27357*/         OPC_RecordNode, // #9 = $tfe
/*27358*/         OPC_MoveParent,
/*27359*/         OPC_MoveChild, 11,
/*27361*/         OPC_RecordNode, // #10 = $lwe
/*27362*/         OPC_MoveParent,
/*27363*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27365*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27368*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27371*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27374*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27377*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27380*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27383*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27386*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27389*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27407*/       0, /*End of Scope*/
/*27408*/     /*Scope*/ 95|128,2/*351*/, /*->27761*/
/*27410*/       OPC_CheckChild0Integer, 0|128,39/*4992*/, 
/*27413*/       OPC_RecordChild1, // #0 = $addr
/*27414*/       OPC_Scope, 68, /*->27484*/ // 5 children in Scope
/*27416*/         OPC_CheckChild1Type, MVT::i32,
/*27418*/         OPC_RecordChild2, // #1 = $rsrc
/*27419*/         OPC_RecordChild3, // #2 = $sampler
/*27420*/         OPC_RecordChild4, // #3 = $dmask
/*27421*/         OPC_RecordChild5, // #4 = $unorm
/*27422*/         OPC_RecordChild6, // #5 = $r128
/*27423*/         OPC_RecordChild7, // #6 = $da
/*27424*/         OPC_MoveChild, 8,
/*27426*/         OPC_RecordNode, // #7 = $glc
/*27427*/         OPC_MoveParent,
/*27428*/         OPC_MoveChild, 9,
/*27430*/         OPC_RecordNode, // #8 = $slc
/*27431*/         OPC_MoveParent,
/*27432*/         OPC_MoveChild, 10,
/*27434*/         OPC_RecordNode, // #9 = $tfe
/*27435*/         OPC_MoveParent,
/*27436*/         OPC_MoveChild, 11,
/*27438*/         OPC_RecordNode, // #10 = $lwe
/*27439*/         OPC_MoveParent,
/*27440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27442*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27445*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27448*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27451*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27454*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27457*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27460*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27463*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4992:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27484*/       /*Scope*/ 68, /*->27553*/
/*27485*/         OPC_CheckChild1Type, MVT::v2i32,
/*27487*/         OPC_RecordChild2, // #1 = $rsrc
/*27488*/         OPC_RecordChild3, // #2 = $sampler
/*27489*/         OPC_RecordChild4, // #3 = $dmask
/*27490*/         OPC_RecordChild5, // #4 = $unorm
/*27491*/         OPC_RecordChild6, // #5 = $r128
/*27492*/         OPC_RecordChild7, // #6 = $da
/*27493*/         OPC_MoveChild, 8,
/*27495*/         OPC_RecordNode, // #7 = $glc
/*27496*/         OPC_MoveParent,
/*27497*/         OPC_MoveChild, 9,
/*27499*/         OPC_RecordNode, // #8 = $slc
/*27500*/         OPC_MoveParent,
/*27501*/         OPC_MoveChild, 10,
/*27503*/         OPC_RecordNode, // #9 = $tfe
/*27504*/         OPC_MoveParent,
/*27505*/         OPC_MoveChild, 11,
/*27507*/         OPC_RecordNode, // #10 = $lwe
/*27508*/         OPC_MoveParent,
/*27509*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27511*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27514*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27517*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27520*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27523*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27526*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27529*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4992:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27553*/       /*Scope*/ 68, /*->27622*/
/*27554*/         OPC_CheckChild1Type, MVT::v4i32,
/*27556*/         OPC_RecordChild2, // #1 = $rsrc
/*27557*/         OPC_RecordChild3, // #2 = $sampler
/*27558*/         OPC_RecordChild4, // #3 = $dmask
/*27559*/         OPC_RecordChild5, // #4 = $unorm
/*27560*/         OPC_RecordChild6, // #5 = $r128
/*27561*/         OPC_RecordChild7, // #6 = $da
/*27562*/         OPC_MoveChild, 8,
/*27564*/         OPC_RecordNode, // #7 = $glc
/*27565*/         OPC_MoveParent,
/*27566*/         OPC_MoveChild, 9,
/*27568*/         OPC_RecordNode, // #8 = $slc
/*27569*/         OPC_MoveParent,
/*27570*/         OPC_MoveChild, 10,
/*27572*/         OPC_RecordNode, // #9 = $tfe
/*27573*/         OPC_MoveParent,
/*27574*/         OPC_MoveChild, 11,
/*27576*/         OPC_RecordNode, // #10 = $lwe
/*27577*/         OPC_MoveParent,
/*27578*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27580*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27583*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27586*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27589*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27592*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27595*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27598*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27601*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27604*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4992:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27622*/       /*Scope*/ 68, /*->27691*/
/*27623*/         OPC_CheckChild1Type, MVT::v8i32,
/*27625*/         OPC_RecordChild2, // #1 = $rsrc
/*27626*/         OPC_RecordChild3, // #2 = $sampler
/*27627*/         OPC_RecordChild4, // #3 = $dmask
/*27628*/         OPC_RecordChild5, // #4 = $unorm
/*27629*/         OPC_RecordChild6, // #5 = $r128
/*27630*/         OPC_RecordChild7, // #6 = $da
/*27631*/         OPC_MoveChild, 8,
/*27633*/         OPC_RecordNode, // #7 = $glc
/*27634*/         OPC_MoveParent,
/*27635*/         OPC_MoveChild, 9,
/*27637*/         OPC_RecordNode, // #8 = $slc
/*27638*/         OPC_MoveParent,
/*27639*/         OPC_MoveChild, 10,
/*27641*/         OPC_RecordNode, // #9 = $tfe
/*27642*/         OPC_MoveParent,
/*27643*/         OPC_MoveChild, 11,
/*27645*/         OPC_RecordNode, // #10 = $lwe
/*27646*/         OPC_MoveParent,
/*27647*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27649*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27652*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27655*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27658*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27661*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27664*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27667*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27670*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27673*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4992:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27691*/       /*Scope*/ 68, /*->27760*/
/*27692*/         OPC_CheckChild1Type, MVT::v16i32,
/*27694*/         OPC_RecordChild2, // #1 = $rsrc
/*27695*/         OPC_RecordChild3, // #2 = $sampler
/*27696*/         OPC_RecordChild4, // #3 = $dmask
/*27697*/         OPC_RecordChild5, // #4 = $unorm
/*27698*/         OPC_RecordChild6, // #5 = $r128
/*27699*/         OPC_RecordChild7, // #6 = $da
/*27700*/         OPC_MoveChild, 8,
/*27702*/         OPC_RecordNode, // #7 = $glc
/*27703*/         OPC_MoveParent,
/*27704*/         OPC_MoveChild, 9,
/*27706*/         OPC_RecordNode, // #8 = $slc
/*27707*/         OPC_MoveParent,
/*27708*/         OPC_MoveChild, 10,
/*27710*/         OPC_RecordNode, // #9 = $tfe
/*27711*/         OPC_MoveParent,
/*27712*/         OPC_MoveChild, 11,
/*27714*/         OPC_RecordNode, // #10 = $lwe
/*27715*/         OPC_MoveParent,
/*27716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27718*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27721*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27724*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27727*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27730*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27733*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27736*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27739*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27742*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4992:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27760*/       0, /*End of Scope*/
/*27761*/     /*Scope*/ 95|128,2/*351*/, /*->28114*/
/*27763*/       OPC_CheckChild0Integer, 1|128,39/*4993*/, 
/*27766*/       OPC_RecordChild1, // #0 = $addr
/*27767*/       OPC_Scope, 68, /*->27837*/ // 5 children in Scope
/*27769*/         OPC_CheckChild1Type, MVT::i32,
/*27771*/         OPC_RecordChild2, // #1 = $rsrc
/*27772*/         OPC_RecordChild3, // #2 = $sampler
/*27773*/         OPC_RecordChild4, // #3 = $dmask
/*27774*/         OPC_RecordChild5, // #4 = $unorm
/*27775*/         OPC_RecordChild6, // #5 = $r128
/*27776*/         OPC_RecordChild7, // #6 = $da
/*27777*/         OPC_MoveChild, 8,
/*27779*/         OPC_RecordNode, // #7 = $glc
/*27780*/         OPC_MoveParent,
/*27781*/         OPC_MoveChild, 9,
/*27783*/         OPC_RecordNode, // #8 = $slc
/*27784*/         OPC_MoveParent,
/*27785*/         OPC_MoveChild, 10,
/*27787*/         OPC_RecordNode, // #9 = $tfe
/*27788*/         OPC_MoveParent,
/*27789*/         OPC_MoveChild, 11,
/*27791*/         OPC_RecordNode, // #10 = $lwe
/*27792*/         OPC_MoveParent,
/*27793*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27795*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27798*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27801*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27804*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27807*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27810*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27813*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27816*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4993:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27837*/       /*Scope*/ 68, /*->27906*/
/*27838*/         OPC_CheckChild1Type, MVT::v2i32,
/*27840*/         OPC_RecordChild2, // #1 = $rsrc
/*27841*/         OPC_RecordChild3, // #2 = $sampler
/*27842*/         OPC_RecordChild4, // #3 = $dmask
/*27843*/         OPC_RecordChild5, // #4 = $unorm
/*27844*/         OPC_RecordChild6, // #5 = $r128
/*27845*/         OPC_RecordChild7, // #6 = $da
/*27846*/         OPC_MoveChild, 8,
/*27848*/         OPC_RecordNode, // #7 = $glc
/*27849*/         OPC_MoveParent,
/*27850*/         OPC_MoveChild, 9,
/*27852*/         OPC_RecordNode, // #8 = $slc
/*27853*/         OPC_MoveParent,
/*27854*/         OPC_MoveChild, 10,
/*27856*/         OPC_RecordNode, // #9 = $tfe
/*27857*/         OPC_MoveParent,
/*27858*/         OPC_MoveChild, 11,
/*27860*/         OPC_RecordNode, // #10 = $lwe
/*27861*/         OPC_MoveParent,
/*27862*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27864*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27867*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27870*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27873*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27876*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27879*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27882*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27885*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4993:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27906*/       /*Scope*/ 68, /*->27975*/
/*27907*/         OPC_CheckChild1Type, MVT::v4i32,
/*27909*/         OPC_RecordChild2, // #1 = $rsrc
/*27910*/         OPC_RecordChild3, // #2 = $sampler
/*27911*/         OPC_RecordChild4, // #3 = $dmask
/*27912*/         OPC_RecordChild5, // #4 = $unorm
/*27913*/         OPC_RecordChild6, // #5 = $r128
/*27914*/         OPC_RecordChild7, // #6 = $da
/*27915*/         OPC_MoveChild, 8,
/*27917*/         OPC_RecordNode, // #7 = $glc
/*27918*/         OPC_MoveParent,
/*27919*/         OPC_MoveChild, 9,
/*27921*/         OPC_RecordNode, // #8 = $slc
/*27922*/         OPC_MoveParent,
/*27923*/         OPC_MoveChild, 10,
/*27925*/         OPC_RecordNode, // #9 = $tfe
/*27926*/         OPC_MoveParent,
/*27927*/         OPC_MoveChild, 11,
/*27929*/         OPC_RecordNode, // #10 = $lwe
/*27930*/         OPC_MoveParent,
/*27931*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27933*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27936*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27939*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27942*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27945*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27948*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27951*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27954*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4993:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27975*/       /*Scope*/ 68, /*->28044*/
/*27976*/         OPC_CheckChild1Type, MVT::v8i32,
/*27978*/         OPC_RecordChild2, // #1 = $rsrc
/*27979*/         OPC_RecordChild3, // #2 = $sampler
/*27980*/         OPC_RecordChild4, // #3 = $dmask
/*27981*/         OPC_RecordChild5, // #4 = $unorm
/*27982*/         OPC_RecordChild6, // #5 = $r128
/*27983*/         OPC_RecordChild7, // #6 = $da
/*27984*/         OPC_MoveChild, 8,
/*27986*/         OPC_RecordNode, // #7 = $glc
/*27987*/         OPC_MoveParent,
/*27988*/         OPC_MoveChild, 9,
/*27990*/         OPC_RecordNode, // #8 = $slc
/*27991*/         OPC_MoveParent,
/*27992*/         OPC_MoveChild, 10,
/*27994*/         OPC_RecordNode, // #9 = $tfe
/*27995*/         OPC_MoveParent,
/*27996*/         OPC_MoveChild, 11,
/*27998*/         OPC_RecordNode, // #10 = $lwe
/*27999*/         OPC_MoveParent,
/*28000*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28002*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28005*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28008*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28014*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28017*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28020*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4993:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28044*/       /*Scope*/ 68, /*->28113*/
/*28045*/         OPC_CheckChild1Type, MVT::v16i32,
/*28047*/         OPC_RecordChild2, // #1 = $rsrc
/*28048*/         OPC_RecordChild3, // #2 = $sampler
/*28049*/         OPC_RecordChild4, // #3 = $dmask
/*28050*/         OPC_RecordChild5, // #4 = $unorm
/*28051*/         OPC_RecordChild6, // #5 = $r128
/*28052*/         OPC_RecordChild7, // #6 = $da
/*28053*/         OPC_MoveChild, 8,
/*28055*/         OPC_RecordNode, // #7 = $glc
/*28056*/         OPC_MoveParent,
/*28057*/         OPC_MoveChild, 9,
/*28059*/         OPC_RecordNode, // #8 = $slc
/*28060*/         OPC_MoveParent,
/*28061*/         OPC_MoveChild, 10,
/*28063*/         OPC_RecordNode, // #9 = $tfe
/*28064*/         OPC_MoveParent,
/*28065*/         OPC_MoveChild, 11,
/*28067*/         OPC_RecordNode, // #10 = $lwe
/*28068*/         OPC_MoveParent,
/*28069*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28071*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28074*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28077*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28080*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28083*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28086*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28089*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28092*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4993:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28113*/       0, /*End of Scope*/
/*28114*/     /*Scope*/ 95|128,2/*351*/, /*->28467*/
/*28116*/       OPC_CheckChild0Integer, 108|128,38/*4972*/, 
/*28119*/       OPC_RecordChild1, // #0 = $addr
/*28120*/       OPC_Scope, 68, /*->28190*/ // 5 children in Scope
/*28122*/         OPC_CheckChild1Type, MVT::i32,
/*28124*/         OPC_RecordChild2, // #1 = $rsrc
/*28125*/         OPC_RecordChild3, // #2 = $sampler
/*28126*/         OPC_RecordChild4, // #3 = $dmask
/*28127*/         OPC_RecordChild5, // #4 = $unorm
/*28128*/         OPC_RecordChild6, // #5 = $r128
/*28129*/         OPC_RecordChild7, // #6 = $da
/*28130*/         OPC_MoveChild, 8,
/*28132*/         OPC_RecordNode, // #7 = $glc
/*28133*/         OPC_MoveParent,
/*28134*/         OPC_MoveChild, 9,
/*28136*/         OPC_RecordNode, // #8 = $slc
/*28137*/         OPC_MoveParent,
/*28138*/         OPC_MoveChild, 10,
/*28140*/         OPC_RecordNode, // #9 = $tfe
/*28141*/         OPC_MoveParent,
/*28142*/         OPC_MoveChild, 11,
/*28144*/         OPC_RecordNode, // #10 = $lwe
/*28145*/         OPC_MoveParent,
/*28146*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28148*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28151*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28154*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28157*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28160*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28163*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28166*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28169*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28172*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4972:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28190*/       /*Scope*/ 68, /*->28259*/
/*28191*/         OPC_CheckChild1Type, MVT::v2i32,
/*28193*/         OPC_RecordChild2, // #1 = $rsrc
/*28194*/         OPC_RecordChild3, // #2 = $sampler
/*28195*/         OPC_RecordChild4, // #3 = $dmask
/*28196*/         OPC_RecordChild5, // #4 = $unorm
/*28197*/         OPC_RecordChild6, // #5 = $r128
/*28198*/         OPC_RecordChild7, // #6 = $da
/*28199*/         OPC_MoveChild, 8,
/*28201*/         OPC_RecordNode, // #7 = $glc
/*28202*/         OPC_MoveParent,
/*28203*/         OPC_MoveChild, 9,
/*28205*/         OPC_RecordNode, // #8 = $slc
/*28206*/         OPC_MoveParent,
/*28207*/         OPC_MoveChild, 10,
/*28209*/         OPC_RecordNode, // #9 = $tfe
/*28210*/         OPC_MoveParent,
/*28211*/         OPC_MoveChild, 11,
/*28213*/         OPC_RecordNode, // #10 = $lwe
/*28214*/         OPC_MoveParent,
/*28215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28217*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28220*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28223*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28226*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28229*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28232*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28235*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28238*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4972:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28259*/       /*Scope*/ 68, /*->28328*/
/*28260*/         OPC_CheckChild1Type, MVT::v4i32,
/*28262*/         OPC_RecordChild2, // #1 = $rsrc
/*28263*/         OPC_RecordChild3, // #2 = $sampler
/*28264*/         OPC_RecordChild4, // #3 = $dmask
/*28265*/         OPC_RecordChild5, // #4 = $unorm
/*28266*/         OPC_RecordChild6, // #5 = $r128
/*28267*/         OPC_RecordChild7, // #6 = $da
/*28268*/         OPC_MoveChild, 8,
/*28270*/         OPC_RecordNode, // #7 = $glc
/*28271*/         OPC_MoveParent,
/*28272*/         OPC_MoveChild, 9,
/*28274*/         OPC_RecordNode, // #8 = $slc
/*28275*/         OPC_MoveParent,
/*28276*/         OPC_MoveChild, 10,
/*28278*/         OPC_RecordNode, // #9 = $tfe
/*28279*/         OPC_MoveParent,
/*28280*/         OPC_MoveChild, 11,
/*28282*/         OPC_RecordNode, // #10 = $lwe
/*28283*/         OPC_MoveParent,
/*28284*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28286*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28289*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28292*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28295*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28298*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28301*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28304*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28307*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28310*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4972:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28328*/       /*Scope*/ 68, /*->28397*/
/*28329*/         OPC_CheckChild1Type, MVT::v8i32,
/*28331*/         OPC_RecordChild2, // #1 = $rsrc
/*28332*/         OPC_RecordChild3, // #2 = $sampler
/*28333*/         OPC_RecordChild4, // #3 = $dmask
/*28334*/         OPC_RecordChild5, // #4 = $unorm
/*28335*/         OPC_RecordChild6, // #5 = $r128
/*28336*/         OPC_RecordChild7, // #6 = $da
/*28337*/         OPC_MoveChild, 8,
/*28339*/         OPC_RecordNode, // #7 = $glc
/*28340*/         OPC_MoveParent,
/*28341*/         OPC_MoveChild, 9,
/*28343*/         OPC_RecordNode, // #8 = $slc
/*28344*/         OPC_MoveParent,
/*28345*/         OPC_MoveChild, 10,
/*28347*/         OPC_RecordNode, // #9 = $tfe
/*28348*/         OPC_MoveParent,
/*28349*/         OPC_MoveChild, 11,
/*28351*/         OPC_RecordNode, // #10 = $lwe
/*28352*/         OPC_MoveParent,
/*28353*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28355*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28358*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28361*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28364*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28367*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28370*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28373*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28376*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4972:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28397*/       /*Scope*/ 68, /*->28466*/
/*28398*/         OPC_CheckChild1Type, MVT::v16i32,
/*28400*/         OPC_RecordChild2, // #1 = $rsrc
/*28401*/         OPC_RecordChild3, // #2 = $sampler
/*28402*/         OPC_RecordChild4, // #3 = $dmask
/*28403*/         OPC_RecordChild5, // #4 = $unorm
/*28404*/         OPC_RecordChild6, // #5 = $r128
/*28405*/         OPC_RecordChild7, // #6 = $da
/*28406*/         OPC_MoveChild, 8,
/*28408*/         OPC_RecordNode, // #7 = $glc
/*28409*/         OPC_MoveParent,
/*28410*/         OPC_MoveChild, 9,
/*28412*/         OPC_RecordNode, // #8 = $slc
/*28413*/         OPC_MoveParent,
/*28414*/         OPC_MoveChild, 10,
/*28416*/         OPC_RecordNode, // #9 = $tfe
/*28417*/         OPC_MoveParent,
/*28418*/         OPC_MoveChild, 11,
/*28420*/         OPC_RecordNode, // #10 = $lwe
/*28421*/         OPC_MoveParent,
/*28422*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28424*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28427*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28433*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28436*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28442*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28445*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4972:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28466*/       0, /*End of Scope*/
/*28467*/     /*Scope*/ 95|128,2/*351*/, /*->28820*/
/*28469*/       OPC_CheckChild0Integer, 117|128,38/*4981*/, 
/*28472*/       OPC_RecordChild1, // #0 = $addr
/*28473*/       OPC_Scope, 68, /*->28543*/ // 5 children in Scope
/*28475*/         OPC_CheckChild1Type, MVT::i32,
/*28477*/         OPC_RecordChild2, // #1 = $rsrc
/*28478*/         OPC_RecordChild3, // #2 = $sampler
/*28479*/         OPC_RecordChild4, // #3 = $dmask
/*28480*/         OPC_RecordChild5, // #4 = $unorm
/*28481*/         OPC_RecordChild6, // #5 = $r128
/*28482*/         OPC_RecordChild7, // #6 = $da
/*28483*/         OPC_MoveChild, 8,
/*28485*/         OPC_RecordNode, // #7 = $glc
/*28486*/         OPC_MoveParent,
/*28487*/         OPC_MoveChild, 9,
/*28489*/         OPC_RecordNode, // #8 = $slc
/*28490*/         OPC_MoveParent,
/*28491*/         OPC_MoveChild, 10,
/*28493*/         OPC_RecordNode, // #9 = $tfe
/*28494*/         OPC_MoveParent,
/*28495*/         OPC_MoveChild, 11,
/*28497*/         OPC_RecordNode, // #10 = $lwe
/*28498*/         OPC_MoveParent,
/*28499*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28501*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28504*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28507*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28516*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28519*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28522*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28525*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4981:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28543*/       /*Scope*/ 68, /*->28612*/
/*28544*/         OPC_CheckChild1Type, MVT::v2i32,
/*28546*/         OPC_RecordChild2, // #1 = $rsrc
/*28547*/         OPC_RecordChild3, // #2 = $sampler
/*28548*/         OPC_RecordChild4, // #3 = $dmask
/*28549*/         OPC_RecordChild5, // #4 = $unorm
/*28550*/         OPC_RecordChild6, // #5 = $r128
/*28551*/         OPC_RecordChild7, // #6 = $da
/*28552*/         OPC_MoveChild, 8,
/*28554*/         OPC_RecordNode, // #7 = $glc
/*28555*/         OPC_MoveParent,
/*28556*/         OPC_MoveChild, 9,
/*28558*/         OPC_RecordNode, // #8 = $slc
/*28559*/         OPC_MoveParent,
/*28560*/         OPC_MoveChild, 10,
/*28562*/         OPC_RecordNode, // #9 = $tfe
/*28563*/         OPC_MoveParent,
/*28564*/         OPC_MoveChild, 11,
/*28566*/         OPC_RecordNode, // #10 = $lwe
/*28567*/         OPC_MoveParent,
/*28568*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28570*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28573*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28576*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28579*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28582*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28585*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28588*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4981:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28612*/       /*Scope*/ 68, /*->28681*/
/*28613*/         OPC_CheckChild1Type, MVT::v4i32,
/*28615*/         OPC_RecordChild2, // #1 = $rsrc
/*28616*/         OPC_RecordChild3, // #2 = $sampler
/*28617*/         OPC_RecordChild4, // #3 = $dmask
/*28618*/         OPC_RecordChild5, // #4 = $unorm
/*28619*/         OPC_RecordChild6, // #5 = $r128
/*28620*/         OPC_RecordChild7, // #6 = $da
/*28621*/         OPC_MoveChild, 8,
/*28623*/         OPC_RecordNode, // #7 = $glc
/*28624*/         OPC_MoveParent,
/*28625*/         OPC_MoveChild, 9,
/*28627*/         OPC_RecordNode, // #8 = $slc
/*28628*/         OPC_MoveParent,
/*28629*/         OPC_MoveChild, 10,
/*28631*/         OPC_RecordNode, // #9 = $tfe
/*28632*/         OPC_MoveParent,
/*28633*/         OPC_MoveChild, 11,
/*28635*/         OPC_RecordNode, // #10 = $lwe
/*28636*/         OPC_MoveParent,
/*28637*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28639*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28642*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28645*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28648*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28651*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28654*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28657*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28660*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28663*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4981:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28681*/       /*Scope*/ 68, /*->28750*/
/*28682*/         OPC_CheckChild1Type, MVT::v8i32,
/*28684*/         OPC_RecordChild2, // #1 = $rsrc
/*28685*/         OPC_RecordChild3, // #2 = $sampler
/*28686*/         OPC_RecordChild4, // #3 = $dmask
/*28687*/         OPC_RecordChild5, // #4 = $unorm
/*28688*/         OPC_RecordChild6, // #5 = $r128
/*28689*/         OPC_RecordChild7, // #6 = $da
/*28690*/         OPC_MoveChild, 8,
/*28692*/         OPC_RecordNode, // #7 = $glc
/*28693*/         OPC_MoveParent,
/*28694*/         OPC_MoveChild, 9,
/*28696*/         OPC_RecordNode, // #8 = $slc
/*28697*/         OPC_MoveParent,
/*28698*/         OPC_MoveChild, 10,
/*28700*/         OPC_RecordNode, // #9 = $tfe
/*28701*/         OPC_MoveParent,
/*28702*/         OPC_MoveChild, 11,
/*28704*/         OPC_RecordNode, // #10 = $lwe
/*28705*/         OPC_MoveParent,
/*28706*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28708*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28711*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28714*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28717*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28720*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28723*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28726*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28729*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4981:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28750*/       /*Scope*/ 68, /*->28819*/
/*28751*/         OPC_CheckChild1Type, MVT::v16i32,
/*28753*/         OPC_RecordChild2, // #1 = $rsrc
/*28754*/         OPC_RecordChild3, // #2 = $sampler
/*28755*/         OPC_RecordChild4, // #3 = $dmask
/*28756*/         OPC_RecordChild5, // #4 = $unorm
/*28757*/         OPC_RecordChild6, // #5 = $r128
/*28758*/         OPC_RecordChild7, // #6 = $da
/*28759*/         OPC_MoveChild, 8,
/*28761*/         OPC_RecordNode, // #7 = $glc
/*28762*/         OPC_MoveParent,
/*28763*/         OPC_MoveChild, 9,
/*28765*/         OPC_RecordNode, // #8 = $slc
/*28766*/         OPC_MoveParent,
/*28767*/         OPC_MoveChild, 10,
/*28769*/         OPC_RecordNode, // #9 = $tfe
/*28770*/         OPC_MoveParent,
/*28771*/         OPC_MoveChild, 11,
/*28773*/         OPC_RecordNode, // #10 = $lwe
/*28774*/         OPC_MoveParent,
/*28775*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28777*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28780*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28783*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28786*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28789*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28792*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28795*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4981:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28819*/       0, /*End of Scope*/
/*28820*/     /*Scope*/ 95|128,2/*351*/, /*->29173*/
/*28822*/       OPC_CheckChild0Integer, 119|128,38/*4983*/, 
/*28825*/       OPC_RecordChild1, // #0 = $addr
/*28826*/       OPC_Scope, 68, /*->28896*/ // 5 children in Scope
/*28828*/         OPC_CheckChild1Type, MVT::i32,
/*28830*/         OPC_RecordChild2, // #1 = $rsrc
/*28831*/         OPC_RecordChild3, // #2 = $sampler
/*28832*/         OPC_RecordChild4, // #3 = $dmask
/*28833*/         OPC_RecordChild5, // #4 = $unorm
/*28834*/         OPC_RecordChild6, // #5 = $r128
/*28835*/         OPC_RecordChild7, // #6 = $da
/*28836*/         OPC_MoveChild, 8,
/*28838*/         OPC_RecordNode, // #7 = $glc
/*28839*/         OPC_MoveParent,
/*28840*/         OPC_MoveChild, 9,
/*28842*/         OPC_RecordNode, // #8 = $slc
/*28843*/         OPC_MoveParent,
/*28844*/         OPC_MoveChild, 10,
/*28846*/         OPC_RecordNode, // #9 = $tfe
/*28847*/         OPC_MoveParent,
/*28848*/         OPC_MoveChild, 11,
/*28850*/         OPC_RecordNode, // #10 = $lwe
/*28851*/         OPC_MoveParent,
/*28852*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28854*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28857*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28860*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28863*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28866*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28869*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28872*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28875*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28878*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4983:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28896*/       /*Scope*/ 68, /*->28965*/
/*28897*/         OPC_CheckChild1Type, MVT::v2i32,
/*28899*/         OPC_RecordChild2, // #1 = $rsrc
/*28900*/         OPC_RecordChild3, // #2 = $sampler
/*28901*/         OPC_RecordChild4, // #3 = $dmask
/*28902*/         OPC_RecordChild5, // #4 = $unorm
/*28903*/         OPC_RecordChild6, // #5 = $r128
/*28904*/         OPC_RecordChild7, // #6 = $da
/*28905*/         OPC_MoveChild, 8,
/*28907*/         OPC_RecordNode, // #7 = $glc
/*28908*/         OPC_MoveParent,
/*28909*/         OPC_MoveChild, 9,
/*28911*/         OPC_RecordNode, // #8 = $slc
/*28912*/         OPC_MoveParent,
/*28913*/         OPC_MoveChild, 10,
/*28915*/         OPC_RecordNode, // #9 = $tfe
/*28916*/         OPC_MoveParent,
/*28917*/         OPC_MoveChild, 11,
/*28919*/         OPC_RecordNode, // #10 = $lwe
/*28920*/         OPC_MoveParent,
/*28921*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28923*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28926*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28929*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28932*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28935*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28938*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28941*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28944*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4983:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28965*/       /*Scope*/ 68, /*->29034*/
/*28966*/         OPC_CheckChild1Type, MVT::v4i32,
/*28968*/         OPC_RecordChild2, // #1 = $rsrc
/*28969*/         OPC_RecordChild3, // #2 = $sampler
/*28970*/         OPC_RecordChild4, // #3 = $dmask
/*28971*/         OPC_RecordChild5, // #4 = $unorm
/*28972*/         OPC_RecordChild6, // #5 = $r128
/*28973*/         OPC_RecordChild7, // #6 = $da
/*28974*/         OPC_MoveChild, 8,
/*28976*/         OPC_RecordNode, // #7 = $glc
/*28977*/         OPC_MoveParent,
/*28978*/         OPC_MoveChild, 9,
/*28980*/         OPC_RecordNode, // #8 = $slc
/*28981*/         OPC_MoveParent,
/*28982*/         OPC_MoveChild, 10,
/*28984*/         OPC_RecordNode, // #9 = $tfe
/*28985*/         OPC_MoveParent,
/*28986*/         OPC_MoveChild, 11,
/*28988*/         OPC_RecordNode, // #10 = $lwe
/*28989*/         OPC_MoveParent,
/*28990*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28992*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28995*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28998*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29001*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29004*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29007*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29010*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29013*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29016*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4983:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29034*/       /*Scope*/ 68, /*->29103*/
/*29035*/         OPC_CheckChild1Type, MVT::v8i32,
/*29037*/         OPC_RecordChild2, // #1 = $rsrc
/*29038*/         OPC_RecordChild3, // #2 = $sampler
/*29039*/         OPC_RecordChild4, // #3 = $dmask
/*29040*/         OPC_RecordChild5, // #4 = $unorm
/*29041*/         OPC_RecordChild6, // #5 = $r128
/*29042*/         OPC_RecordChild7, // #6 = $da
/*29043*/         OPC_MoveChild, 8,
/*29045*/         OPC_RecordNode, // #7 = $glc
/*29046*/         OPC_MoveParent,
/*29047*/         OPC_MoveChild, 9,
/*29049*/         OPC_RecordNode, // #8 = $slc
/*29050*/         OPC_MoveParent,
/*29051*/         OPC_MoveChild, 10,
/*29053*/         OPC_RecordNode, // #9 = $tfe
/*29054*/         OPC_MoveParent,
/*29055*/         OPC_MoveChild, 11,
/*29057*/         OPC_RecordNode, // #10 = $lwe
/*29058*/         OPC_MoveParent,
/*29059*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29061*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29064*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29067*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29070*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29073*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29076*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29079*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29082*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29085*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4983:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29103*/       /*Scope*/ 68, /*->29172*/
/*29104*/         OPC_CheckChild1Type, MVT::v16i32,
/*29106*/         OPC_RecordChild2, // #1 = $rsrc
/*29107*/         OPC_RecordChild3, // #2 = $sampler
/*29108*/         OPC_RecordChild4, // #3 = $dmask
/*29109*/         OPC_RecordChild5, // #4 = $unorm
/*29110*/         OPC_RecordChild6, // #5 = $r128
/*29111*/         OPC_RecordChild7, // #6 = $da
/*29112*/         OPC_MoveChild, 8,
/*29114*/         OPC_RecordNode, // #7 = $glc
/*29115*/         OPC_MoveParent,
/*29116*/         OPC_MoveChild, 9,
/*29118*/         OPC_RecordNode, // #8 = $slc
/*29119*/         OPC_MoveParent,
/*29120*/         OPC_MoveChild, 10,
/*29122*/         OPC_RecordNode, // #9 = $tfe
/*29123*/         OPC_MoveParent,
/*29124*/         OPC_MoveChild, 11,
/*29126*/         OPC_RecordNode, // #10 = $lwe
/*29127*/         OPC_MoveParent,
/*29128*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29130*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29133*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29136*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29139*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29142*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29145*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29148*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29151*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29154*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4983:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29172*/       0, /*End of Scope*/
/*29173*/     /*Scope*/ 95|128,2/*351*/, /*->29526*/
/*29175*/       OPC_CheckChild0Integer, 120|128,38/*4984*/, 
/*29178*/       OPC_RecordChild1, // #0 = $addr
/*29179*/       OPC_Scope, 68, /*->29249*/ // 5 children in Scope
/*29181*/         OPC_CheckChild1Type, MVT::i32,
/*29183*/         OPC_RecordChild2, // #1 = $rsrc
/*29184*/         OPC_RecordChild3, // #2 = $sampler
/*29185*/         OPC_RecordChild4, // #3 = $dmask
/*29186*/         OPC_RecordChild5, // #4 = $unorm
/*29187*/         OPC_RecordChild6, // #5 = $r128
/*29188*/         OPC_RecordChild7, // #6 = $da
/*29189*/         OPC_MoveChild, 8,
/*29191*/         OPC_RecordNode, // #7 = $glc
/*29192*/         OPC_MoveParent,
/*29193*/         OPC_MoveChild, 9,
/*29195*/         OPC_RecordNode, // #8 = $slc
/*29196*/         OPC_MoveParent,
/*29197*/         OPC_MoveChild, 10,
/*29199*/         OPC_RecordNode, // #9 = $tfe
/*29200*/         OPC_MoveParent,
/*29201*/         OPC_MoveChild, 11,
/*29203*/         OPC_RecordNode, // #10 = $lwe
/*29204*/         OPC_MoveParent,
/*29205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29207*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29210*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29213*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29216*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29219*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29222*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29225*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29228*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29231*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4984:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29249*/       /*Scope*/ 68, /*->29318*/
/*29250*/         OPC_CheckChild1Type, MVT::v2i32,
/*29252*/         OPC_RecordChild2, // #1 = $rsrc
/*29253*/         OPC_RecordChild3, // #2 = $sampler
/*29254*/         OPC_RecordChild4, // #3 = $dmask
/*29255*/         OPC_RecordChild5, // #4 = $unorm
/*29256*/         OPC_RecordChild6, // #5 = $r128
/*29257*/         OPC_RecordChild7, // #6 = $da
/*29258*/         OPC_MoveChild, 8,
/*29260*/         OPC_RecordNode, // #7 = $glc
/*29261*/         OPC_MoveParent,
/*29262*/         OPC_MoveChild, 9,
/*29264*/         OPC_RecordNode, // #8 = $slc
/*29265*/         OPC_MoveParent,
/*29266*/         OPC_MoveChild, 10,
/*29268*/         OPC_RecordNode, // #9 = $tfe
/*29269*/         OPC_MoveParent,
/*29270*/         OPC_MoveChild, 11,
/*29272*/         OPC_RecordNode, // #10 = $lwe
/*29273*/         OPC_MoveParent,
/*29274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29276*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29279*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29282*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29285*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29288*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29291*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29294*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29297*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29300*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4984:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29318*/       /*Scope*/ 68, /*->29387*/
/*29319*/         OPC_CheckChild1Type, MVT::v4i32,
/*29321*/         OPC_RecordChild2, // #1 = $rsrc
/*29322*/         OPC_RecordChild3, // #2 = $sampler
/*29323*/         OPC_RecordChild4, // #3 = $dmask
/*29324*/         OPC_RecordChild5, // #4 = $unorm
/*29325*/         OPC_RecordChild6, // #5 = $r128
/*29326*/         OPC_RecordChild7, // #6 = $da
/*29327*/         OPC_MoveChild, 8,
/*29329*/         OPC_RecordNode, // #7 = $glc
/*29330*/         OPC_MoveParent,
/*29331*/         OPC_MoveChild, 9,
/*29333*/         OPC_RecordNode, // #8 = $slc
/*29334*/         OPC_MoveParent,
/*29335*/         OPC_MoveChild, 10,
/*29337*/         OPC_RecordNode, // #9 = $tfe
/*29338*/         OPC_MoveParent,
/*29339*/         OPC_MoveChild, 11,
/*29341*/         OPC_RecordNode, // #10 = $lwe
/*29342*/         OPC_MoveParent,
/*29343*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29345*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29348*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29351*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29354*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29357*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29360*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29363*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29366*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29369*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4984:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29387*/       /*Scope*/ 68, /*->29456*/
/*29388*/         OPC_CheckChild1Type, MVT::v8i32,
/*29390*/         OPC_RecordChild2, // #1 = $rsrc
/*29391*/         OPC_RecordChild3, // #2 = $sampler
/*29392*/         OPC_RecordChild4, // #3 = $dmask
/*29393*/         OPC_RecordChild5, // #4 = $unorm
/*29394*/         OPC_RecordChild6, // #5 = $r128
/*29395*/         OPC_RecordChild7, // #6 = $da
/*29396*/         OPC_MoveChild, 8,
/*29398*/         OPC_RecordNode, // #7 = $glc
/*29399*/         OPC_MoveParent,
/*29400*/         OPC_MoveChild, 9,
/*29402*/         OPC_RecordNode, // #8 = $slc
/*29403*/         OPC_MoveParent,
/*29404*/         OPC_MoveChild, 10,
/*29406*/         OPC_RecordNode, // #9 = $tfe
/*29407*/         OPC_MoveParent,
/*29408*/         OPC_MoveChild, 11,
/*29410*/         OPC_RecordNode, // #10 = $lwe
/*29411*/         OPC_MoveParent,
/*29412*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29414*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29417*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29420*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29423*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29426*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29429*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29432*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29435*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29438*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4984:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29456*/       /*Scope*/ 68, /*->29525*/
/*29457*/         OPC_CheckChild1Type, MVT::v16i32,
/*29459*/         OPC_RecordChild2, // #1 = $rsrc
/*29460*/         OPC_RecordChild3, // #2 = $sampler
/*29461*/         OPC_RecordChild4, // #3 = $dmask
/*29462*/         OPC_RecordChild5, // #4 = $unorm
/*29463*/         OPC_RecordChild6, // #5 = $r128
/*29464*/         OPC_RecordChild7, // #6 = $da
/*29465*/         OPC_MoveChild, 8,
/*29467*/         OPC_RecordNode, // #7 = $glc
/*29468*/         OPC_MoveParent,
/*29469*/         OPC_MoveChild, 9,
/*29471*/         OPC_RecordNode, // #8 = $slc
/*29472*/         OPC_MoveParent,
/*29473*/         OPC_MoveChild, 10,
/*29475*/         OPC_RecordNode, // #9 = $tfe
/*29476*/         OPC_MoveParent,
/*29477*/         OPC_MoveChild, 11,
/*29479*/         OPC_RecordNode, // #10 = $lwe
/*29480*/         OPC_MoveParent,
/*29481*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29483*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29486*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29489*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29492*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29495*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29498*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29501*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4984:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29525*/       0, /*End of Scope*/
/*29526*/     /*Scope*/ 95|128,2/*351*/, /*->29879*/
/*29528*/       OPC_CheckChild0Integer, 123|128,38/*4987*/, 
/*29531*/       OPC_RecordChild1, // #0 = $addr
/*29532*/       OPC_Scope, 68, /*->29602*/ // 5 children in Scope
/*29534*/         OPC_CheckChild1Type, MVT::i32,
/*29536*/         OPC_RecordChild2, // #1 = $rsrc
/*29537*/         OPC_RecordChild3, // #2 = $sampler
/*29538*/         OPC_RecordChild4, // #3 = $dmask
/*29539*/         OPC_RecordChild5, // #4 = $unorm
/*29540*/         OPC_RecordChild6, // #5 = $r128
/*29541*/         OPC_RecordChild7, // #6 = $da
/*29542*/         OPC_MoveChild, 8,
/*29544*/         OPC_RecordNode, // #7 = $glc
/*29545*/         OPC_MoveParent,
/*29546*/         OPC_MoveChild, 9,
/*29548*/         OPC_RecordNode, // #8 = $slc
/*29549*/         OPC_MoveParent,
/*29550*/         OPC_MoveChild, 10,
/*29552*/         OPC_RecordNode, // #9 = $tfe
/*29553*/         OPC_MoveParent,
/*29554*/         OPC_MoveChild, 11,
/*29556*/         OPC_RecordNode, // #10 = $lwe
/*29557*/         OPC_MoveParent,
/*29558*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29560*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29563*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29566*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29569*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29572*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29575*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29578*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29581*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4987:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29602*/       /*Scope*/ 68, /*->29671*/
/*29603*/         OPC_CheckChild1Type, MVT::v2i32,
/*29605*/         OPC_RecordChild2, // #1 = $rsrc
/*29606*/         OPC_RecordChild3, // #2 = $sampler
/*29607*/         OPC_RecordChild4, // #3 = $dmask
/*29608*/         OPC_RecordChild5, // #4 = $unorm
/*29609*/         OPC_RecordChild6, // #5 = $r128
/*29610*/         OPC_RecordChild7, // #6 = $da
/*29611*/         OPC_MoveChild, 8,
/*29613*/         OPC_RecordNode, // #7 = $glc
/*29614*/         OPC_MoveParent,
/*29615*/         OPC_MoveChild, 9,
/*29617*/         OPC_RecordNode, // #8 = $slc
/*29618*/         OPC_MoveParent,
/*29619*/         OPC_MoveChild, 10,
/*29621*/         OPC_RecordNode, // #9 = $tfe
/*29622*/         OPC_MoveParent,
/*29623*/         OPC_MoveChild, 11,
/*29625*/         OPC_RecordNode, // #10 = $lwe
/*29626*/         OPC_MoveParent,
/*29627*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29629*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29632*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29635*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29638*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29641*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29644*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29647*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29650*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4987:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29671*/       /*Scope*/ 68, /*->29740*/
/*29672*/         OPC_CheckChild1Type, MVT::v4i32,
/*29674*/         OPC_RecordChild2, // #1 = $rsrc
/*29675*/         OPC_RecordChild3, // #2 = $sampler
/*29676*/         OPC_RecordChild4, // #3 = $dmask
/*29677*/         OPC_RecordChild5, // #4 = $unorm
/*29678*/         OPC_RecordChild6, // #5 = $r128
/*29679*/         OPC_RecordChild7, // #6 = $da
/*29680*/         OPC_MoveChild, 8,
/*29682*/         OPC_RecordNode, // #7 = $glc
/*29683*/         OPC_MoveParent,
/*29684*/         OPC_MoveChild, 9,
/*29686*/         OPC_RecordNode, // #8 = $slc
/*29687*/         OPC_MoveParent,
/*29688*/         OPC_MoveChild, 10,
/*29690*/         OPC_RecordNode, // #9 = $tfe
/*29691*/         OPC_MoveParent,
/*29692*/         OPC_MoveChild, 11,
/*29694*/         OPC_RecordNode, // #10 = $lwe
/*29695*/         OPC_MoveParent,
/*29696*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29698*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29701*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29704*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29707*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29710*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29713*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29716*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29719*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29722*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4987:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29740*/       /*Scope*/ 68, /*->29809*/
/*29741*/         OPC_CheckChild1Type, MVT::v8i32,
/*29743*/         OPC_RecordChild2, // #1 = $rsrc
/*29744*/         OPC_RecordChild3, // #2 = $sampler
/*29745*/         OPC_RecordChild4, // #3 = $dmask
/*29746*/         OPC_RecordChild5, // #4 = $unorm
/*29747*/         OPC_RecordChild6, // #5 = $r128
/*29748*/         OPC_RecordChild7, // #6 = $da
/*29749*/         OPC_MoveChild, 8,
/*29751*/         OPC_RecordNode, // #7 = $glc
/*29752*/         OPC_MoveParent,
/*29753*/         OPC_MoveChild, 9,
/*29755*/         OPC_RecordNode, // #8 = $slc
/*29756*/         OPC_MoveParent,
/*29757*/         OPC_MoveChild, 10,
/*29759*/         OPC_RecordNode, // #9 = $tfe
/*29760*/         OPC_MoveParent,
/*29761*/         OPC_MoveChild, 11,
/*29763*/         OPC_RecordNode, // #10 = $lwe
/*29764*/         OPC_MoveParent,
/*29765*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29767*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29770*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29773*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29776*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29779*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29782*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29785*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29788*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29791*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4987:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29809*/       /*Scope*/ 68, /*->29878*/
/*29810*/         OPC_CheckChild1Type, MVT::v16i32,
/*29812*/         OPC_RecordChild2, // #1 = $rsrc
/*29813*/         OPC_RecordChild3, // #2 = $sampler
/*29814*/         OPC_RecordChild4, // #3 = $dmask
/*29815*/         OPC_RecordChild5, // #4 = $unorm
/*29816*/         OPC_RecordChild6, // #5 = $r128
/*29817*/         OPC_RecordChild7, // #6 = $da
/*29818*/         OPC_MoveChild, 8,
/*29820*/         OPC_RecordNode, // #7 = $glc
/*29821*/         OPC_MoveParent,
/*29822*/         OPC_MoveChild, 9,
/*29824*/         OPC_RecordNode, // #8 = $slc
/*29825*/         OPC_MoveParent,
/*29826*/         OPC_MoveChild, 10,
/*29828*/         OPC_RecordNode, // #9 = $tfe
/*29829*/         OPC_MoveParent,
/*29830*/         OPC_MoveChild, 11,
/*29832*/         OPC_RecordNode, // #10 = $lwe
/*29833*/         OPC_MoveParent,
/*29834*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29836*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29839*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29842*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29845*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29848*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29851*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29854*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29857*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4987:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29878*/       0, /*End of Scope*/
/*29879*/     /*Scope*/ 95|128,2/*351*/, /*->30232*/
/*29881*/       OPC_CheckChild0Integer, 109|128,38/*4973*/, 
/*29884*/       OPC_RecordChild1, // #0 = $addr
/*29885*/       OPC_Scope, 68, /*->29955*/ // 5 children in Scope
/*29887*/         OPC_CheckChild1Type, MVT::i32,
/*29889*/         OPC_RecordChild2, // #1 = $rsrc
/*29890*/         OPC_RecordChild3, // #2 = $sampler
/*29891*/         OPC_RecordChild4, // #3 = $dmask
/*29892*/         OPC_RecordChild5, // #4 = $unorm
/*29893*/         OPC_RecordChild6, // #5 = $r128
/*29894*/         OPC_RecordChild7, // #6 = $da
/*29895*/         OPC_MoveChild, 8,
/*29897*/         OPC_RecordNode, // #7 = $glc
/*29898*/         OPC_MoveParent,
/*29899*/         OPC_MoveChild, 9,
/*29901*/         OPC_RecordNode, // #8 = $slc
/*29902*/         OPC_MoveParent,
/*29903*/         OPC_MoveChild, 10,
/*29905*/         OPC_RecordNode, // #9 = $tfe
/*29906*/         OPC_MoveParent,
/*29907*/         OPC_MoveChild, 11,
/*29909*/         OPC_RecordNode, // #10 = $lwe
/*29910*/         OPC_MoveParent,
/*29911*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29913*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29916*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29919*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29922*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29925*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29928*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29931*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29934*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4973:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29955*/       /*Scope*/ 68, /*->30024*/
/*29956*/         OPC_CheckChild1Type, MVT::v2i32,
/*29958*/         OPC_RecordChild2, // #1 = $rsrc
/*29959*/         OPC_RecordChild3, // #2 = $sampler
/*29960*/         OPC_RecordChild4, // #3 = $dmask
/*29961*/         OPC_RecordChild5, // #4 = $unorm
/*29962*/         OPC_RecordChild6, // #5 = $r128
/*29963*/         OPC_RecordChild7, // #6 = $da
/*29964*/         OPC_MoveChild, 8,
/*29966*/         OPC_RecordNode, // #7 = $glc
/*29967*/         OPC_MoveParent,
/*29968*/         OPC_MoveChild, 9,
/*29970*/         OPC_RecordNode, // #8 = $slc
/*29971*/         OPC_MoveParent,
/*29972*/         OPC_MoveChild, 10,
/*29974*/         OPC_RecordNode, // #9 = $tfe
/*29975*/         OPC_MoveParent,
/*29976*/         OPC_MoveChild, 11,
/*29978*/         OPC_RecordNode, // #10 = $lwe
/*29979*/         OPC_MoveParent,
/*29980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29982*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29985*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29988*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29991*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29994*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29997*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30000*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30003*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4973:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30024*/       /*Scope*/ 68, /*->30093*/
/*30025*/         OPC_CheckChild1Type, MVT::v4i32,
/*30027*/         OPC_RecordChild2, // #1 = $rsrc
/*30028*/         OPC_RecordChild3, // #2 = $sampler
/*30029*/         OPC_RecordChild4, // #3 = $dmask
/*30030*/         OPC_RecordChild5, // #4 = $unorm
/*30031*/         OPC_RecordChild6, // #5 = $r128
/*30032*/         OPC_RecordChild7, // #6 = $da
/*30033*/         OPC_MoveChild, 8,
/*30035*/         OPC_RecordNode, // #7 = $glc
/*30036*/         OPC_MoveParent,
/*30037*/         OPC_MoveChild, 9,
/*30039*/         OPC_RecordNode, // #8 = $slc
/*30040*/         OPC_MoveParent,
/*30041*/         OPC_MoveChild, 10,
/*30043*/         OPC_RecordNode, // #9 = $tfe
/*30044*/         OPC_MoveParent,
/*30045*/         OPC_MoveChild, 11,
/*30047*/         OPC_RecordNode, // #10 = $lwe
/*30048*/         OPC_MoveParent,
/*30049*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30051*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30054*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30057*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30060*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30063*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30066*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30069*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30072*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30075*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4973:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30093*/       /*Scope*/ 68, /*->30162*/
/*30094*/         OPC_CheckChild1Type, MVT::v8i32,
/*30096*/         OPC_RecordChild2, // #1 = $rsrc
/*30097*/         OPC_RecordChild3, // #2 = $sampler
/*30098*/         OPC_RecordChild4, // #3 = $dmask
/*30099*/         OPC_RecordChild5, // #4 = $unorm
/*30100*/         OPC_RecordChild6, // #5 = $r128
/*30101*/         OPC_RecordChild7, // #6 = $da
/*30102*/         OPC_MoveChild, 8,
/*30104*/         OPC_RecordNode, // #7 = $glc
/*30105*/         OPC_MoveParent,
/*30106*/         OPC_MoveChild, 9,
/*30108*/         OPC_RecordNode, // #8 = $slc
/*30109*/         OPC_MoveParent,
/*30110*/         OPC_MoveChild, 10,
/*30112*/         OPC_RecordNode, // #9 = $tfe
/*30113*/         OPC_MoveParent,
/*30114*/         OPC_MoveChild, 11,
/*30116*/         OPC_RecordNode, // #10 = $lwe
/*30117*/         OPC_MoveParent,
/*30118*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30120*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30123*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30126*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30129*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30132*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30135*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30138*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30141*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30144*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4973:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30162*/       /*Scope*/ 68, /*->30231*/
/*30163*/         OPC_CheckChild1Type, MVT::v16i32,
/*30165*/         OPC_RecordChild2, // #1 = $rsrc
/*30166*/         OPC_RecordChild3, // #2 = $sampler
/*30167*/         OPC_RecordChild4, // #3 = $dmask
/*30168*/         OPC_RecordChild5, // #4 = $unorm
/*30169*/         OPC_RecordChild6, // #5 = $r128
/*30170*/         OPC_RecordChild7, // #6 = $da
/*30171*/         OPC_MoveChild, 8,
/*30173*/         OPC_RecordNode, // #7 = $glc
/*30174*/         OPC_MoveParent,
/*30175*/         OPC_MoveChild, 9,
/*30177*/         OPC_RecordNode, // #8 = $slc
/*30178*/         OPC_MoveParent,
/*30179*/         OPC_MoveChild, 10,
/*30181*/         OPC_RecordNode, // #9 = $tfe
/*30182*/         OPC_MoveParent,
/*30183*/         OPC_MoveChild, 11,
/*30185*/         OPC_RecordNode, // #10 = $lwe
/*30186*/         OPC_MoveParent,
/*30187*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30189*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30192*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30195*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30198*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30201*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30204*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30207*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30210*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4973:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30231*/       0, /*End of Scope*/
/*30232*/     /*Scope*/ 95|128,2/*351*/, /*->30585*/
/*30234*/       OPC_CheckChild0Integer, 110|128,38/*4974*/, 
/*30237*/       OPC_RecordChild1, // #0 = $addr
/*30238*/       OPC_Scope, 68, /*->30308*/ // 5 children in Scope
/*30240*/         OPC_CheckChild1Type, MVT::i32,
/*30242*/         OPC_RecordChild2, // #1 = $rsrc
/*30243*/         OPC_RecordChild3, // #2 = $sampler
/*30244*/         OPC_RecordChild4, // #3 = $dmask
/*30245*/         OPC_RecordChild5, // #4 = $unorm
/*30246*/         OPC_RecordChild6, // #5 = $r128
/*30247*/         OPC_RecordChild7, // #6 = $da
/*30248*/         OPC_MoveChild, 8,
/*30250*/         OPC_RecordNode, // #7 = $glc
/*30251*/         OPC_MoveParent,
/*30252*/         OPC_MoveChild, 9,
/*30254*/         OPC_RecordNode, // #8 = $slc
/*30255*/         OPC_MoveParent,
/*30256*/         OPC_MoveChild, 10,
/*30258*/         OPC_RecordNode, // #9 = $tfe
/*30259*/         OPC_MoveParent,
/*30260*/         OPC_MoveChild, 11,
/*30262*/         OPC_RecordNode, // #10 = $lwe
/*30263*/         OPC_MoveParent,
/*30264*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30266*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30269*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30272*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30275*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30278*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30281*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30284*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30287*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30290*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4974:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30308*/       /*Scope*/ 68, /*->30377*/
/*30309*/         OPC_CheckChild1Type, MVT::v2i32,
/*30311*/         OPC_RecordChild2, // #1 = $rsrc
/*30312*/         OPC_RecordChild3, // #2 = $sampler
/*30313*/         OPC_RecordChild4, // #3 = $dmask
/*30314*/         OPC_RecordChild5, // #4 = $unorm
/*30315*/         OPC_RecordChild6, // #5 = $r128
/*30316*/         OPC_RecordChild7, // #6 = $da
/*30317*/         OPC_MoveChild, 8,
/*30319*/         OPC_RecordNode, // #7 = $glc
/*30320*/         OPC_MoveParent,
/*30321*/         OPC_MoveChild, 9,
/*30323*/         OPC_RecordNode, // #8 = $slc
/*30324*/         OPC_MoveParent,
/*30325*/         OPC_MoveChild, 10,
/*30327*/         OPC_RecordNode, // #9 = $tfe
/*30328*/         OPC_MoveParent,
/*30329*/         OPC_MoveChild, 11,
/*30331*/         OPC_RecordNode, // #10 = $lwe
/*30332*/         OPC_MoveParent,
/*30333*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30335*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30338*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30341*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30344*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30347*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30350*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30353*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30356*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30359*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4974:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30377*/       /*Scope*/ 68, /*->30446*/
/*30378*/         OPC_CheckChild1Type, MVT::v4i32,
/*30380*/         OPC_RecordChild2, // #1 = $rsrc
/*30381*/         OPC_RecordChild3, // #2 = $sampler
/*30382*/         OPC_RecordChild4, // #3 = $dmask
/*30383*/         OPC_RecordChild5, // #4 = $unorm
/*30384*/         OPC_RecordChild6, // #5 = $r128
/*30385*/         OPC_RecordChild7, // #6 = $da
/*30386*/         OPC_MoveChild, 8,
/*30388*/         OPC_RecordNode, // #7 = $glc
/*30389*/         OPC_MoveParent,
/*30390*/         OPC_MoveChild, 9,
/*30392*/         OPC_RecordNode, // #8 = $slc
/*30393*/         OPC_MoveParent,
/*30394*/         OPC_MoveChild, 10,
/*30396*/         OPC_RecordNode, // #9 = $tfe
/*30397*/         OPC_MoveParent,
/*30398*/         OPC_MoveChild, 11,
/*30400*/         OPC_RecordNode, // #10 = $lwe
/*30401*/         OPC_MoveParent,
/*30402*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30404*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30407*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30410*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30413*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30416*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30419*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30422*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30425*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4974:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30446*/       /*Scope*/ 68, /*->30515*/
/*30447*/         OPC_CheckChild1Type, MVT::v8i32,
/*30449*/         OPC_RecordChild2, // #1 = $rsrc
/*30450*/         OPC_RecordChild3, // #2 = $sampler
/*30451*/         OPC_RecordChild4, // #3 = $dmask
/*30452*/         OPC_RecordChild5, // #4 = $unorm
/*30453*/         OPC_RecordChild6, // #5 = $r128
/*30454*/         OPC_RecordChild7, // #6 = $da
/*30455*/         OPC_MoveChild, 8,
/*30457*/         OPC_RecordNode, // #7 = $glc
/*30458*/         OPC_MoveParent,
/*30459*/         OPC_MoveChild, 9,
/*30461*/         OPC_RecordNode, // #8 = $slc
/*30462*/         OPC_MoveParent,
/*30463*/         OPC_MoveChild, 10,
/*30465*/         OPC_RecordNode, // #9 = $tfe
/*30466*/         OPC_MoveParent,
/*30467*/         OPC_MoveChild, 11,
/*30469*/         OPC_RecordNode, // #10 = $lwe
/*30470*/         OPC_MoveParent,
/*30471*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30473*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30476*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30479*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30482*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30485*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30488*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30491*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30494*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4974:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30515*/       /*Scope*/ 68, /*->30584*/
/*30516*/         OPC_CheckChild1Type, MVT::v16i32,
/*30518*/         OPC_RecordChild2, // #1 = $rsrc
/*30519*/         OPC_RecordChild3, // #2 = $sampler
/*30520*/         OPC_RecordChild4, // #3 = $dmask
/*30521*/         OPC_RecordChild5, // #4 = $unorm
/*30522*/         OPC_RecordChild6, // #5 = $r128
/*30523*/         OPC_RecordChild7, // #6 = $da
/*30524*/         OPC_MoveChild, 8,
/*30526*/         OPC_RecordNode, // #7 = $glc
/*30527*/         OPC_MoveParent,
/*30528*/         OPC_MoveChild, 9,
/*30530*/         OPC_RecordNode, // #8 = $slc
/*30531*/         OPC_MoveParent,
/*30532*/         OPC_MoveChild, 10,
/*30534*/         OPC_RecordNode, // #9 = $tfe
/*30535*/         OPC_MoveParent,
/*30536*/         OPC_MoveChild, 11,
/*30538*/         OPC_RecordNode, // #10 = $lwe
/*30539*/         OPC_MoveParent,
/*30540*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30542*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30545*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30548*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30554*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30557*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30560*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4974:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30584*/       0, /*End of Scope*/
/*30585*/     /*Scope*/ 95|128,2/*351*/, /*->30938*/
/*30587*/       OPC_CheckChild0Integer, 125|128,38/*4989*/, 
/*30590*/       OPC_RecordChild1, // #0 = $addr
/*30591*/       OPC_Scope, 68, /*->30661*/ // 5 children in Scope
/*30593*/         OPC_CheckChild1Type, MVT::i32,
/*30595*/         OPC_RecordChild2, // #1 = $rsrc
/*30596*/         OPC_RecordChild3, // #2 = $sampler
/*30597*/         OPC_RecordChild4, // #3 = $dmask
/*30598*/         OPC_RecordChild5, // #4 = $unorm
/*30599*/         OPC_RecordChild6, // #5 = $r128
/*30600*/         OPC_RecordChild7, // #6 = $da
/*30601*/         OPC_MoveChild, 8,
/*30603*/         OPC_RecordNode, // #7 = $glc
/*30604*/         OPC_MoveParent,
/*30605*/         OPC_MoveChild, 9,
/*30607*/         OPC_RecordNode, // #8 = $slc
/*30608*/         OPC_MoveParent,
/*30609*/         OPC_MoveChild, 10,
/*30611*/         OPC_RecordNode, // #9 = $tfe
/*30612*/         OPC_MoveParent,
/*30613*/         OPC_MoveChild, 11,
/*30615*/         OPC_RecordNode, // #10 = $lwe
/*30616*/         OPC_MoveParent,
/*30617*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30619*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30622*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30625*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30628*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30631*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30634*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30637*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30640*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30643*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4989:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30661*/       /*Scope*/ 68, /*->30730*/
/*30662*/         OPC_CheckChild1Type, MVT::v2i32,
/*30664*/         OPC_RecordChild2, // #1 = $rsrc
/*30665*/         OPC_RecordChild3, // #2 = $sampler
/*30666*/         OPC_RecordChild4, // #3 = $dmask
/*30667*/         OPC_RecordChild5, // #4 = $unorm
/*30668*/         OPC_RecordChild6, // #5 = $r128
/*30669*/         OPC_RecordChild7, // #6 = $da
/*30670*/         OPC_MoveChild, 8,
/*30672*/         OPC_RecordNode, // #7 = $glc
/*30673*/         OPC_MoveParent,
/*30674*/         OPC_MoveChild, 9,
/*30676*/         OPC_RecordNode, // #8 = $slc
/*30677*/         OPC_MoveParent,
/*30678*/         OPC_MoveChild, 10,
/*30680*/         OPC_RecordNode, // #9 = $tfe
/*30681*/         OPC_MoveParent,
/*30682*/         OPC_MoveChild, 11,
/*30684*/         OPC_RecordNode, // #10 = $lwe
/*30685*/         OPC_MoveParent,
/*30686*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30688*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30691*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30694*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30697*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30700*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30703*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30706*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30709*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30712*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4989:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30730*/       /*Scope*/ 68, /*->30799*/
/*30731*/         OPC_CheckChild1Type, MVT::v4i32,
/*30733*/         OPC_RecordChild2, // #1 = $rsrc
/*30734*/         OPC_RecordChild3, // #2 = $sampler
/*30735*/         OPC_RecordChild4, // #3 = $dmask
/*30736*/         OPC_RecordChild5, // #4 = $unorm
/*30737*/         OPC_RecordChild6, // #5 = $r128
/*30738*/         OPC_RecordChild7, // #6 = $da
/*30739*/         OPC_MoveChild, 8,
/*30741*/         OPC_RecordNode, // #7 = $glc
/*30742*/         OPC_MoveParent,
/*30743*/         OPC_MoveChild, 9,
/*30745*/         OPC_RecordNode, // #8 = $slc
/*30746*/         OPC_MoveParent,
/*30747*/         OPC_MoveChild, 10,
/*30749*/         OPC_RecordNode, // #9 = $tfe
/*30750*/         OPC_MoveParent,
/*30751*/         OPC_MoveChild, 11,
/*30753*/         OPC_RecordNode, // #10 = $lwe
/*30754*/         OPC_MoveParent,
/*30755*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30757*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30760*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30763*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30766*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30769*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30772*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30775*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30778*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30781*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4989:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30799*/       /*Scope*/ 68, /*->30868*/
/*30800*/         OPC_CheckChild1Type, MVT::v8i32,
/*30802*/         OPC_RecordChild2, // #1 = $rsrc
/*30803*/         OPC_RecordChild3, // #2 = $sampler
/*30804*/         OPC_RecordChild4, // #3 = $dmask
/*30805*/         OPC_RecordChild5, // #4 = $unorm
/*30806*/         OPC_RecordChild6, // #5 = $r128
/*30807*/         OPC_RecordChild7, // #6 = $da
/*30808*/         OPC_MoveChild, 8,
/*30810*/         OPC_RecordNode, // #7 = $glc
/*30811*/         OPC_MoveParent,
/*30812*/         OPC_MoveChild, 9,
/*30814*/         OPC_RecordNode, // #8 = $slc
/*30815*/         OPC_MoveParent,
/*30816*/         OPC_MoveChild, 10,
/*30818*/         OPC_RecordNode, // #9 = $tfe
/*30819*/         OPC_MoveParent,
/*30820*/         OPC_MoveChild, 11,
/*30822*/         OPC_RecordNode, // #10 = $lwe
/*30823*/         OPC_MoveParent,
/*30824*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30826*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30829*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30832*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30835*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30838*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30841*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30844*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30847*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4989:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30868*/       /*Scope*/ 68, /*->30937*/
/*30869*/         OPC_CheckChild1Type, MVT::v16i32,
/*30871*/         OPC_RecordChild2, // #1 = $rsrc
/*30872*/         OPC_RecordChild3, // #2 = $sampler
/*30873*/         OPC_RecordChild4, // #3 = $dmask
/*30874*/         OPC_RecordChild5, // #4 = $unorm
/*30875*/         OPC_RecordChild6, // #5 = $r128
/*30876*/         OPC_RecordChild7, // #6 = $da
/*30877*/         OPC_MoveChild, 8,
/*30879*/         OPC_RecordNode, // #7 = $glc
/*30880*/         OPC_MoveParent,
/*30881*/         OPC_MoveChild, 9,
/*30883*/         OPC_RecordNode, // #8 = $slc
/*30884*/         OPC_MoveParent,
/*30885*/         OPC_MoveChild, 10,
/*30887*/         OPC_RecordNode, // #9 = $tfe
/*30888*/         OPC_MoveParent,
/*30889*/         OPC_MoveChild, 11,
/*30891*/         OPC_RecordNode, // #10 = $lwe
/*30892*/         OPC_MoveParent,
/*30893*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30895*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30898*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30901*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30904*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30907*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30910*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30913*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30916*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4989:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30937*/       0, /*End of Scope*/
/*30938*/     /*Scope*/ 95|128,2/*351*/, /*->31291*/
/*30940*/       OPC_CheckChild0Integer, 113|128,38/*4977*/, 
/*30943*/       OPC_RecordChild1, // #0 = $addr
/*30944*/       OPC_Scope, 68, /*->31014*/ // 5 children in Scope
/*30946*/         OPC_CheckChild1Type, MVT::i32,
/*30948*/         OPC_RecordChild2, // #1 = $rsrc
/*30949*/         OPC_RecordChild3, // #2 = $sampler
/*30950*/         OPC_RecordChild4, // #3 = $dmask
/*30951*/         OPC_RecordChild5, // #4 = $unorm
/*30952*/         OPC_RecordChild6, // #5 = $r128
/*30953*/         OPC_RecordChild7, // #6 = $da
/*30954*/         OPC_MoveChild, 8,
/*30956*/         OPC_RecordNode, // #7 = $glc
/*30957*/         OPC_MoveParent,
/*30958*/         OPC_MoveChild, 9,
/*30960*/         OPC_RecordNode, // #8 = $slc
/*30961*/         OPC_MoveParent,
/*30962*/         OPC_MoveChild, 10,
/*30964*/         OPC_RecordNode, // #9 = $tfe
/*30965*/         OPC_MoveParent,
/*30966*/         OPC_MoveChild, 11,
/*30968*/         OPC_RecordNode, // #10 = $lwe
/*30969*/         OPC_MoveParent,
/*30970*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30972*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30975*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30978*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30981*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30984*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30987*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30990*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30993*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30996*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4977:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31014*/       /*Scope*/ 68, /*->31083*/
/*31015*/         OPC_CheckChild1Type, MVT::v2i32,
/*31017*/         OPC_RecordChild2, // #1 = $rsrc
/*31018*/         OPC_RecordChild3, // #2 = $sampler
/*31019*/         OPC_RecordChild4, // #3 = $dmask
/*31020*/         OPC_RecordChild5, // #4 = $unorm
/*31021*/         OPC_RecordChild6, // #5 = $r128
/*31022*/         OPC_RecordChild7, // #6 = $da
/*31023*/         OPC_MoveChild, 8,
/*31025*/         OPC_RecordNode, // #7 = $glc
/*31026*/         OPC_MoveParent,
/*31027*/         OPC_MoveChild, 9,
/*31029*/         OPC_RecordNode, // #8 = $slc
/*31030*/         OPC_MoveParent,
/*31031*/         OPC_MoveChild, 10,
/*31033*/         OPC_RecordNode, // #9 = $tfe
/*31034*/         OPC_MoveParent,
/*31035*/         OPC_MoveChild, 11,
/*31037*/         OPC_RecordNode, // #10 = $lwe
/*31038*/         OPC_MoveParent,
/*31039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31041*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31044*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31047*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31050*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31053*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31056*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31059*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31062*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31065*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4977:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31083*/       /*Scope*/ 68, /*->31152*/
/*31084*/         OPC_CheckChild1Type, MVT::v4i32,
/*31086*/         OPC_RecordChild2, // #1 = $rsrc
/*31087*/         OPC_RecordChild3, // #2 = $sampler
/*31088*/         OPC_RecordChild4, // #3 = $dmask
/*31089*/         OPC_RecordChild5, // #4 = $unorm
/*31090*/         OPC_RecordChild6, // #5 = $r128
/*31091*/         OPC_RecordChild7, // #6 = $da
/*31092*/         OPC_MoveChild, 8,
/*31094*/         OPC_RecordNode, // #7 = $glc
/*31095*/         OPC_MoveParent,
/*31096*/         OPC_MoveChild, 9,
/*31098*/         OPC_RecordNode, // #8 = $slc
/*31099*/         OPC_MoveParent,
/*31100*/         OPC_MoveChild, 10,
/*31102*/         OPC_RecordNode, // #9 = $tfe
/*31103*/         OPC_MoveParent,
/*31104*/         OPC_MoveChild, 11,
/*31106*/         OPC_RecordNode, // #10 = $lwe
/*31107*/         OPC_MoveParent,
/*31108*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31110*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31113*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31116*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31122*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31125*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31128*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31131*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4977:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31152*/       /*Scope*/ 68, /*->31221*/
/*31153*/         OPC_CheckChild1Type, MVT::v8i32,
/*31155*/         OPC_RecordChild2, // #1 = $rsrc
/*31156*/         OPC_RecordChild3, // #2 = $sampler
/*31157*/         OPC_RecordChild4, // #3 = $dmask
/*31158*/         OPC_RecordChild5, // #4 = $unorm
/*31159*/         OPC_RecordChild6, // #5 = $r128
/*31160*/         OPC_RecordChild7, // #6 = $da
/*31161*/         OPC_MoveChild, 8,
/*31163*/         OPC_RecordNode, // #7 = $glc
/*31164*/         OPC_MoveParent,
/*31165*/         OPC_MoveChild, 9,
/*31167*/         OPC_RecordNode, // #8 = $slc
/*31168*/         OPC_MoveParent,
/*31169*/         OPC_MoveChild, 10,
/*31171*/         OPC_RecordNode, // #9 = $tfe
/*31172*/         OPC_MoveParent,
/*31173*/         OPC_MoveChild, 11,
/*31175*/         OPC_RecordNode, // #10 = $lwe
/*31176*/         OPC_MoveParent,
/*31177*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31179*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31185*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31188*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31191*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31194*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31197*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31200*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31203*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4977:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31221*/       /*Scope*/ 68, /*->31290*/
/*31222*/         OPC_CheckChild1Type, MVT::v16i32,
/*31224*/         OPC_RecordChild2, // #1 = $rsrc
/*31225*/         OPC_RecordChild3, // #2 = $sampler
/*31226*/         OPC_RecordChild4, // #3 = $dmask
/*31227*/         OPC_RecordChild5, // #4 = $unorm
/*31228*/         OPC_RecordChild6, // #5 = $r128
/*31229*/         OPC_RecordChild7, // #6 = $da
/*31230*/         OPC_MoveChild, 8,
/*31232*/         OPC_RecordNode, // #7 = $glc
/*31233*/         OPC_MoveParent,
/*31234*/         OPC_MoveChild, 9,
/*31236*/         OPC_RecordNode, // #8 = $slc
/*31237*/         OPC_MoveParent,
/*31238*/         OPC_MoveChild, 10,
/*31240*/         OPC_RecordNode, // #9 = $tfe
/*31241*/         OPC_MoveParent,
/*31242*/         OPC_MoveChild, 11,
/*31244*/         OPC_RecordNode, // #10 = $lwe
/*31245*/         OPC_MoveParent,
/*31246*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31248*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31251*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31254*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31257*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31260*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31263*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31266*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31269*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4977:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31290*/       0, /*End of Scope*/
/*31291*/     /*Scope*/ 95|128,2/*351*/, /*->31644*/
/*31293*/       OPC_CheckChild0Integer, 114|128,38/*4978*/, 
/*31296*/       OPC_RecordChild1, // #0 = $addr
/*31297*/       OPC_Scope, 68, /*->31367*/ // 5 children in Scope
/*31299*/         OPC_CheckChild1Type, MVT::i32,
/*31301*/         OPC_RecordChild2, // #1 = $rsrc
/*31302*/         OPC_RecordChild3, // #2 = $sampler
/*31303*/         OPC_RecordChild4, // #3 = $dmask
/*31304*/         OPC_RecordChild5, // #4 = $unorm
/*31305*/         OPC_RecordChild6, // #5 = $r128
/*31306*/         OPC_RecordChild7, // #6 = $da
/*31307*/         OPC_MoveChild, 8,
/*31309*/         OPC_RecordNode, // #7 = $glc
/*31310*/         OPC_MoveParent,
/*31311*/         OPC_MoveChild, 9,
/*31313*/         OPC_RecordNode, // #8 = $slc
/*31314*/         OPC_MoveParent,
/*31315*/         OPC_MoveChild, 10,
/*31317*/         OPC_RecordNode, // #9 = $tfe
/*31318*/         OPC_MoveParent,
/*31319*/         OPC_MoveChild, 11,
/*31321*/         OPC_RecordNode, // #10 = $lwe
/*31322*/         OPC_MoveParent,
/*31323*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31325*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31331*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31334*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31340*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31343*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31346*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4978:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31367*/       /*Scope*/ 68, /*->31436*/
/*31368*/         OPC_CheckChild1Type, MVT::v2i32,
/*31370*/         OPC_RecordChild2, // #1 = $rsrc
/*31371*/         OPC_RecordChild3, // #2 = $sampler
/*31372*/         OPC_RecordChild4, // #3 = $dmask
/*31373*/         OPC_RecordChild5, // #4 = $unorm
/*31374*/         OPC_RecordChild6, // #5 = $r128
/*31375*/         OPC_RecordChild7, // #6 = $da
/*31376*/         OPC_MoveChild, 8,
/*31378*/         OPC_RecordNode, // #7 = $glc
/*31379*/         OPC_MoveParent,
/*31380*/         OPC_MoveChild, 9,
/*31382*/         OPC_RecordNode, // #8 = $slc
/*31383*/         OPC_MoveParent,
/*31384*/         OPC_MoveChild, 10,
/*31386*/         OPC_RecordNode, // #9 = $tfe
/*31387*/         OPC_MoveParent,
/*31388*/         OPC_MoveChild, 11,
/*31390*/         OPC_RecordNode, // #10 = $lwe
/*31391*/         OPC_MoveParent,
/*31392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31394*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31397*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31400*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31406*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31409*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31412*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31415*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4978:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31436*/       /*Scope*/ 68, /*->31505*/
/*31437*/         OPC_CheckChild1Type, MVT::v4i32,
/*31439*/         OPC_RecordChild2, // #1 = $rsrc
/*31440*/         OPC_RecordChild3, // #2 = $sampler
/*31441*/         OPC_RecordChild4, // #3 = $dmask
/*31442*/         OPC_RecordChild5, // #4 = $unorm
/*31443*/         OPC_RecordChild6, // #5 = $r128
/*31444*/         OPC_RecordChild7, // #6 = $da
/*31445*/         OPC_MoveChild, 8,
/*31447*/         OPC_RecordNode, // #7 = $glc
/*31448*/         OPC_MoveParent,
/*31449*/         OPC_MoveChild, 9,
/*31451*/         OPC_RecordNode, // #8 = $slc
/*31452*/         OPC_MoveParent,
/*31453*/         OPC_MoveChild, 10,
/*31455*/         OPC_RecordNode, // #9 = $tfe
/*31456*/         OPC_MoveParent,
/*31457*/         OPC_MoveChild, 11,
/*31459*/         OPC_RecordNode, // #10 = $lwe
/*31460*/         OPC_MoveParent,
/*31461*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31463*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31466*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31469*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31472*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31475*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31478*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31481*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31484*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31487*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4978:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31505*/       /*Scope*/ 68, /*->31574*/
/*31506*/         OPC_CheckChild1Type, MVT::v8i32,
/*31508*/         OPC_RecordChild2, // #1 = $rsrc
/*31509*/         OPC_RecordChild3, // #2 = $sampler
/*31510*/         OPC_RecordChild4, // #3 = $dmask
/*31511*/         OPC_RecordChild5, // #4 = $unorm
/*31512*/         OPC_RecordChild6, // #5 = $r128
/*31513*/         OPC_RecordChild7, // #6 = $da
/*31514*/         OPC_MoveChild, 8,
/*31516*/         OPC_RecordNode, // #7 = $glc
/*31517*/         OPC_MoveParent,
/*31518*/         OPC_MoveChild, 9,
/*31520*/         OPC_RecordNode, // #8 = $slc
/*31521*/         OPC_MoveParent,
/*31522*/         OPC_MoveChild, 10,
/*31524*/         OPC_RecordNode, // #9 = $tfe
/*31525*/         OPC_MoveParent,
/*31526*/         OPC_MoveChild, 11,
/*31528*/         OPC_RecordNode, // #10 = $lwe
/*31529*/         OPC_MoveParent,
/*31530*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31532*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31535*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31538*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31541*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31544*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31547*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31550*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31553*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31556*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4978:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31574*/       /*Scope*/ 68, /*->31643*/
/*31575*/         OPC_CheckChild1Type, MVT::v16i32,
/*31577*/         OPC_RecordChild2, // #1 = $rsrc
/*31578*/         OPC_RecordChild3, // #2 = $sampler
/*31579*/         OPC_RecordChild4, // #3 = $dmask
/*31580*/         OPC_RecordChild5, // #4 = $unorm
/*31581*/         OPC_RecordChild6, // #5 = $r128
/*31582*/         OPC_RecordChild7, // #6 = $da
/*31583*/         OPC_MoveChild, 8,
/*31585*/         OPC_RecordNode, // #7 = $glc
/*31586*/         OPC_MoveParent,
/*31587*/         OPC_MoveChild, 9,
/*31589*/         OPC_RecordNode, // #8 = $slc
/*31590*/         OPC_MoveParent,
/*31591*/         OPC_MoveChild, 10,
/*31593*/         OPC_RecordNode, // #9 = $tfe
/*31594*/         OPC_MoveParent,
/*31595*/         OPC_MoveChild, 11,
/*31597*/         OPC_RecordNode, // #10 = $lwe
/*31598*/         OPC_MoveParent,
/*31599*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31601*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31604*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31607*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31610*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31613*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31616*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31619*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31622*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4978:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31643*/       0, /*End of Scope*/
/*31644*/     /*Scope*/ 95|128,2/*351*/, /*->31997*/
/*31646*/       OPC_CheckChild0Integer, 14|128,39/*5006*/, 
/*31649*/       OPC_RecordChild1, // #0 = $addr
/*31650*/       OPC_Scope, 68, /*->31720*/ // 5 children in Scope
/*31652*/         OPC_CheckChild1Type, MVT::i32,
/*31654*/         OPC_RecordChild2, // #1 = $rsrc
/*31655*/         OPC_RecordChild3, // #2 = $sampler
/*31656*/         OPC_RecordChild4, // #3 = $dmask
/*31657*/         OPC_RecordChild5, // #4 = $unorm
/*31658*/         OPC_RecordChild6, // #5 = $r128
/*31659*/         OPC_RecordChild7, // #6 = $da
/*31660*/         OPC_MoveChild, 8,
/*31662*/         OPC_RecordNode, // #7 = $glc
/*31663*/         OPC_MoveParent,
/*31664*/         OPC_MoveChild, 9,
/*31666*/         OPC_RecordNode, // #8 = $slc
/*31667*/         OPC_MoveParent,
/*31668*/         OPC_MoveChild, 10,
/*31670*/         OPC_RecordNode, // #9 = $tfe
/*31671*/         OPC_MoveParent,
/*31672*/         OPC_MoveChild, 11,
/*31674*/         OPC_RecordNode, // #10 = $lwe
/*31675*/         OPC_MoveParent,
/*31676*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31678*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31681*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31684*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31687*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31690*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31693*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31696*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31720*/       /*Scope*/ 68, /*->31789*/
/*31721*/         OPC_CheckChild1Type, MVT::v2i32,
/*31723*/         OPC_RecordChild2, // #1 = $rsrc
/*31724*/         OPC_RecordChild3, // #2 = $sampler
/*31725*/         OPC_RecordChild4, // #3 = $dmask
/*31726*/         OPC_RecordChild5, // #4 = $unorm
/*31727*/         OPC_RecordChild6, // #5 = $r128
/*31728*/         OPC_RecordChild7, // #6 = $da
/*31729*/         OPC_MoveChild, 8,
/*31731*/         OPC_RecordNode, // #7 = $glc
/*31732*/         OPC_MoveParent,
/*31733*/         OPC_MoveChild, 9,
/*31735*/         OPC_RecordNode, // #8 = $slc
/*31736*/         OPC_MoveParent,
/*31737*/         OPC_MoveChild, 10,
/*31739*/         OPC_RecordNode, // #9 = $tfe
/*31740*/         OPC_MoveParent,
/*31741*/         OPC_MoveChild, 11,
/*31743*/         OPC_RecordNode, // #10 = $lwe
/*31744*/         OPC_MoveParent,
/*31745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31747*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31750*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31753*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31756*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31759*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31762*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31765*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31768*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31789*/       /*Scope*/ 68, /*->31858*/
/*31790*/         OPC_CheckChild1Type, MVT::v4i32,
/*31792*/         OPC_RecordChild2, // #1 = $rsrc
/*31793*/         OPC_RecordChild3, // #2 = $sampler
/*31794*/         OPC_RecordChild4, // #3 = $dmask
/*31795*/         OPC_RecordChild5, // #4 = $unorm
/*31796*/         OPC_RecordChild6, // #5 = $r128
/*31797*/         OPC_RecordChild7, // #6 = $da
/*31798*/         OPC_MoveChild, 8,
/*31800*/         OPC_RecordNode, // #7 = $glc
/*31801*/         OPC_MoveParent,
/*31802*/         OPC_MoveChild, 9,
/*31804*/         OPC_RecordNode, // #8 = $slc
/*31805*/         OPC_MoveParent,
/*31806*/         OPC_MoveChild, 10,
/*31808*/         OPC_RecordNode, // #9 = $tfe
/*31809*/         OPC_MoveParent,
/*31810*/         OPC_MoveChild, 11,
/*31812*/         OPC_RecordNode, // #10 = $lwe
/*31813*/         OPC_MoveParent,
/*31814*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31816*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31819*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31822*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31825*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31828*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31831*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31834*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31837*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31840*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31858*/       /*Scope*/ 68, /*->31927*/
/*31859*/         OPC_CheckChild1Type, MVT::v8i32,
/*31861*/         OPC_RecordChild2, // #1 = $rsrc
/*31862*/         OPC_RecordChild3, // #2 = $sampler
/*31863*/         OPC_RecordChild4, // #3 = $dmask
/*31864*/         OPC_RecordChild5, // #4 = $unorm
/*31865*/         OPC_RecordChild6, // #5 = $r128
/*31866*/         OPC_RecordChild7, // #6 = $da
/*31867*/         OPC_MoveChild, 8,
/*31869*/         OPC_RecordNode, // #7 = $glc
/*31870*/         OPC_MoveParent,
/*31871*/         OPC_MoveChild, 9,
/*31873*/         OPC_RecordNode, // #8 = $slc
/*31874*/         OPC_MoveParent,
/*31875*/         OPC_MoveChild, 10,
/*31877*/         OPC_RecordNode, // #9 = $tfe
/*31878*/         OPC_MoveParent,
/*31879*/         OPC_MoveChild, 11,
/*31881*/         OPC_RecordNode, // #10 = $lwe
/*31882*/         OPC_MoveParent,
/*31883*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31885*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31888*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31891*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31894*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31897*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31900*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31903*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31906*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31927*/       /*Scope*/ 68, /*->31996*/
/*31928*/         OPC_CheckChild1Type, MVT::v16i32,
/*31930*/         OPC_RecordChild2, // #1 = $rsrc
/*31931*/         OPC_RecordChild3, // #2 = $sampler
/*31932*/         OPC_RecordChild4, // #3 = $dmask
/*31933*/         OPC_RecordChild5, // #4 = $unorm
/*31934*/         OPC_RecordChild6, // #5 = $r128
/*31935*/         OPC_RecordChild7, // #6 = $da
/*31936*/         OPC_MoveChild, 8,
/*31938*/         OPC_RecordNode, // #7 = $glc
/*31939*/         OPC_MoveParent,
/*31940*/         OPC_MoveChild, 9,
/*31942*/         OPC_RecordNode, // #8 = $slc
/*31943*/         OPC_MoveParent,
/*31944*/         OPC_MoveChild, 10,
/*31946*/         OPC_RecordNode, // #9 = $tfe
/*31947*/         OPC_MoveParent,
/*31948*/         OPC_MoveChild, 11,
/*31950*/         OPC_RecordNode, // #10 = $lwe
/*31951*/         OPC_MoveParent,
/*31952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31954*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31963*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31975*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31978*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31996*/       0, /*End of Scope*/
/*31997*/     /*Scope*/ 95|128,2/*351*/, /*->32350*/
/*31999*/       OPC_CheckChild0Integer, 5|128,39/*4997*/, 
/*32002*/       OPC_RecordChild1, // #0 = $addr
/*32003*/       OPC_Scope, 68, /*->32073*/ // 5 children in Scope
/*32005*/         OPC_CheckChild1Type, MVT::i32,
/*32007*/         OPC_RecordChild2, // #1 = $rsrc
/*32008*/         OPC_RecordChild3, // #2 = $sampler
/*32009*/         OPC_RecordChild4, // #3 = $dmask
/*32010*/         OPC_RecordChild5, // #4 = $unorm
/*32011*/         OPC_RecordChild6, // #5 = $r128
/*32012*/         OPC_RecordChild7, // #6 = $da
/*32013*/         OPC_MoveChild, 8,
/*32015*/         OPC_RecordNode, // #7 = $glc
/*32016*/         OPC_MoveParent,
/*32017*/         OPC_MoveChild, 9,
/*32019*/         OPC_RecordNode, // #8 = $slc
/*32020*/         OPC_MoveParent,
/*32021*/         OPC_MoveChild, 10,
/*32023*/         OPC_RecordNode, // #9 = $tfe
/*32024*/         OPC_MoveParent,
/*32025*/         OPC_MoveChild, 11,
/*32027*/         OPC_RecordNode, // #10 = $lwe
/*32028*/         OPC_MoveParent,
/*32029*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32031*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32034*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32037*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32040*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32043*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32046*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32049*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32052*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32055*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4997:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32073*/       /*Scope*/ 68, /*->32142*/
/*32074*/         OPC_CheckChild1Type, MVT::v2i32,
/*32076*/         OPC_RecordChild2, // #1 = $rsrc
/*32077*/         OPC_RecordChild3, // #2 = $sampler
/*32078*/         OPC_RecordChild4, // #3 = $dmask
/*32079*/         OPC_RecordChild5, // #4 = $unorm
/*32080*/         OPC_RecordChild6, // #5 = $r128
/*32081*/         OPC_RecordChild7, // #6 = $da
/*32082*/         OPC_MoveChild, 8,
/*32084*/         OPC_RecordNode, // #7 = $glc
/*32085*/         OPC_MoveParent,
/*32086*/         OPC_MoveChild, 9,
/*32088*/         OPC_RecordNode, // #8 = $slc
/*32089*/         OPC_MoveParent,
/*32090*/         OPC_MoveChild, 10,
/*32092*/         OPC_RecordNode, // #9 = $tfe
/*32093*/         OPC_MoveParent,
/*32094*/         OPC_MoveChild, 11,
/*32096*/         OPC_RecordNode, // #10 = $lwe
/*32097*/         OPC_MoveParent,
/*32098*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32100*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32103*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32106*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32109*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32112*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32115*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32118*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32121*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4997:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32142*/       /*Scope*/ 68, /*->32211*/
/*32143*/         OPC_CheckChild1Type, MVT::v4i32,
/*32145*/         OPC_RecordChild2, // #1 = $rsrc
/*32146*/         OPC_RecordChild3, // #2 = $sampler
/*32147*/         OPC_RecordChild4, // #3 = $dmask
/*32148*/         OPC_RecordChild5, // #4 = $unorm
/*32149*/         OPC_RecordChild6, // #5 = $r128
/*32150*/         OPC_RecordChild7, // #6 = $da
/*32151*/         OPC_MoveChild, 8,
/*32153*/         OPC_RecordNode, // #7 = $glc
/*32154*/         OPC_MoveParent,
/*32155*/         OPC_MoveChild, 9,
/*32157*/         OPC_RecordNode, // #8 = $slc
/*32158*/         OPC_MoveParent,
/*32159*/         OPC_MoveChild, 10,
/*32161*/         OPC_RecordNode, // #9 = $tfe
/*32162*/         OPC_MoveParent,
/*32163*/         OPC_MoveChild, 11,
/*32165*/         OPC_RecordNode, // #10 = $lwe
/*32166*/         OPC_MoveParent,
/*32167*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32169*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32172*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32175*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32178*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32181*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32184*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32187*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32190*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32193*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4997:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32211*/       /*Scope*/ 68, /*->32280*/
/*32212*/         OPC_CheckChild1Type, MVT::v8i32,
/*32214*/         OPC_RecordChild2, // #1 = $rsrc
/*32215*/         OPC_RecordChild3, // #2 = $sampler
/*32216*/         OPC_RecordChild4, // #3 = $dmask
/*32217*/         OPC_RecordChild5, // #4 = $unorm
/*32218*/         OPC_RecordChild6, // #5 = $r128
/*32219*/         OPC_RecordChild7, // #6 = $da
/*32220*/         OPC_MoveChild, 8,
/*32222*/         OPC_RecordNode, // #7 = $glc
/*32223*/         OPC_MoveParent,
/*32224*/         OPC_MoveChild, 9,
/*32226*/         OPC_RecordNode, // #8 = $slc
/*32227*/         OPC_MoveParent,
/*32228*/         OPC_MoveChild, 10,
/*32230*/         OPC_RecordNode, // #9 = $tfe
/*32231*/         OPC_MoveParent,
/*32232*/         OPC_MoveChild, 11,
/*32234*/         OPC_RecordNode, // #10 = $lwe
/*32235*/         OPC_MoveParent,
/*32236*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32238*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32241*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32244*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32247*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32250*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32253*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32256*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32259*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32262*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4997:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32280*/       /*Scope*/ 68, /*->32349*/
/*32281*/         OPC_CheckChild1Type, MVT::v16i32,
/*32283*/         OPC_RecordChild2, // #1 = $rsrc
/*32284*/         OPC_RecordChild3, // #2 = $sampler
/*32285*/         OPC_RecordChild4, // #3 = $dmask
/*32286*/         OPC_RecordChild5, // #4 = $unorm
/*32287*/         OPC_RecordChild6, // #5 = $r128
/*32288*/         OPC_RecordChild7, // #6 = $da
/*32289*/         OPC_MoveChild, 8,
/*32291*/         OPC_RecordNode, // #7 = $glc
/*32292*/         OPC_MoveParent,
/*32293*/         OPC_MoveChild, 9,
/*32295*/         OPC_RecordNode, // #8 = $slc
/*32296*/         OPC_MoveParent,
/*32297*/         OPC_MoveChild, 10,
/*32299*/         OPC_RecordNode, // #9 = $tfe
/*32300*/         OPC_MoveParent,
/*32301*/         OPC_MoveChild, 11,
/*32303*/         OPC_RecordNode, // #10 = $lwe
/*32304*/         OPC_MoveParent,
/*32305*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32307*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32310*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32313*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32316*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32319*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32322*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32325*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32328*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32331*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4997:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32349*/       0, /*End of Scope*/
/*32350*/     /*Scope*/ 95|128,2/*351*/, /*->32703*/
/*32352*/       OPC_CheckChild0Integer, 9|128,39/*5001*/, 
/*32355*/       OPC_RecordChild1, // #0 = $addr
/*32356*/       OPC_Scope, 68, /*->32426*/ // 5 children in Scope
/*32358*/         OPC_CheckChild1Type, MVT::i32,
/*32360*/         OPC_RecordChild2, // #1 = $rsrc
/*32361*/         OPC_RecordChild3, // #2 = $sampler
/*32362*/         OPC_RecordChild4, // #3 = $dmask
/*32363*/         OPC_RecordChild5, // #4 = $unorm
/*32364*/         OPC_RecordChild6, // #5 = $r128
/*32365*/         OPC_RecordChild7, // #6 = $da
/*32366*/         OPC_MoveChild, 8,
/*32368*/         OPC_RecordNode, // #7 = $glc
/*32369*/         OPC_MoveParent,
/*32370*/         OPC_MoveChild, 9,
/*32372*/         OPC_RecordNode, // #8 = $slc
/*32373*/         OPC_MoveParent,
/*32374*/         OPC_MoveChild, 10,
/*32376*/         OPC_RecordNode, // #9 = $tfe
/*32377*/         OPC_MoveParent,
/*32378*/         OPC_MoveChild, 11,
/*32380*/         OPC_RecordNode, // #10 = $lwe
/*32381*/         OPC_MoveParent,
/*32382*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32384*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32387*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32390*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32393*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32396*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32399*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32402*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32405*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32408*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5001:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32426*/       /*Scope*/ 68, /*->32495*/
/*32427*/         OPC_CheckChild1Type, MVT::v2i32,
/*32429*/         OPC_RecordChild2, // #1 = $rsrc
/*32430*/         OPC_RecordChild3, // #2 = $sampler
/*32431*/         OPC_RecordChild4, // #3 = $dmask
/*32432*/         OPC_RecordChild5, // #4 = $unorm
/*32433*/         OPC_RecordChild6, // #5 = $r128
/*32434*/         OPC_RecordChild7, // #6 = $da
/*32435*/         OPC_MoveChild, 8,
/*32437*/         OPC_RecordNode, // #7 = $glc
/*32438*/         OPC_MoveParent,
/*32439*/         OPC_MoveChild, 9,
/*32441*/         OPC_RecordNode, // #8 = $slc
/*32442*/         OPC_MoveParent,
/*32443*/         OPC_MoveChild, 10,
/*32445*/         OPC_RecordNode, // #9 = $tfe
/*32446*/         OPC_MoveParent,
/*32447*/         OPC_MoveChild, 11,
/*32449*/         OPC_RecordNode, // #10 = $lwe
/*32450*/         OPC_MoveParent,
/*32451*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32453*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32456*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32459*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32462*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32465*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32468*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32471*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32474*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32477*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5001:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32495*/       /*Scope*/ 68, /*->32564*/
/*32496*/         OPC_CheckChild1Type, MVT::v4i32,
/*32498*/         OPC_RecordChild2, // #1 = $rsrc
/*32499*/         OPC_RecordChild3, // #2 = $sampler
/*32500*/         OPC_RecordChild4, // #3 = $dmask
/*32501*/         OPC_RecordChild5, // #4 = $unorm
/*32502*/         OPC_RecordChild6, // #5 = $r128
/*32503*/         OPC_RecordChild7, // #6 = $da
/*32504*/         OPC_MoveChild, 8,
/*32506*/         OPC_RecordNode, // #7 = $glc
/*32507*/         OPC_MoveParent,
/*32508*/         OPC_MoveChild, 9,
/*32510*/         OPC_RecordNode, // #8 = $slc
/*32511*/         OPC_MoveParent,
/*32512*/         OPC_MoveChild, 10,
/*32514*/         OPC_RecordNode, // #9 = $tfe
/*32515*/         OPC_MoveParent,
/*32516*/         OPC_MoveChild, 11,
/*32518*/         OPC_RecordNode, // #10 = $lwe
/*32519*/         OPC_MoveParent,
/*32520*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32522*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32525*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32528*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32531*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32534*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32537*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32540*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32543*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32546*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5001:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32564*/       /*Scope*/ 68, /*->32633*/
/*32565*/         OPC_CheckChild1Type, MVT::v8i32,
/*32567*/         OPC_RecordChild2, // #1 = $rsrc
/*32568*/         OPC_RecordChild3, // #2 = $sampler
/*32569*/         OPC_RecordChild4, // #3 = $dmask
/*32570*/         OPC_RecordChild5, // #4 = $unorm
/*32571*/         OPC_RecordChild6, // #5 = $r128
/*32572*/         OPC_RecordChild7, // #6 = $da
/*32573*/         OPC_MoveChild, 8,
/*32575*/         OPC_RecordNode, // #7 = $glc
/*32576*/         OPC_MoveParent,
/*32577*/         OPC_MoveChild, 9,
/*32579*/         OPC_RecordNode, // #8 = $slc
/*32580*/         OPC_MoveParent,
/*32581*/         OPC_MoveChild, 10,
/*32583*/         OPC_RecordNode, // #9 = $tfe
/*32584*/         OPC_MoveParent,
/*32585*/         OPC_MoveChild, 11,
/*32587*/         OPC_RecordNode, // #10 = $lwe
/*32588*/         OPC_MoveParent,
/*32589*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32591*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32594*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32597*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32600*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32603*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32606*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32609*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32612*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5001:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32633*/       /*Scope*/ 68, /*->32702*/
/*32634*/         OPC_CheckChild1Type, MVT::v16i32,
/*32636*/         OPC_RecordChild2, // #1 = $rsrc
/*32637*/         OPC_RecordChild3, // #2 = $sampler
/*32638*/         OPC_RecordChild4, // #3 = $dmask
/*32639*/         OPC_RecordChild5, // #4 = $unorm
/*32640*/         OPC_RecordChild6, // #5 = $r128
/*32641*/         OPC_RecordChild7, // #6 = $da
/*32642*/         OPC_MoveChild, 8,
/*32644*/         OPC_RecordNode, // #7 = $glc
/*32645*/         OPC_MoveParent,
/*32646*/         OPC_MoveChild, 9,
/*32648*/         OPC_RecordNode, // #8 = $slc
/*32649*/         OPC_MoveParent,
/*32650*/         OPC_MoveChild, 10,
/*32652*/         OPC_RecordNode, // #9 = $tfe
/*32653*/         OPC_MoveParent,
/*32654*/         OPC_MoveChild, 11,
/*32656*/         OPC_RecordNode, // #10 = $lwe
/*32657*/         OPC_MoveParent,
/*32658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32660*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32663*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32666*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32669*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32672*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32675*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32678*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32681*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5001:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32702*/       0, /*End of Scope*/
/*32703*/     /*Scope*/ 95|128,2/*351*/, /*->33056*/
/*32705*/       OPC_CheckChild0Integer, 8|128,39/*5000*/, 
/*32708*/       OPC_RecordChild1, // #0 = $addr
/*32709*/       OPC_Scope, 68, /*->32779*/ // 5 children in Scope
/*32711*/         OPC_CheckChild1Type, MVT::i32,
/*32713*/         OPC_RecordChild2, // #1 = $rsrc
/*32714*/         OPC_RecordChild3, // #2 = $sampler
/*32715*/         OPC_RecordChild4, // #3 = $dmask
/*32716*/         OPC_RecordChild5, // #4 = $unorm
/*32717*/         OPC_RecordChild6, // #5 = $r128
/*32718*/         OPC_RecordChild7, // #6 = $da
/*32719*/         OPC_MoveChild, 8,
/*32721*/         OPC_RecordNode, // #7 = $glc
/*32722*/         OPC_MoveParent,
/*32723*/         OPC_MoveChild, 9,
/*32725*/         OPC_RecordNode, // #8 = $slc
/*32726*/         OPC_MoveParent,
/*32727*/         OPC_MoveChild, 10,
/*32729*/         OPC_RecordNode, // #9 = $tfe
/*32730*/         OPC_MoveParent,
/*32731*/         OPC_MoveChild, 11,
/*32733*/         OPC_RecordNode, // #10 = $lwe
/*32734*/         OPC_MoveParent,
/*32735*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32737*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32740*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32743*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32746*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32749*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32752*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32755*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32758*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5000:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32779*/       /*Scope*/ 68, /*->32848*/
/*32780*/         OPC_CheckChild1Type, MVT::v2i32,
/*32782*/         OPC_RecordChild2, // #1 = $rsrc
/*32783*/         OPC_RecordChild3, // #2 = $sampler
/*32784*/         OPC_RecordChild4, // #3 = $dmask
/*32785*/         OPC_RecordChild5, // #4 = $unorm
/*32786*/         OPC_RecordChild6, // #5 = $r128
/*32787*/         OPC_RecordChild7, // #6 = $da
/*32788*/         OPC_MoveChild, 8,
/*32790*/         OPC_RecordNode, // #7 = $glc
/*32791*/         OPC_MoveParent,
/*32792*/         OPC_MoveChild, 9,
/*32794*/         OPC_RecordNode, // #8 = $slc
/*32795*/         OPC_MoveParent,
/*32796*/         OPC_MoveChild, 10,
/*32798*/         OPC_RecordNode, // #9 = $tfe
/*32799*/         OPC_MoveParent,
/*32800*/         OPC_MoveChild, 11,
/*32802*/         OPC_RecordNode, // #10 = $lwe
/*32803*/         OPC_MoveParent,
/*32804*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32806*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32809*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32812*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32818*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32821*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32824*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32827*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32830*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5000:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32848*/       /*Scope*/ 68, /*->32917*/
/*32849*/         OPC_CheckChild1Type, MVT::v4i32,
/*32851*/         OPC_RecordChild2, // #1 = $rsrc
/*32852*/         OPC_RecordChild3, // #2 = $sampler
/*32853*/         OPC_RecordChild4, // #3 = $dmask
/*32854*/         OPC_RecordChild5, // #4 = $unorm
/*32855*/         OPC_RecordChild6, // #5 = $r128
/*32856*/         OPC_RecordChild7, // #6 = $da
/*32857*/         OPC_MoveChild, 8,
/*32859*/         OPC_RecordNode, // #7 = $glc
/*32860*/         OPC_MoveParent,
/*32861*/         OPC_MoveChild, 9,
/*32863*/         OPC_RecordNode, // #8 = $slc
/*32864*/         OPC_MoveParent,
/*32865*/         OPC_MoveChild, 10,
/*32867*/         OPC_RecordNode, // #9 = $tfe
/*32868*/         OPC_MoveParent,
/*32869*/         OPC_MoveChild, 11,
/*32871*/         OPC_RecordNode, // #10 = $lwe
/*32872*/         OPC_MoveParent,
/*32873*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32875*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32878*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32881*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32884*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32887*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32890*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32893*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32896*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32899*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5000:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32917*/       /*Scope*/ 68, /*->32986*/
/*32918*/         OPC_CheckChild1Type, MVT::v8i32,
/*32920*/         OPC_RecordChild2, // #1 = $rsrc
/*32921*/         OPC_RecordChild3, // #2 = $sampler
/*32922*/         OPC_RecordChild4, // #3 = $dmask
/*32923*/         OPC_RecordChild5, // #4 = $unorm
/*32924*/         OPC_RecordChild6, // #5 = $r128
/*32925*/         OPC_RecordChild7, // #6 = $da
/*32926*/         OPC_MoveChild, 8,
/*32928*/         OPC_RecordNode, // #7 = $glc
/*32929*/         OPC_MoveParent,
/*32930*/         OPC_MoveChild, 9,
/*32932*/         OPC_RecordNode, // #8 = $slc
/*32933*/         OPC_MoveParent,
/*32934*/         OPC_MoveChild, 10,
/*32936*/         OPC_RecordNode, // #9 = $tfe
/*32937*/         OPC_MoveParent,
/*32938*/         OPC_MoveChild, 11,
/*32940*/         OPC_RecordNode, // #10 = $lwe
/*32941*/         OPC_MoveParent,
/*32942*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32944*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32947*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32950*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32953*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32956*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32959*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32962*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32965*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5000:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32986*/       /*Scope*/ 68, /*->33055*/
/*32987*/         OPC_CheckChild1Type, MVT::v16i32,
/*32989*/         OPC_RecordChild2, // #1 = $rsrc
/*32990*/         OPC_RecordChild3, // #2 = $sampler
/*32991*/         OPC_RecordChild4, // #3 = $dmask
/*32992*/         OPC_RecordChild5, // #4 = $unorm
/*32993*/         OPC_RecordChild6, // #5 = $r128
/*32994*/         OPC_RecordChild7, // #6 = $da
/*32995*/         OPC_MoveChild, 8,
/*32997*/         OPC_RecordNode, // #7 = $glc
/*32998*/         OPC_MoveParent,
/*32999*/         OPC_MoveChild, 9,
/*33001*/         OPC_RecordNode, // #8 = $slc
/*33002*/         OPC_MoveParent,
/*33003*/         OPC_MoveChild, 10,
/*33005*/         OPC_RecordNode, // #9 = $tfe
/*33006*/         OPC_MoveParent,
/*33007*/         OPC_MoveChild, 11,
/*33009*/         OPC_RecordNode, // #10 = $lwe
/*33010*/         OPC_MoveParent,
/*33011*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33013*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33016*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33019*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33022*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33025*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33028*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33031*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33034*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33037*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5000:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33055*/       0, /*End of Scope*/
/*33056*/     /*Scope*/ 95|128,2/*351*/, /*->33409*/
/*33058*/       OPC_CheckChild0Integer, 11|128,39/*5003*/, 
/*33061*/       OPC_RecordChild1, // #0 = $addr
/*33062*/       OPC_Scope, 68, /*->33132*/ // 5 children in Scope
/*33064*/         OPC_CheckChild1Type, MVT::i32,
/*33066*/         OPC_RecordChild2, // #1 = $rsrc
/*33067*/         OPC_RecordChild3, // #2 = $sampler
/*33068*/         OPC_RecordChild4, // #3 = $dmask
/*33069*/         OPC_RecordChild5, // #4 = $unorm
/*33070*/         OPC_RecordChild6, // #5 = $r128
/*33071*/         OPC_RecordChild7, // #6 = $da
/*33072*/         OPC_MoveChild, 8,
/*33074*/         OPC_RecordNode, // #7 = $glc
/*33075*/         OPC_MoveParent,
/*33076*/         OPC_MoveChild, 9,
/*33078*/         OPC_RecordNode, // #8 = $slc
/*33079*/         OPC_MoveParent,
/*33080*/         OPC_MoveChild, 10,
/*33082*/         OPC_RecordNode, // #9 = $tfe
/*33083*/         OPC_MoveParent,
/*33084*/         OPC_MoveChild, 11,
/*33086*/         OPC_RecordNode, // #10 = $lwe
/*33087*/         OPC_MoveParent,
/*33088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33090*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33093*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33096*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33102*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33105*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33108*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5003:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33132*/       /*Scope*/ 68, /*->33201*/
/*33133*/         OPC_CheckChild1Type, MVT::v2i32,
/*33135*/         OPC_RecordChild2, // #1 = $rsrc
/*33136*/         OPC_RecordChild3, // #2 = $sampler
/*33137*/         OPC_RecordChild4, // #3 = $dmask
/*33138*/         OPC_RecordChild5, // #4 = $unorm
/*33139*/         OPC_RecordChild6, // #5 = $r128
/*33140*/         OPC_RecordChild7, // #6 = $da
/*33141*/         OPC_MoveChild, 8,
/*33143*/         OPC_RecordNode, // #7 = $glc
/*33144*/         OPC_MoveParent,
/*33145*/         OPC_MoveChild, 9,
/*33147*/         OPC_RecordNode, // #8 = $slc
/*33148*/         OPC_MoveParent,
/*33149*/         OPC_MoveChild, 10,
/*33151*/         OPC_RecordNode, // #9 = $tfe
/*33152*/         OPC_MoveParent,
/*33153*/         OPC_MoveChild, 11,
/*33155*/         OPC_RecordNode, // #10 = $lwe
/*33156*/         OPC_MoveParent,
/*33157*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33159*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33162*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33168*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33171*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33174*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33177*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5003:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33201*/       /*Scope*/ 68, /*->33270*/
/*33202*/         OPC_CheckChild1Type, MVT::v4i32,
/*33204*/         OPC_RecordChild2, // #1 = $rsrc
/*33205*/         OPC_RecordChild3, // #2 = $sampler
/*33206*/         OPC_RecordChild4, // #3 = $dmask
/*33207*/         OPC_RecordChild5, // #4 = $unorm
/*33208*/         OPC_RecordChild6, // #5 = $r128
/*33209*/         OPC_RecordChild7, // #6 = $da
/*33210*/         OPC_MoveChild, 8,
/*33212*/         OPC_RecordNode, // #7 = $glc
/*33213*/         OPC_MoveParent,
/*33214*/         OPC_MoveChild, 9,
/*33216*/         OPC_RecordNode, // #8 = $slc
/*33217*/         OPC_MoveParent,
/*33218*/         OPC_MoveChild, 10,
/*33220*/         OPC_RecordNode, // #9 = $tfe
/*33221*/         OPC_MoveParent,
/*33222*/         OPC_MoveChild, 11,
/*33224*/         OPC_RecordNode, // #10 = $lwe
/*33225*/         OPC_MoveParent,
/*33226*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33228*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33231*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33234*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33237*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33240*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33243*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33246*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33249*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33252*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5003:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33270*/       /*Scope*/ 68, /*->33339*/
/*33271*/         OPC_CheckChild1Type, MVT::v8i32,
/*33273*/         OPC_RecordChild2, // #1 = $rsrc
/*33274*/         OPC_RecordChild3, // #2 = $sampler
/*33275*/         OPC_RecordChild4, // #3 = $dmask
/*33276*/         OPC_RecordChild5, // #4 = $unorm
/*33277*/         OPC_RecordChild6, // #5 = $r128
/*33278*/         OPC_RecordChild7, // #6 = $da
/*33279*/         OPC_MoveChild, 8,
/*33281*/         OPC_RecordNode, // #7 = $glc
/*33282*/         OPC_MoveParent,
/*33283*/         OPC_MoveChild, 9,
/*33285*/         OPC_RecordNode, // #8 = $slc
/*33286*/         OPC_MoveParent,
/*33287*/         OPC_MoveChild, 10,
/*33289*/         OPC_RecordNode, // #9 = $tfe
/*33290*/         OPC_MoveParent,
/*33291*/         OPC_MoveChild, 11,
/*33293*/         OPC_RecordNode, // #10 = $lwe
/*33294*/         OPC_MoveParent,
/*33295*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33297*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33300*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33303*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33306*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33309*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33312*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33315*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33318*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5003:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33339*/       /*Scope*/ 68, /*->33408*/
/*33340*/         OPC_CheckChild1Type, MVT::v16i32,
/*33342*/         OPC_RecordChild2, // #1 = $rsrc
/*33343*/         OPC_RecordChild3, // #2 = $sampler
/*33344*/         OPC_RecordChild4, // #3 = $dmask
/*33345*/         OPC_RecordChild5, // #4 = $unorm
/*33346*/         OPC_RecordChild6, // #5 = $r128
/*33347*/         OPC_RecordChild7, // #6 = $da
/*33348*/         OPC_MoveChild, 8,
/*33350*/         OPC_RecordNode, // #7 = $glc
/*33351*/         OPC_MoveParent,
/*33352*/         OPC_MoveChild, 9,
/*33354*/         OPC_RecordNode, // #8 = $slc
/*33355*/         OPC_MoveParent,
/*33356*/         OPC_MoveChild, 10,
/*33358*/         OPC_RecordNode, // #9 = $tfe
/*33359*/         OPC_MoveParent,
/*33360*/         OPC_MoveChild, 11,
/*33362*/         OPC_RecordNode, // #10 = $lwe
/*33363*/         OPC_MoveParent,
/*33364*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33366*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33369*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33372*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33375*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33378*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33381*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33384*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33390*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5003:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33408*/       0, /*End of Scope*/
/*33409*/     /*Scope*/ 95|128,2/*351*/, /*->33762*/
/*33411*/       OPC_CheckChild0Integer, 107|128,38/*4971*/, 
/*33414*/       OPC_RecordChild1, // #0 = $addr
/*33415*/       OPC_Scope, 68, /*->33485*/ // 5 children in Scope
/*33417*/         OPC_CheckChild1Type, MVT::i32,
/*33419*/         OPC_RecordChild2, // #1 = $rsrc
/*33420*/         OPC_RecordChild3, // #2 = $sampler
/*33421*/         OPC_RecordChild4, // #3 = $dmask
/*33422*/         OPC_RecordChild5, // #4 = $unorm
/*33423*/         OPC_RecordChild6, // #5 = $r128
/*33424*/         OPC_RecordChild7, // #6 = $da
/*33425*/         OPC_MoveChild, 8,
/*33427*/         OPC_RecordNode, // #7 = $glc
/*33428*/         OPC_MoveParent,
/*33429*/         OPC_MoveChild, 9,
/*33431*/         OPC_RecordNode, // #8 = $slc
/*33432*/         OPC_MoveParent,
/*33433*/         OPC_MoveChild, 10,
/*33435*/         OPC_RecordNode, // #9 = $tfe
/*33436*/         OPC_MoveParent,
/*33437*/         OPC_MoveChild, 11,
/*33439*/         OPC_RecordNode, // #10 = $lwe
/*33440*/         OPC_MoveParent,
/*33441*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33443*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33446*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33449*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33452*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33455*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33458*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33461*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33464*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4971:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33485*/       /*Scope*/ 68, /*->33554*/
/*33486*/         OPC_CheckChild1Type, MVT::v2i32,
/*33488*/         OPC_RecordChild2, // #1 = $rsrc
/*33489*/         OPC_RecordChild3, // #2 = $sampler
/*33490*/         OPC_RecordChild4, // #3 = $dmask
/*33491*/         OPC_RecordChild5, // #4 = $unorm
/*33492*/         OPC_RecordChild6, // #5 = $r128
/*33493*/         OPC_RecordChild7, // #6 = $da
/*33494*/         OPC_MoveChild, 8,
/*33496*/         OPC_RecordNode, // #7 = $glc
/*33497*/         OPC_MoveParent,
/*33498*/         OPC_MoveChild, 9,
/*33500*/         OPC_RecordNode, // #8 = $slc
/*33501*/         OPC_MoveParent,
/*33502*/         OPC_MoveChild, 10,
/*33504*/         OPC_RecordNode, // #9 = $tfe
/*33505*/         OPC_MoveParent,
/*33506*/         OPC_MoveChild, 11,
/*33508*/         OPC_RecordNode, // #10 = $lwe
/*33509*/         OPC_MoveParent,
/*33510*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33512*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33515*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33518*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33521*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33524*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33527*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33530*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33533*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4971:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33554*/       /*Scope*/ 68, /*->33623*/
/*33555*/         OPC_CheckChild1Type, MVT::v4i32,
/*33557*/         OPC_RecordChild2, // #1 = $rsrc
/*33558*/         OPC_RecordChild3, // #2 = $sampler
/*33559*/         OPC_RecordChild4, // #3 = $dmask
/*33560*/         OPC_RecordChild5, // #4 = $unorm
/*33561*/         OPC_RecordChild6, // #5 = $r128
/*33562*/         OPC_RecordChild7, // #6 = $da
/*33563*/         OPC_MoveChild, 8,
/*33565*/         OPC_RecordNode, // #7 = $glc
/*33566*/         OPC_MoveParent,
/*33567*/         OPC_MoveChild, 9,
/*33569*/         OPC_RecordNode, // #8 = $slc
/*33570*/         OPC_MoveParent,
/*33571*/         OPC_MoveChild, 10,
/*33573*/         OPC_RecordNode, // #9 = $tfe
/*33574*/         OPC_MoveParent,
/*33575*/         OPC_MoveChild, 11,
/*33577*/         OPC_RecordNode, // #10 = $lwe
/*33578*/         OPC_MoveParent,
/*33579*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33581*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33584*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33587*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33590*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33593*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33596*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33599*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33602*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4971:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33623*/       /*Scope*/ 68, /*->33692*/
/*33624*/         OPC_CheckChild1Type, MVT::v8i32,
/*33626*/         OPC_RecordChild2, // #1 = $rsrc
/*33627*/         OPC_RecordChild3, // #2 = $sampler
/*33628*/         OPC_RecordChild4, // #3 = $dmask
/*33629*/         OPC_RecordChild5, // #4 = $unorm
/*33630*/         OPC_RecordChild6, // #5 = $r128
/*33631*/         OPC_RecordChild7, // #6 = $da
/*33632*/         OPC_MoveChild, 8,
/*33634*/         OPC_RecordNode, // #7 = $glc
/*33635*/         OPC_MoveParent,
/*33636*/         OPC_MoveChild, 9,
/*33638*/         OPC_RecordNode, // #8 = $slc
/*33639*/         OPC_MoveParent,
/*33640*/         OPC_MoveChild, 10,
/*33642*/         OPC_RecordNode, // #9 = $tfe
/*33643*/         OPC_MoveParent,
/*33644*/         OPC_MoveChild, 11,
/*33646*/         OPC_RecordNode, // #10 = $lwe
/*33647*/         OPC_MoveParent,
/*33648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33650*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33653*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33656*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33659*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33662*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33665*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33668*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33671*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33674*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4971:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33692*/       /*Scope*/ 68, /*->33761*/
/*33693*/         OPC_CheckChild1Type, MVT::v16i32,
/*33695*/         OPC_RecordChild2, // #1 = $rsrc
/*33696*/         OPC_RecordChild3, // #2 = $sampler
/*33697*/         OPC_RecordChild4, // #3 = $dmask
/*33698*/         OPC_RecordChild5, // #4 = $unorm
/*33699*/         OPC_RecordChild6, // #5 = $r128
/*33700*/         OPC_RecordChild7, // #6 = $da
/*33701*/         OPC_MoveChild, 8,
/*33703*/         OPC_RecordNode, // #7 = $glc
/*33704*/         OPC_MoveParent,
/*33705*/         OPC_MoveChild, 9,
/*33707*/         OPC_RecordNode, // #8 = $slc
/*33708*/         OPC_MoveParent,
/*33709*/         OPC_MoveChild, 10,
/*33711*/         OPC_RecordNode, // #9 = $tfe
/*33712*/         OPC_MoveParent,
/*33713*/         OPC_MoveChild, 11,
/*33715*/         OPC_RecordNode, // #10 = $lwe
/*33716*/         OPC_MoveParent,
/*33717*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33719*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4971:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33761*/       0, /*End of Scope*/
/*33762*/     /*Scope*/ 95|128,2/*351*/, /*->34115*/
/*33764*/       OPC_CheckChild0Integer, 106|128,38/*4970*/, 
/*33767*/       OPC_RecordChild1, // #0 = $addr
/*33768*/       OPC_Scope, 68, /*->33838*/ // 5 children in Scope
/*33770*/         OPC_CheckChild1Type, MVT::i32,
/*33772*/         OPC_RecordChild2, // #1 = $rsrc
/*33773*/         OPC_RecordChild3, // #2 = $sampler
/*33774*/         OPC_RecordChild4, // #3 = $dmask
/*33775*/         OPC_RecordChild5, // #4 = $unorm
/*33776*/         OPC_RecordChild6, // #5 = $r128
/*33777*/         OPC_RecordChild7, // #6 = $da
/*33778*/         OPC_MoveChild, 8,
/*33780*/         OPC_RecordNode, // #7 = $glc
/*33781*/         OPC_MoveParent,
/*33782*/         OPC_MoveChild, 9,
/*33784*/         OPC_RecordNode, // #8 = $slc
/*33785*/         OPC_MoveParent,
/*33786*/         OPC_MoveChild, 10,
/*33788*/         OPC_RecordNode, // #9 = $tfe
/*33789*/         OPC_MoveParent,
/*33790*/         OPC_MoveChild, 11,
/*33792*/         OPC_RecordNode, // #10 = $lwe
/*33793*/         OPC_MoveParent,
/*33794*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33796*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33799*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33802*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33805*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33808*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33811*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33814*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33817*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33820*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4970:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33838*/       /*Scope*/ 68, /*->33907*/
/*33839*/         OPC_CheckChild1Type, MVT::v2i32,
/*33841*/         OPC_RecordChild2, // #1 = $rsrc
/*33842*/         OPC_RecordChild3, // #2 = $sampler
/*33843*/         OPC_RecordChild4, // #3 = $dmask
/*33844*/         OPC_RecordChild5, // #4 = $unorm
/*33845*/         OPC_RecordChild6, // #5 = $r128
/*33846*/         OPC_RecordChild7, // #6 = $da
/*33847*/         OPC_MoveChild, 8,
/*33849*/         OPC_RecordNode, // #7 = $glc
/*33850*/         OPC_MoveParent,
/*33851*/         OPC_MoveChild, 9,
/*33853*/         OPC_RecordNode, // #8 = $slc
/*33854*/         OPC_MoveParent,
/*33855*/         OPC_MoveChild, 10,
/*33857*/         OPC_RecordNode, // #9 = $tfe
/*33858*/         OPC_MoveParent,
/*33859*/         OPC_MoveChild, 11,
/*33861*/         OPC_RecordNode, // #10 = $lwe
/*33862*/         OPC_MoveParent,
/*33863*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33865*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33868*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33871*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33877*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33880*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33883*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33886*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4970:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33907*/       /*Scope*/ 68, /*->33976*/
/*33908*/         OPC_CheckChild1Type, MVT::v4i32,
/*33910*/         OPC_RecordChild2, // #1 = $rsrc
/*33911*/         OPC_RecordChild3, // #2 = $sampler
/*33912*/         OPC_RecordChild4, // #3 = $dmask
/*33913*/         OPC_RecordChild5, // #4 = $unorm
/*33914*/         OPC_RecordChild6, // #5 = $r128
/*33915*/         OPC_RecordChild7, // #6 = $da
/*33916*/         OPC_MoveChild, 8,
/*33918*/         OPC_RecordNode, // #7 = $glc
/*33919*/         OPC_MoveParent,
/*33920*/         OPC_MoveChild, 9,
/*33922*/         OPC_RecordNode, // #8 = $slc
/*33923*/         OPC_MoveParent,
/*33924*/         OPC_MoveChild, 10,
/*33926*/         OPC_RecordNode, // #9 = $tfe
/*33927*/         OPC_MoveParent,
/*33928*/         OPC_MoveChild, 11,
/*33930*/         OPC_RecordNode, // #10 = $lwe
/*33931*/         OPC_MoveParent,
/*33932*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33934*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33937*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33940*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33943*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33946*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33949*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33952*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33955*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4970:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33976*/       /*Scope*/ 68, /*->34045*/
/*33977*/         OPC_CheckChild1Type, MVT::v8i32,
/*33979*/         OPC_RecordChild2, // #1 = $rsrc
/*33980*/         OPC_RecordChild3, // #2 = $sampler
/*33981*/         OPC_RecordChild4, // #3 = $dmask
/*33982*/         OPC_RecordChild5, // #4 = $unorm
/*33983*/         OPC_RecordChild6, // #5 = $r128
/*33984*/         OPC_RecordChild7, // #6 = $da
/*33985*/         OPC_MoveChild, 8,
/*33987*/         OPC_RecordNode, // #7 = $glc
/*33988*/         OPC_MoveParent,
/*33989*/         OPC_MoveChild, 9,
/*33991*/         OPC_RecordNode, // #8 = $slc
/*33992*/         OPC_MoveParent,
/*33993*/         OPC_MoveChild, 10,
/*33995*/         OPC_RecordNode, // #9 = $tfe
/*33996*/         OPC_MoveParent,
/*33997*/         OPC_MoveChild, 11,
/*33999*/         OPC_RecordNode, // #10 = $lwe
/*34000*/         OPC_MoveParent,
/*34001*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34003*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34006*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34009*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34012*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34015*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34018*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34021*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34024*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34027*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4970:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34045*/       /*Scope*/ 68, /*->34114*/
/*34046*/         OPC_CheckChild1Type, MVT::v16i32,
/*34048*/         OPC_RecordChild2, // #1 = $rsrc
/*34049*/         OPC_RecordChild3, // #2 = $sampler
/*34050*/         OPC_RecordChild4, // #3 = $dmask
/*34051*/         OPC_RecordChild5, // #4 = $unorm
/*34052*/         OPC_RecordChild6, // #5 = $r128
/*34053*/         OPC_RecordChild7, // #6 = $da
/*34054*/         OPC_MoveChild, 8,
/*34056*/         OPC_RecordNode, // #7 = $glc
/*34057*/         OPC_MoveParent,
/*34058*/         OPC_MoveChild, 9,
/*34060*/         OPC_RecordNode, // #8 = $slc
/*34061*/         OPC_MoveParent,
/*34062*/         OPC_MoveChild, 10,
/*34064*/         OPC_RecordNode, // #9 = $tfe
/*34065*/         OPC_MoveParent,
/*34066*/         OPC_MoveChild, 11,
/*34068*/         OPC_RecordNode, // #10 = $lwe
/*34069*/         OPC_MoveParent,
/*34070*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34072*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34075*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34078*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34081*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34084*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34087*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34090*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34093*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4970:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34114*/       0, /*End of Scope*/
/*34115*/     /*Scope*/ 95|128,2/*351*/, /*->34468*/
/*34117*/       OPC_CheckChild0Integer, 13|128,39/*5005*/, 
/*34120*/       OPC_RecordChild1, // #0 = $addr
/*34121*/       OPC_Scope, 68, /*->34191*/ // 5 children in Scope
/*34123*/         OPC_CheckChild1Type, MVT::i32,
/*34125*/         OPC_RecordChild2, // #1 = $rsrc
/*34126*/         OPC_RecordChild3, // #2 = $sampler
/*34127*/         OPC_RecordChild4, // #3 = $dmask
/*34128*/         OPC_RecordChild5, // #4 = $unorm
/*34129*/         OPC_RecordChild6, // #5 = $r128
/*34130*/         OPC_RecordChild7, // #6 = $da
/*34131*/         OPC_MoveChild, 8,
/*34133*/         OPC_RecordNode, // #7 = $glc
/*34134*/         OPC_MoveParent,
/*34135*/         OPC_MoveChild, 9,
/*34137*/         OPC_RecordNode, // #8 = $slc
/*34138*/         OPC_MoveParent,
/*34139*/         OPC_MoveChild, 10,
/*34141*/         OPC_RecordNode, // #9 = $tfe
/*34142*/         OPC_MoveParent,
/*34143*/         OPC_MoveChild, 11,
/*34145*/         OPC_RecordNode, // #10 = $lwe
/*34146*/         OPC_MoveParent,
/*34147*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34149*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34152*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34155*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34158*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34161*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34164*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34167*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34170*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5005:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34191*/       /*Scope*/ 68, /*->34260*/
/*34192*/         OPC_CheckChild1Type, MVT::v2i32,
/*34194*/         OPC_RecordChild2, // #1 = $rsrc
/*34195*/         OPC_RecordChild3, // #2 = $sampler
/*34196*/         OPC_RecordChild4, // #3 = $dmask
/*34197*/         OPC_RecordChild5, // #4 = $unorm
/*34198*/         OPC_RecordChild6, // #5 = $r128
/*34199*/         OPC_RecordChild7, // #6 = $da
/*34200*/         OPC_MoveChild, 8,
/*34202*/         OPC_RecordNode, // #7 = $glc
/*34203*/         OPC_MoveParent,
/*34204*/         OPC_MoveChild, 9,
/*34206*/         OPC_RecordNode, // #8 = $slc
/*34207*/         OPC_MoveParent,
/*34208*/         OPC_MoveChild, 10,
/*34210*/         OPC_RecordNode, // #9 = $tfe
/*34211*/         OPC_MoveParent,
/*34212*/         OPC_MoveChild, 11,
/*34214*/         OPC_RecordNode, // #10 = $lwe
/*34215*/         OPC_MoveParent,
/*34216*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34218*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34221*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34224*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34230*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34233*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34236*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5005:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34260*/       /*Scope*/ 68, /*->34329*/
/*34261*/         OPC_CheckChild1Type, MVT::v4i32,
/*34263*/         OPC_RecordChild2, // #1 = $rsrc
/*34264*/         OPC_RecordChild3, // #2 = $sampler
/*34265*/         OPC_RecordChild4, // #3 = $dmask
/*34266*/         OPC_RecordChild5, // #4 = $unorm
/*34267*/         OPC_RecordChild6, // #5 = $r128
/*34268*/         OPC_RecordChild7, // #6 = $da
/*34269*/         OPC_MoveChild, 8,
/*34271*/         OPC_RecordNode, // #7 = $glc
/*34272*/         OPC_MoveParent,
/*34273*/         OPC_MoveChild, 9,
/*34275*/         OPC_RecordNode, // #8 = $slc
/*34276*/         OPC_MoveParent,
/*34277*/         OPC_MoveChild, 10,
/*34279*/         OPC_RecordNode, // #9 = $tfe
/*34280*/         OPC_MoveParent,
/*34281*/         OPC_MoveChild, 11,
/*34283*/         OPC_RecordNode, // #10 = $lwe
/*34284*/         OPC_MoveParent,
/*34285*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34287*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34290*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34293*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34296*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34299*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34302*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34305*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34308*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34311*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5005:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34329*/       /*Scope*/ 68, /*->34398*/
/*34330*/         OPC_CheckChild1Type, MVT::v8i32,
/*34332*/         OPC_RecordChild2, // #1 = $rsrc
/*34333*/         OPC_RecordChild3, // #2 = $sampler
/*34334*/         OPC_RecordChild4, // #3 = $dmask
/*34335*/         OPC_RecordChild5, // #4 = $unorm
/*34336*/         OPC_RecordChild6, // #5 = $r128
/*34337*/         OPC_RecordChild7, // #6 = $da
/*34338*/         OPC_MoveChild, 8,
/*34340*/         OPC_RecordNode, // #7 = $glc
/*34341*/         OPC_MoveParent,
/*34342*/         OPC_MoveChild, 9,
/*34344*/         OPC_RecordNode, // #8 = $slc
/*34345*/         OPC_MoveParent,
/*34346*/         OPC_MoveChild, 10,
/*34348*/         OPC_RecordNode, // #9 = $tfe
/*34349*/         OPC_MoveParent,
/*34350*/         OPC_MoveChild, 11,
/*34352*/         OPC_RecordNode, // #10 = $lwe
/*34353*/         OPC_MoveParent,
/*34354*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34356*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34359*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34362*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34365*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34368*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34371*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34374*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34377*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5005:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34398*/       /*Scope*/ 68, /*->34467*/
/*34399*/         OPC_CheckChild1Type, MVT::v16i32,
/*34401*/         OPC_RecordChild2, // #1 = $rsrc
/*34402*/         OPC_RecordChild3, // #2 = $sampler
/*34403*/         OPC_RecordChild4, // #3 = $dmask
/*34404*/         OPC_RecordChild5, // #4 = $unorm
/*34405*/         OPC_RecordChild6, // #5 = $r128
/*34406*/         OPC_RecordChild7, // #6 = $da
/*34407*/         OPC_MoveChild, 8,
/*34409*/         OPC_RecordNode, // #7 = $glc
/*34410*/         OPC_MoveParent,
/*34411*/         OPC_MoveChild, 9,
/*34413*/         OPC_RecordNode, // #8 = $slc
/*34414*/         OPC_MoveParent,
/*34415*/         OPC_MoveChild, 10,
/*34417*/         OPC_RecordNode, // #9 = $tfe
/*34418*/         OPC_MoveParent,
/*34419*/         OPC_MoveChild, 11,
/*34421*/         OPC_RecordNode, // #10 = $lwe
/*34422*/         OPC_MoveParent,
/*34423*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34425*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34428*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34431*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34434*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34437*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34440*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34443*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34446*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34449*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5005:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34467*/       0, /*End of Scope*/
/*34468*/     /*Scope*/ 95|128,2/*351*/, /*->34821*/
/*34470*/       OPC_CheckChild0Integer, 3|128,39/*4995*/, 
/*34473*/       OPC_RecordChild1, // #0 = $addr
/*34474*/       OPC_Scope, 68, /*->34544*/ // 5 children in Scope
/*34476*/         OPC_CheckChild1Type, MVT::i32,
/*34478*/         OPC_RecordChild2, // #1 = $rsrc
/*34479*/         OPC_RecordChild3, // #2 = $sampler
/*34480*/         OPC_RecordChild4, // #3 = $dmask
/*34481*/         OPC_RecordChild5, // #4 = $unorm
/*34482*/         OPC_RecordChild6, // #5 = $r128
/*34483*/         OPC_RecordChild7, // #6 = $da
/*34484*/         OPC_MoveChild, 8,
/*34486*/         OPC_RecordNode, // #7 = $glc
/*34487*/         OPC_MoveParent,
/*34488*/         OPC_MoveChild, 9,
/*34490*/         OPC_RecordNode, // #8 = $slc
/*34491*/         OPC_MoveParent,
/*34492*/         OPC_MoveChild, 10,
/*34494*/         OPC_RecordNode, // #9 = $tfe
/*34495*/         OPC_MoveParent,
/*34496*/         OPC_MoveChild, 11,
/*34498*/         OPC_RecordNode, // #10 = $lwe
/*34499*/         OPC_MoveParent,
/*34500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34502*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34505*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34508*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34511*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34514*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34517*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34520*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4995:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34544*/       /*Scope*/ 68, /*->34613*/
/*34545*/         OPC_CheckChild1Type, MVT::v2i32,
/*34547*/         OPC_RecordChild2, // #1 = $rsrc
/*34548*/         OPC_RecordChild3, // #2 = $sampler
/*34549*/         OPC_RecordChild4, // #3 = $dmask
/*34550*/         OPC_RecordChild5, // #4 = $unorm
/*34551*/         OPC_RecordChild6, // #5 = $r128
/*34552*/         OPC_RecordChild7, // #6 = $da
/*34553*/         OPC_MoveChild, 8,
/*34555*/         OPC_RecordNode, // #7 = $glc
/*34556*/         OPC_MoveParent,
/*34557*/         OPC_MoveChild, 9,
/*34559*/         OPC_RecordNode, // #8 = $slc
/*34560*/         OPC_MoveParent,
/*34561*/         OPC_MoveChild, 10,
/*34563*/         OPC_RecordNode, // #9 = $tfe
/*34564*/         OPC_MoveParent,
/*34565*/         OPC_MoveChild, 11,
/*34567*/         OPC_RecordNode, // #10 = $lwe
/*34568*/         OPC_MoveParent,
/*34569*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34571*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34574*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34577*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34580*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34583*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34586*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34589*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34592*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4995:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34613*/       /*Scope*/ 68, /*->34682*/
/*34614*/         OPC_CheckChild1Type, MVT::v4i32,
/*34616*/         OPC_RecordChild2, // #1 = $rsrc
/*34617*/         OPC_RecordChild3, // #2 = $sampler
/*34618*/         OPC_RecordChild4, // #3 = $dmask
/*34619*/         OPC_RecordChild5, // #4 = $unorm
/*34620*/         OPC_RecordChild6, // #5 = $r128
/*34621*/         OPC_RecordChild7, // #6 = $da
/*34622*/         OPC_MoveChild, 8,
/*34624*/         OPC_RecordNode, // #7 = $glc
/*34625*/         OPC_MoveParent,
/*34626*/         OPC_MoveChild, 9,
/*34628*/         OPC_RecordNode, // #8 = $slc
/*34629*/         OPC_MoveParent,
/*34630*/         OPC_MoveChild, 10,
/*34632*/         OPC_RecordNode, // #9 = $tfe
/*34633*/         OPC_MoveParent,
/*34634*/         OPC_MoveChild, 11,
/*34636*/         OPC_RecordNode, // #10 = $lwe
/*34637*/         OPC_MoveParent,
/*34638*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34640*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34643*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34646*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34649*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34652*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34655*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34658*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34661*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4995:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34682*/       /*Scope*/ 68, /*->34751*/
/*34683*/         OPC_CheckChild1Type, MVT::v8i32,
/*34685*/         OPC_RecordChild2, // #1 = $rsrc
/*34686*/         OPC_RecordChild3, // #2 = $sampler
/*34687*/         OPC_RecordChild4, // #3 = $dmask
/*34688*/         OPC_RecordChild5, // #4 = $unorm
/*34689*/         OPC_RecordChild6, // #5 = $r128
/*34690*/         OPC_RecordChild7, // #6 = $da
/*34691*/         OPC_MoveChild, 8,
/*34693*/         OPC_RecordNode, // #7 = $glc
/*34694*/         OPC_MoveParent,
/*34695*/         OPC_MoveChild, 9,
/*34697*/         OPC_RecordNode, // #8 = $slc
/*34698*/         OPC_MoveParent,
/*34699*/         OPC_MoveChild, 10,
/*34701*/         OPC_RecordNode, // #9 = $tfe
/*34702*/         OPC_MoveParent,
/*34703*/         OPC_MoveChild, 11,
/*34705*/         OPC_RecordNode, // #10 = $lwe
/*34706*/         OPC_MoveParent,
/*34707*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34709*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34712*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34715*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34718*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34721*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34724*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34727*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34730*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4995:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34751*/       /*Scope*/ 68, /*->34820*/
/*34752*/         OPC_CheckChild1Type, MVT::v16i32,
/*34754*/         OPC_RecordChild2, // #1 = $rsrc
/*34755*/         OPC_RecordChild3, // #2 = $sampler
/*34756*/         OPC_RecordChild4, // #3 = $dmask
/*34757*/         OPC_RecordChild5, // #4 = $unorm
/*34758*/         OPC_RecordChild6, // #5 = $r128
/*34759*/         OPC_RecordChild7, // #6 = $da
/*34760*/         OPC_MoveChild, 8,
/*34762*/         OPC_RecordNode, // #7 = $glc
/*34763*/         OPC_MoveParent,
/*34764*/         OPC_MoveChild, 9,
/*34766*/         OPC_RecordNode, // #8 = $slc
/*34767*/         OPC_MoveParent,
/*34768*/         OPC_MoveChild, 10,
/*34770*/         OPC_RecordNode, // #9 = $tfe
/*34771*/         OPC_MoveParent,
/*34772*/         OPC_MoveChild, 11,
/*34774*/         OPC_RecordNode, // #10 = $lwe
/*34775*/         OPC_MoveParent,
/*34776*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34778*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34787*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34799*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34802*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4995:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34820*/       0, /*End of Scope*/
/*34821*/     /*Scope*/ 95|128,2/*351*/, /*->35174*/
/*34823*/       OPC_CheckChild0Integer, 2|128,39/*4994*/, 
/*34826*/       OPC_RecordChild1, // #0 = $addr
/*34827*/       OPC_Scope, 68, /*->34897*/ // 5 children in Scope
/*34829*/         OPC_CheckChild1Type, MVT::i32,
/*34831*/         OPC_RecordChild2, // #1 = $rsrc
/*34832*/         OPC_RecordChild3, // #2 = $sampler
/*34833*/         OPC_RecordChild4, // #3 = $dmask
/*34834*/         OPC_RecordChild5, // #4 = $unorm
/*34835*/         OPC_RecordChild6, // #5 = $r128
/*34836*/         OPC_RecordChild7, // #6 = $da
/*34837*/         OPC_MoveChild, 8,
/*34839*/         OPC_RecordNode, // #7 = $glc
/*34840*/         OPC_MoveParent,
/*34841*/         OPC_MoveChild, 9,
/*34843*/         OPC_RecordNode, // #8 = $slc
/*34844*/         OPC_MoveParent,
/*34845*/         OPC_MoveChild, 10,
/*34847*/         OPC_RecordNode, // #9 = $tfe
/*34848*/         OPC_MoveParent,
/*34849*/         OPC_MoveChild, 11,
/*34851*/         OPC_RecordNode, // #10 = $lwe
/*34852*/         OPC_MoveParent,
/*34853*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34855*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34858*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34861*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34864*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34867*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34870*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34873*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34876*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4994:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34897*/       /*Scope*/ 68, /*->34966*/
/*34898*/         OPC_CheckChild1Type, MVT::v2i32,
/*34900*/         OPC_RecordChild2, // #1 = $rsrc
/*34901*/         OPC_RecordChild3, // #2 = $sampler
/*34902*/         OPC_RecordChild4, // #3 = $dmask
/*34903*/         OPC_RecordChild5, // #4 = $unorm
/*34904*/         OPC_RecordChild6, // #5 = $r128
/*34905*/         OPC_RecordChild7, // #6 = $da
/*34906*/         OPC_MoveChild, 8,
/*34908*/         OPC_RecordNode, // #7 = $glc
/*34909*/         OPC_MoveParent,
/*34910*/         OPC_MoveChild, 9,
/*34912*/         OPC_RecordNode, // #8 = $slc
/*34913*/         OPC_MoveParent,
/*34914*/         OPC_MoveChild, 10,
/*34916*/         OPC_RecordNode, // #9 = $tfe
/*34917*/         OPC_MoveParent,
/*34918*/         OPC_MoveChild, 11,
/*34920*/         OPC_RecordNode, // #10 = $lwe
/*34921*/         OPC_MoveParent,
/*34922*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34924*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34927*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34930*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34933*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34936*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34939*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34942*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34945*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4994:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34966*/       /*Scope*/ 68, /*->35035*/
/*34967*/         OPC_CheckChild1Type, MVT::v4i32,
/*34969*/         OPC_RecordChild2, // #1 = $rsrc
/*34970*/         OPC_RecordChild3, // #2 = $sampler
/*34971*/         OPC_RecordChild4, // #3 = $dmask
/*34972*/         OPC_RecordChild5, // #4 = $unorm
/*34973*/         OPC_RecordChild6, // #5 = $r128
/*34974*/         OPC_RecordChild7, // #6 = $da
/*34975*/         OPC_MoveChild, 8,
/*34977*/         OPC_RecordNode, // #7 = $glc
/*34978*/         OPC_MoveParent,
/*34979*/         OPC_MoveChild, 9,
/*34981*/         OPC_RecordNode, // #8 = $slc
/*34982*/         OPC_MoveParent,
/*34983*/         OPC_MoveChild, 10,
/*34985*/         OPC_RecordNode, // #9 = $tfe
/*34986*/         OPC_MoveParent,
/*34987*/         OPC_MoveChild, 11,
/*34989*/         OPC_RecordNode, // #10 = $lwe
/*34990*/         OPC_MoveParent,
/*34991*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34993*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34996*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34999*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35002*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35005*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35008*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35011*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35014*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4994:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35035*/       /*Scope*/ 68, /*->35104*/
/*35036*/         OPC_CheckChild1Type, MVT::v8i32,
/*35038*/         OPC_RecordChild2, // #1 = $rsrc
/*35039*/         OPC_RecordChild3, // #2 = $sampler
/*35040*/         OPC_RecordChild4, // #3 = $dmask
/*35041*/         OPC_RecordChild5, // #4 = $unorm
/*35042*/         OPC_RecordChild6, // #5 = $r128
/*35043*/         OPC_RecordChild7, // #6 = $da
/*35044*/         OPC_MoveChild, 8,
/*35046*/         OPC_RecordNode, // #7 = $glc
/*35047*/         OPC_MoveParent,
/*35048*/         OPC_MoveChild, 9,
/*35050*/         OPC_RecordNode, // #8 = $slc
/*35051*/         OPC_MoveParent,
/*35052*/         OPC_MoveChild, 10,
/*35054*/         OPC_RecordNode, // #9 = $tfe
/*35055*/         OPC_MoveParent,
/*35056*/         OPC_MoveChild, 11,
/*35058*/         OPC_RecordNode, // #10 = $lwe
/*35059*/         OPC_MoveParent,
/*35060*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35062*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35065*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35068*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35071*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35074*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35077*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35080*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35083*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35086*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4994:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35104*/       /*Scope*/ 68, /*->35173*/
/*35105*/         OPC_CheckChild1Type, MVT::v16i32,
/*35107*/         OPC_RecordChild2, // #1 = $rsrc
/*35108*/         OPC_RecordChild3, // #2 = $sampler
/*35109*/         OPC_RecordChild4, // #3 = $dmask
/*35110*/         OPC_RecordChild5, // #4 = $unorm
/*35111*/         OPC_RecordChild6, // #5 = $r128
/*35112*/         OPC_RecordChild7, // #6 = $da
/*35113*/         OPC_MoveChild, 8,
/*35115*/         OPC_RecordNode, // #7 = $glc
/*35116*/         OPC_MoveParent,
/*35117*/         OPC_MoveChild, 9,
/*35119*/         OPC_RecordNode, // #8 = $slc
/*35120*/         OPC_MoveParent,
/*35121*/         OPC_MoveChild, 10,
/*35123*/         OPC_RecordNode, // #9 = $tfe
/*35124*/         OPC_MoveParent,
/*35125*/         OPC_MoveChild, 11,
/*35127*/         OPC_RecordNode, // #10 = $lwe
/*35128*/         OPC_MoveParent,
/*35129*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35131*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35134*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35137*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35140*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35143*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35146*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35149*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35152*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4994:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35173*/       0, /*End of Scope*/
/*35174*/     /*Scope*/ 95|128,2/*351*/, /*->35527*/
/*35176*/       OPC_CheckChild0Integer, 127|128,38/*4991*/, 
/*35179*/       OPC_RecordChild1, // #0 = $addr
/*35180*/       OPC_Scope, 68, /*->35250*/ // 5 children in Scope
/*35182*/         OPC_CheckChild1Type, MVT::i32,
/*35184*/         OPC_RecordChild2, // #1 = $rsrc
/*35185*/         OPC_RecordChild3, // #2 = $sampler
/*35186*/         OPC_RecordChild4, // #3 = $dmask
/*35187*/         OPC_RecordChild5, // #4 = $unorm
/*35188*/         OPC_RecordChild6, // #5 = $r128
/*35189*/         OPC_RecordChild7, // #6 = $da
/*35190*/         OPC_MoveChild, 8,
/*35192*/         OPC_RecordNode, // #7 = $glc
/*35193*/         OPC_MoveParent,
/*35194*/         OPC_MoveChild, 9,
/*35196*/         OPC_RecordNode, // #8 = $slc
/*35197*/         OPC_MoveParent,
/*35198*/         OPC_MoveChild, 10,
/*35200*/         OPC_RecordNode, // #9 = $tfe
/*35201*/         OPC_MoveParent,
/*35202*/         OPC_MoveChild, 11,
/*35204*/         OPC_RecordNode, // #10 = $lwe
/*35205*/         OPC_MoveParent,
/*35206*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35208*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35211*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35214*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35217*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35220*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35223*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35226*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35229*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4991:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35250*/       /*Scope*/ 68, /*->35319*/
/*35251*/         OPC_CheckChild1Type, MVT::v2i32,
/*35253*/         OPC_RecordChild2, // #1 = $rsrc
/*35254*/         OPC_RecordChild3, // #2 = $sampler
/*35255*/         OPC_RecordChild4, // #3 = $dmask
/*35256*/         OPC_RecordChild5, // #4 = $unorm
/*35257*/         OPC_RecordChild6, // #5 = $r128
/*35258*/         OPC_RecordChild7, // #6 = $da
/*35259*/         OPC_MoveChild, 8,
/*35261*/         OPC_RecordNode, // #7 = $glc
/*35262*/         OPC_MoveParent,
/*35263*/         OPC_MoveChild, 9,
/*35265*/         OPC_RecordNode, // #8 = $slc
/*35266*/         OPC_MoveParent,
/*35267*/         OPC_MoveChild, 10,
/*35269*/         OPC_RecordNode, // #9 = $tfe
/*35270*/         OPC_MoveParent,
/*35271*/         OPC_MoveChild, 11,
/*35273*/         OPC_RecordNode, // #10 = $lwe
/*35274*/         OPC_MoveParent,
/*35275*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35277*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35280*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35283*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35286*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35289*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35292*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35295*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35298*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35301*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4991:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35319*/       /*Scope*/ 68, /*->35388*/
/*35320*/         OPC_CheckChild1Type, MVT::v4i32,
/*35322*/         OPC_RecordChild2, // #1 = $rsrc
/*35323*/         OPC_RecordChild3, // #2 = $sampler
/*35324*/         OPC_RecordChild4, // #3 = $dmask
/*35325*/         OPC_RecordChild5, // #4 = $unorm
/*35326*/         OPC_RecordChild6, // #5 = $r128
/*35327*/         OPC_RecordChild7, // #6 = $da
/*35328*/         OPC_MoveChild, 8,
/*35330*/         OPC_RecordNode, // #7 = $glc
/*35331*/         OPC_MoveParent,
/*35332*/         OPC_MoveChild, 9,
/*35334*/         OPC_RecordNode, // #8 = $slc
/*35335*/         OPC_MoveParent,
/*35336*/         OPC_MoveChild, 10,
/*35338*/         OPC_RecordNode, // #9 = $tfe
/*35339*/         OPC_MoveParent,
/*35340*/         OPC_MoveChild, 11,
/*35342*/         OPC_RecordNode, // #10 = $lwe
/*35343*/         OPC_MoveParent,
/*35344*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35346*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35349*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35352*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35355*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35358*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35361*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35364*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35367*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35370*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4991:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35388*/       /*Scope*/ 68, /*->35457*/
/*35389*/         OPC_CheckChild1Type, MVT::v8i32,
/*35391*/         OPC_RecordChild2, // #1 = $rsrc
/*35392*/         OPC_RecordChild3, // #2 = $sampler
/*35393*/         OPC_RecordChild4, // #3 = $dmask
/*35394*/         OPC_RecordChild5, // #4 = $unorm
/*35395*/         OPC_RecordChild6, // #5 = $r128
/*35396*/         OPC_RecordChild7, // #6 = $da
/*35397*/         OPC_MoveChild, 8,
/*35399*/         OPC_RecordNode, // #7 = $glc
/*35400*/         OPC_MoveParent,
/*35401*/         OPC_MoveChild, 9,
/*35403*/         OPC_RecordNode, // #8 = $slc
/*35404*/         OPC_MoveParent,
/*35405*/         OPC_MoveChild, 10,
/*35407*/         OPC_RecordNode, // #9 = $tfe
/*35408*/         OPC_MoveParent,
/*35409*/         OPC_MoveChild, 11,
/*35411*/         OPC_RecordNode, // #10 = $lwe
/*35412*/         OPC_MoveParent,
/*35413*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35415*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35418*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35421*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35424*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35427*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35430*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35433*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35436*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35439*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4991:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35457*/       /*Scope*/ 68, /*->35526*/
/*35458*/         OPC_CheckChild1Type, MVT::v16i32,
/*35460*/         OPC_RecordChild2, // #1 = $rsrc
/*35461*/         OPC_RecordChild3, // #2 = $sampler
/*35462*/         OPC_RecordChild4, // #3 = $dmask
/*35463*/         OPC_RecordChild5, // #4 = $unorm
/*35464*/         OPC_RecordChild6, // #5 = $r128
/*35465*/         OPC_RecordChild7, // #6 = $da
/*35466*/         OPC_MoveChild, 8,
/*35468*/         OPC_RecordNode, // #7 = $glc
/*35469*/         OPC_MoveParent,
/*35470*/         OPC_MoveChild, 9,
/*35472*/         OPC_RecordNode, // #8 = $slc
/*35473*/         OPC_MoveParent,
/*35474*/         OPC_MoveChild, 10,
/*35476*/         OPC_RecordNode, // #9 = $tfe
/*35477*/         OPC_MoveParent,
/*35478*/         OPC_MoveChild, 11,
/*35480*/         OPC_RecordNode, // #10 = $lwe
/*35481*/         OPC_MoveParent,
/*35482*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35484*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35487*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35490*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35493*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35496*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35499*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35502*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35505*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35508*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4991:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35526*/       0, /*End of Scope*/
/*35527*/     /*Scope*/ 95|128,2/*351*/, /*->35880*/
/*35529*/       OPC_CheckChild0Integer, 118|128,38/*4982*/, 
/*35532*/       OPC_RecordChild1, // #0 = $addr
/*35533*/       OPC_Scope, 68, /*->35603*/ // 5 children in Scope
/*35535*/         OPC_CheckChild1Type, MVT::i32,
/*35537*/         OPC_RecordChild2, // #1 = $rsrc
/*35538*/         OPC_RecordChild3, // #2 = $sampler
/*35539*/         OPC_RecordChild4, // #3 = $dmask
/*35540*/         OPC_RecordChild5, // #4 = $unorm
/*35541*/         OPC_RecordChild6, // #5 = $r128
/*35542*/         OPC_RecordChild7, // #6 = $da
/*35543*/         OPC_MoveChild, 8,
/*35545*/         OPC_RecordNode, // #7 = $glc
/*35546*/         OPC_MoveParent,
/*35547*/         OPC_MoveChild, 9,
/*35549*/         OPC_RecordNode, // #8 = $slc
/*35550*/         OPC_MoveParent,
/*35551*/         OPC_MoveChild, 10,
/*35553*/         OPC_RecordNode, // #9 = $tfe
/*35554*/         OPC_MoveParent,
/*35555*/         OPC_MoveChild, 11,
/*35557*/         OPC_RecordNode, // #10 = $lwe
/*35558*/         OPC_MoveParent,
/*35559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35561*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35564*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35567*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35570*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35573*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35576*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35579*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35582*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35585*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4982:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35603*/       /*Scope*/ 68, /*->35672*/
/*35604*/         OPC_CheckChild1Type, MVT::v2i32,
/*35606*/         OPC_RecordChild2, // #1 = $rsrc
/*35607*/         OPC_RecordChild3, // #2 = $sampler
/*35608*/         OPC_RecordChild4, // #3 = $dmask
/*35609*/         OPC_RecordChild5, // #4 = $unorm
/*35610*/         OPC_RecordChild6, // #5 = $r128
/*35611*/         OPC_RecordChild7, // #6 = $da
/*35612*/         OPC_MoveChild, 8,
/*35614*/         OPC_RecordNode, // #7 = $glc
/*35615*/         OPC_MoveParent,
/*35616*/         OPC_MoveChild, 9,
/*35618*/         OPC_RecordNode, // #8 = $slc
/*35619*/         OPC_MoveParent,
/*35620*/         OPC_MoveChild, 10,
/*35622*/         OPC_RecordNode, // #9 = $tfe
/*35623*/         OPC_MoveParent,
/*35624*/         OPC_MoveChild, 11,
/*35626*/         OPC_RecordNode, // #10 = $lwe
/*35627*/         OPC_MoveParent,
/*35628*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35630*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35633*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35636*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35639*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35642*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35645*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35648*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35651*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35654*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4982:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35672*/       /*Scope*/ 68, /*->35741*/
/*35673*/         OPC_CheckChild1Type, MVT::v4i32,
/*35675*/         OPC_RecordChild2, // #1 = $rsrc
/*35676*/         OPC_RecordChild3, // #2 = $sampler
/*35677*/         OPC_RecordChild4, // #3 = $dmask
/*35678*/         OPC_RecordChild5, // #4 = $unorm
/*35679*/         OPC_RecordChild6, // #5 = $r128
/*35680*/         OPC_RecordChild7, // #6 = $da
/*35681*/         OPC_MoveChild, 8,
/*35683*/         OPC_RecordNode, // #7 = $glc
/*35684*/         OPC_MoveParent,
/*35685*/         OPC_MoveChild, 9,
/*35687*/         OPC_RecordNode, // #8 = $slc
/*35688*/         OPC_MoveParent,
/*35689*/         OPC_MoveChild, 10,
/*35691*/         OPC_RecordNode, // #9 = $tfe
/*35692*/         OPC_MoveParent,
/*35693*/         OPC_MoveChild, 11,
/*35695*/         OPC_RecordNode, // #10 = $lwe
/*35696*/         OPC_MoveParent,
/*35697*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35699*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35702*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35705*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35708*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35711*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35714*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35717*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35720*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4982:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35741*/       /*Scope*/ 68, /*->35810*/
/*35742*/         OPC_CheckChild1Type, MVT::v8i32,
/*35744*/         OPC_RecordChild2, // #1 = $rsrc
/*35745*/         OPC_RecordChild3, // #2 = $sampler
/*35746*/         OPC_RecordChild4, // #3 = $dmask
/*35747*/         OPC_RecordChild5, // #4 = $unorm
/*35748*/         OPC_RecordChild6, // #5 = $r128
/*35749*/         OPC_RecordChild7, // #6 = $da
/*35750*/         OPC_MoveChild, 8,
/*35752*/         OPC_RecordNode, // #7 = $glc
/*35753*/         OPC_MoveParent,
/*35754*/         OPC_MoveChild, 9,
/*35756*/         OPC_RecordNode, // #8 = $slc
/*35757*/         OPC_MoveParent,
/*35758*/         OPC_MoveChild, 10,
/*35760*/         OPC_RecordNode, // #9 = $tfe
/*35761*/         OPC_MoveParent,
/*35762*/         OPC_MoveChild, 11,
/*35764*/         OPC_RecordNode, // #10 = $lwe
/*35765*/         OPC_MoveParent,
/*35766*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35768*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35771*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35774*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35777*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35780*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35783*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35786*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35789*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4982:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35810*/       /*Scope*/ 68, /*->35879*/
/*35811*/         OPC_CheckChild1Type, MVT::v16i32,
/*35813*/         OPC_RecordChild2, // #1 = $rsrc
/*35814*/         OPC_RecordChild3, // #2 = $sampler
/*35815*/         OPC_RecordChild4, // #3 = $dmask
/*35816*/         OPC_RecordChild5, // #4 = $unorm
/*35817*/         OPC_RecordChild6, // #5 = $r128
/*35818*/         OPC_RecordChild7, // #6 = $da
/*35819*/         OPC_MoveChild, 8,
/*35821*/         OPC_RecordNode, // #7 = $glc
/*35822*/         OPC_MoveParent,
/*35823*/         OPC_MoveChild, 9,
/*35825*/         OPC_RecordNode, // #8 = $slc
/*35826*/         OPC_MoveParent,
/*35827*/         OPC_MoveChild, 10,
/*35829*/         OPC_RecordNode, // #9 = $tfe
/*35830*/         OPC_MoveParent,
/*35831*/         OPC_MoveChild, 11,
/*35833*/         OPC_RecordNode, // #10 = $lwe
/*35834*/         OPC_MoveParent,
/*35835*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35837*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35840*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35843*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35846*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35849*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35852*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35855*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35858*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35861*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4982:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35879*/       0, /*End of Scope*/
/*35880*/     /*Scope*/ 95|128,2/*351*/, /*->36233*/
/*35882*/       OPC_CheckChild0Integer, 122|128,38/*4986*/, 
/*35885*/       OPC_RecordChild1, // #0 = $addr
/*35886*/       OPC_Scope, 68, /*->35956*/ // 5 children in Scope
/*35888*/         OPC_CheckChild1Type, MVT::i32,
/*35890*/         OPC_RecordChild2, // #1 = $rsrc
/*35891*/         OPC_RecordChild3, // #2 = $sampler
/*35892*/         OPC_RecordChild4, // #3 = $dmask
/*35893*/         OPC_RecordChild5, // #4 = $unorm
/*35894*/         OPC_RecordChild6, // #5 = $r128
/*35895*/         OPC_RecordChild7, // #6 = $da
/*35896*/         OPC_MoveChild, 8,
/*35898*/         OPC_RecordNode, // #7 = $glc
/*35899*/         OPC_MoveParent,
/*35900*/         OPC_MoveChild, 9,
/*35902*/         OPC_RecordNode, // #8 = $slc
/*35903*/         OPC_MoveParent,
/*35904*/         OPC_MoveChild, 10,
/*35906*/         OPC_RecordNode, // #9 = $tfe
/*35907*/         OPC_MoveParent,
/*35908*/         OPC_MoveChild, 11,
/*35910*/         OPC_RecordNode, // #10 = $lwe
/*35911*/         OPC_MoveParent,
/*35912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35914*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35917*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35920*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35923*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35926*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35929*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35932*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35935*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35938*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4986:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35956*/       /*Scope*/ 68, /*->36025*/
/*35957*/         OPC_CheckChild1Type, MVT::v2i32,
/*35959*/         OPC_RecordChild2, // #1 = $rsrc
/*35960*/         OPC_RecordChild3, // #2 = $sampler
/*35961*/         OPC_RecordChild4, // #3 = $dmask
/*35962*/         OPC_RecordChild5, // #4 = $unorm
/*35963*/         OPC_RecordChild6, // #5 = $r128
/*35964*/         OPC_RecordChild7, // #6 = $da
/*35965*/         OPC_MoveChild, 8,
/*35967*/         OPC_RecordNode, // #7 = $glc
/*35968*/         OPC_MoveParent,
/*35969*/         OPC_MoveChild, 9,
/*35971*/         OPC_RecordNode, // #8 = $slc
/*35972*/         OPC_MoveParent,
/*35973*/         OPC_MoveChild, 10,
/*35975*/         OPC_RecordNode, // #9 = $tfe
/*35976*/         OPC_MoveParent,
/*35977*/         OPC_MoveChild, 11,
/*35979*/         OPC_RecordNode, // #10 = $lwe
/*35980*/         OPC_MoveParent,
/*35981*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35983*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35986*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35989*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35992*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35995*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35998*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36001*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36004*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36007*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4986:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36025*/       /*Scope*/ 68, /*->36094*/
/*36026*/         OPC_CheckChild1Type, MVT::v4i32,
/*36028*/         OPC_RecordChild2, // #1 = $rsrc
/*36029*/         OPC_RecordChild3, // #2 = $sampler
/*36030*/         OPC_RecordChild4, // #3 = $dmask
/*36031*/         OPC_RecordChild5, // #4 = $unorm
/*36032*/         OPC_RecordChild6, // #5 = $r128
/*36033*/         OPC_RecordChild7, // #6 = $da
/*36034*/         OPC_MoveChild, 8,
/*36036*/         OPC_RecordNode, // #7 = $glc
/*36037*/         OPC_MoveParent,
/*36038*/         OPC_MoveChild, 9,
/*36040*/         OPC_RecordNode, // #8 = $slc
/*36041*/         OPC_MoveParent,
/*36042*/         OPC_MoveChild, 10,
/*36044*/         OPC_RecordNode, // #9 = $tfe
/*36045*/         OPC_MoveParent,
/*36046*/         OPC_MoveChild, 11,
/*36048*/         OPC_RecordNode, // #10 = $lwe
/*36049*/         OPC_MoveParent,
/*36050*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36052*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36055*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36058*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36061*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36064*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36067*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36070*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36073*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36076*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4986:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36094*/       /*Scope*/ 68, /*->36163*/
/*36095*/         OPC_CheckChild1Type, MVT::v8i32,
/*36097*/         OPC_RecordChild2, // #1 = $rsrc
/*36098*/         OPC_RecordChild3, // #2 = $sampler
/*36099*/         OPC_RecordChild4, // #3 = $dmask
/*36100*/         OPC_RecordChild5, // #4 = $unorm
/*36101*/         OPC_RecordChild6, // #5 = $r128
/*36102*/         OPC_RecordChild7, // #6 = $da
/*36103*/         OPC_MoveChild, 8,
/*36105*/         OPC_RecordNode, // #7 = $glc
/*36106*/         OPC_MoveParent,
/*36107*/         OPC_MoveChild, 9,
/*36109*/         OPC_RecordNode, // #8 = $slc
/*36110*/         OPC_MoveParent,
/*36111*/         OPC_MoveChild, 10,
/*36113*/         OPC_RecordNode, // #9 = $tfe
/*36114*/         OPC_MoveParent,
/*36115*/         OPC_MoveChild, 11,
/*36117*/         OPC_RecordNode, // #10 = $lwe
/*36118*/         OPC_MoveParent,
/*36119*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36121*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36124*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36127*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36130*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36133*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36136*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36139*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36142*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36145*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4986:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36163*/       /*Scope*/ 68, /*->36232*/
/*36164*/         OPC_CheckChild1Type, MVT::v16i32,
/*36166*/         OPC_RecordChild2, // #1 = $rsrc
/*36167*/         OPC_RecordChild3, // #2 = $sampler
/*36168*/         OPC_RecordChild4, // #3 = $dmask
/*36169*/         OPC_RecordChild5, // #4 = $unorm
/*36170*/         OPC_RecordChild6, // #5 = $r128
/*36171*/         OPC_RecordChild7, // #6 = $da
/*36172*/         OPC_MoveChild, 8,
/*36174*/         OPC_RecordNode, // #7 = $glc
/*36175*/         OPC_MoveParent,
/*36176*/         OPC_MoveChild, 9,
/*36178*/         OPC_RecordNode, // #8 = $slc
/*36179*/         OPC_MoveParent,
/*36180*/         OPC_MoveChild, 10,
/*36182*/         OPC_RecordNode, // #9 = $tfe
/*36183*/         OPC_MoveParent,
/*36184*/         OPC_MoveChild, 11,
/*36186*/         OPC_RecordNode, // #10 = $lwe
/*36187*/         OPC_MoveParent,
/*36188*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36190*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36193*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36196*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36199*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36202*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36205*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36208*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36214*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4986:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36232*/       0, /*End of Scope*/
/*36233*/     /*Scope*/ 95|128,2/*351*/, /*->36586*/
/*36235*/       OPC_CheckChild0Integer, 121|128,38/*4985*/, 
/*36238*/       OPC_RecordChild1, // #0 = $addr
/*36239*/       OPC_Scope, 68, /*->36309*/ // 5 children in Scope
/*36241*/         OPC_CheckChild1Type, MVT::i32,
/*36243*/         OPC_RecordChild2, // #1 = $rsrc
/*36244*/         OPC_RecordChild3, // #2 = $sampler
/*36245*/         OPC_RecordChild4, // #3 = $dmask
/*36246*/         OPC_RecordChild5, // #4 = $unorm
/*36247*/         OPC_RecordChild6, // #5 = $r128
/*36248*/         OPC_RecordChild7, // #6 = $da
/*36249*/         OPC_MoveChild, 8,
/*36251*/         OPC_RecordNode, // #7 = $glc
/*36252*/         OPC_MoveParent,
/*36253*/         OPC_MoveChild, 9,
/*36255*/         OPC_RecordNode, // #8 = $slc
/*36256*/         OPC_MoveParent,
/*36257*/         OPC_MoveChild, 10,
/*36259*/         OPC_RecordNode, // #9 = $tfe
/*36260*/         OPC_MoveParent,
/*36261*/         OPC_MoveChild, 11,
/*36263*/         OPC_RecordNode, // #10 = $lwe
/*36264*/         OPC_MoveParent,
/*36265*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36267*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36270*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36273*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36276*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36279*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36282*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36285*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36288*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36291*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4985:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36309*/       /*Scope*/ 68, /*->36378*/
/*36310*/         OPC_CheckChild1Type, MVT::v2i32,
/*36312*/         OPC_RecordChild2, // #1 = $rsrc
/*36313*/         OPC_RecordChild3, // #2 = $sampler
/*36314*/         OPC_RecordChild4, // #3 = $dmask
/*36315*/         OPC_RecordChild5, // #4 = $unorm
/*36316*/         OPC_RecordChild6, // #5 = $r128
/*36317*/         OPC_RecordChild7, // #6 = $da
/*36318*/         OPC_MoveChild, 8,
/*36320*/         OPC_RecordNode, // #7 = $glc
/*36321*/         OPC_MoveParent,
/*36322*/         OPC_MoveChild, 9,
/*36324*/         OPC_RecordNode, // #8 = $slc
/*36325*/         OPC_MoveParent,
/*36326*/         OPC_MoveChild, 10,
/*36328*/         OPC_RecordNode, // #9 = $tfe
/*36329*/         OPC_MoveParent,
/*36330*/         OPC_MoveChild, 11,
/*36332*/         OPC_RecordNode, // #10 = $lwe
/*36333*/         OPC_MoveParent,
/*36334*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36336*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36339*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36342*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36345*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36348*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36351*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36354*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36357*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36360*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4985:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36378*/       /*Scope*/ 68, /*->36447*/
/*36379*/         OPC_CheckChild1Type, MVT::v4i32,
/*36381*/         OPC_RecordChild2, // #1 = $rsrc
/*36382*/         OPC_RecordChild3, // #2 = $sampler
/*36383*/         OPC_RecordChild4, // #3 = $dmask
/*36384*/         OPC_RecordChild5, // #4 = $unorm
/*36385*/         OPC_RecordChild6, // #5 = $r128
/*36386*/         OPC_RecordChild7, // #6 = $da
/*36387*/         OPC_MoveChild, 8,
/*36389*/         OPC_RecordNode, // #7 = $glc
/*36390*/         OPC_MoveParent,
/*36391*/         OPC_MoveChild, 9,
/*36393*/         OPC_RecordNode, // #8 = $slc
/*36394*/         OPC_MoveParent,
/*36395*/         OPC_MoveChild, 10,
/*36397*/         OPC_RecordNode, // #9 = $tfe
/*36398*/         OPC_MoveParent,
/*36399*/         OPC_MoveChild, 11,
/*36401*/         OPC_RecordNode, // #10 = $lwe
/*36402*/         OPC_MoveParent,
/*36403*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36405*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36408*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36411*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36414*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36417*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36420*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36423*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36426*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36429*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4985:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36447*/       /*Scope*/ 68, /*->36516*/
/*36448*/         OPC_CheckChild1Type, MVT::v8i32,
/*36450*/         OPC_RecordChild2, // #1 = $rsrc
/*36451*/         OPC_RecordChild3, // #2 = $sampler
/*36452*/         OPC_RecordChild4, // #3 = $dmask
/*36453*/         OPC_RecordChild5, // #4 = $unorm
/*36454*/         OPC_RecordChild6, // #5 = $r128
/*36455*/         OPC_RecordChild7, // #6 = $da
/*36456*/         OPC_MoveChild, 8,
/*36458*/         OPC_RecordNode, // #7 = $glc
/*36459*/         OPC_MoveParent,
/*36460*/         OPC_MoveChild, 9,
/*36462*/         OPC_RecordNode, // #8 = $slc
/*36463*/         OPC_MoveParent,
/*36464*/         OPC_MoveChild, 10,
/*36466*/         OPC_RecordNode, // #9 = $tfe
/*36467*/         OPC_MoveParent,
/*36468*/         OPC_MoveChild, 11,
/*36470*/         OPC_RecordNode, // #10 = $lwe
/*36471*/         OPC_MoveParent,
/*36472*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36474*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36477*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36480*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36483*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36486*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36489*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36492*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36495*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36498*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4985:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36516*/       /*Scope*/ 68, /*->36585*/
/*36517*/         OPC_CheckChild1Type, MVT::v16i32,
/*36519*/         OPC_RecordChild2, // #1 = $rsrc
/*36520*/         OPC_RecordChild3, // #2 = $sampler
/*36521*/         OPC_RecordChild4, // #3 = $dmask
/*36522*/         OPC_RecordChild5, // #4 = $unorm
/*36523*/         OPC_RecordChild6, // #5 = $r128
/*36524*/         OPC_RecordChild7, // #6 = $da
/*36525*/         OPC_MoveChild, 8,
/*36527*/         OPC_RecordNode, // #7 = $glc
/*36528*/         OPC_MoveParent,
/*36529*/         OPC_MoveChild, 9,
/*36531*/         OPC_RecordNode, // #8 = $slc
/*36532*/         OPC_MoveParent,
/*36533*/         OPC_MoveChild, 10,
/*36535*/         OPC_RecordNode, // #9 = $tfe
/*36536*/         OPC_MoveParent,
/*36537*/         OPC_MoveChild, 11,
/*36539*/         OPC_RecordNode, // #10 = $lwe
/*36540*/         OPC_MoveParent,
/*36541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36543*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36546*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36549*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36552*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36555*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36558*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36561*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36564*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4985:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36585*/       0, /*End of Scope*/
/*36586*/     /*Scope*/ 95|128,2/*351*/, /*->36939*/
/*36588*/       OPC_CheckChild0Integer, 124|128,38/*4988*/, 
/*36591*/       OPC_RecordChild1, // #0 = $addr
/*36592*/       OPC_Scope, 68, /*->36662*/ // 5 children in Scope
/*36594*/         OPC_CheckChild1Type, MVT::i32,
/*36596*/         OPC_RecordChild2, // #1 = $rsrc
/*36597*/         OPC_RecordChild3, // #2 = $sampler
/*36598*/         OPC_RecordChild4, // #3 = $dmask
/*36599*/         OPC_RecordChild5, // #4 = $unorm
/*36600*/         OPC_RecordChild6, // #5 = $r128
/*36601*/         OPC_RecordChild7, // #6 = $da
/*36602*/         OPC_MoveChild, 8,
/*36604*/         OPC_RecordNode, // #7 = $glc
/*36605*/         OPC_MoveParent,
/*36606*/         OPC_MoveChild, 9,
/*36608*/         OPC_RecordNode, // #8 = $slc
/*36609*/         OPC_MoveParent,
/*36610*/         OPC_MoveChild, 10,
/*36612*/         OPC_RecordNode, // #9 = $tfe
/*36613*/         OPC_MoveParent,
/*36614*/         OPC_MoveChild, 11,
/*36616*/         OPC_RecordNode, // #10 = $lwe
/*36617*/         OPC_MoveParent,
/*36618*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36620*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36623*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36626*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36629*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36632*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36635*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36638*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36641*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36644*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4988:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36662*/       /*Scope*/ 68, /*->36731*/
/*36663*/         OPC_CheckChild1Type, MVT::v2i32,
/*36665*/         OPC_RecordChild2, // #1 = $rsrc
/*36666*/         OPC_RecordChild3, // #2 = $sampler
/*36667*/         OPC_RecordChild4, // #3 = $dmask
/*36668*/         OPC_RecordChild5, // #4 = $unorm
/*36669*/         OPC_RecordChild6, // #5 = $r128
/*36670*/         OPC_RecordChild7, // #6 = $da
/*36671*/         OPC_MoveChild, 8,
/*36673*/         OPC_RecordNode, // #7 = $glc
/*36674*/         OPC_MoveParent,
/*36675*/         OPC_MoveChild, 9,
/*36677*/         OPC_RecordNode, // #8 = $slc
/*36678*/         OPC_MoveParent,
/*36679*/         OPC_MoveChild, 10,
/*36681*/         OPC_RecordNode, // #9 = $tfe
/*36682*/         OPC_MoveParent,
/*36683*/         OPC_MoveChild, 11,
/*36685*/         OPC_RecordNode, // #10 = $lwe
/*36686*/         OPC_MoveParent,
/*36687*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36689*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36692*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36695*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36698*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36701*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36704*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36707*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36710*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36713*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4988:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36731*/       /*Scope*/ 68, /*->36800*/
/*36732*/         OPC_CheckChild1Type, MVT::v4i32,
/*36734*/         OPC_RecordChild2, // #1 = $rsrc
/*36735*/         OPC_RecordChild3, // #2 = $sampler
/*36736*/         OPC_RecordChild4, // #3 = $dmask
/*36737*/         OPC_RecordChild5, // #4 = $unorm
/*36738*/         OPC_RecordChild6, // #5 = $r128
/*36739*/         OPC_RecordChild7, // #6 = $da
/*36740*/         OPC_MoveChild, 8,
/*36742*/         OPC_RecordNode, // #7 = $glc
/*36743*/         OPC_MoveParent,
/*36744*/         OPC_MoveChild, 9,
/*36746*/         OPC_RecordNode, // #8 = $slc
/*36747*/         OPC_MoveParent,
/*36748*/         OPC_MoveChild, 10,
/*36750*/         OPC_RecordNode, // #9 = $tfe
/*36751*/         OPC_MoveParent,
/*36752*/         OPC_MoveChild, 11,
/*36754*/         OPC_RecordNode, // #10 = $lwe
/*36755*/         OPC_MoveParent,
/*36756*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36758*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36761*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36764*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36767*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36770*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36773*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36776*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36779*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36782*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4988:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36800*/       /*Scope*/ 68, /*->36869*/
/*36801*/         OPC_CheckChild1Type, MVT::v8i32,
/*36803*/         OPC_RecordChild2, // #1 = $rsrc
/*36804*/         OPC_RecordChild3, // #2 = $sampler
/*36805*/         OPC_RecordChild4, // #3 = $dmask
/*36806*/         OPC_RecordChild5, // #4 = $unorm
/*36807*/         OPC_RecordChild6, // #5 = $r128
/*36808*/         OPC_RecordChild7, // #6 = $da
/*36809*/         OPC_MoveChild, 8,
/*36811*/         OPC_RecordNode, // #7 = $glc
/*36812*/         OPC_MoveParent,
/*36813*/         OPC_MoveChild, 9,
/*36815*/         OPC_RecordNode, // #8 = $slc
/*36816*/         OPC_MoveParent,
/*36817*/         OPC_MoveChild, 10,
/*36819*/         OPC_RecordNode, // #9 = $tfe
/*36820*/         OPC_MoveParent,
/*36821*/         OPC_MoveChild, 11,
/*36823*/         OPC_RecordNode, // #10 = $lwe
/*36824*/         OPC_MoveParent,
/*36825*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36827*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36830*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36833*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36836*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36839*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36842*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36845*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36848*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36851*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4988:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36869*/       /*Scope*/ 68, /*->36938*/
/*36870*/         OPC_CheckChild1Type, MVT::v16i32,
/*36872*/         OPC_RecordChild2, // #1 = $rsrc
/*36873*/         OPC_RecordChild3, // #2 = $sampler
/*36874*/         OPC_RecordChild4, // #3 = $dmask
/*36875*/         OPC_RecordChild5, // #4 = $unorm
/*36876*/         OPC_RecordChild6, // #5 = $r128
/*36877*/         OPC_RecordChild7, // #6 = $da
/*36878*/         OPC_MoveChild, 8,
/*36880*/         OPC_RecordNode, // #7 = $glc
/*36881*/         OPC_MoveParent,
/*36882*/         OPC_MoveChild, 9,
/*36884*/         OPC_RecordNode, // #8 = $slc
/*36885*/         OPC_MoveParent,
/*36886*/         OPC_MoveChild, 10,
/*36888*/         OPC_RecordNode, // #9 = $tfe
/*36889*/         OPC_MoveParent,
/*36890*/         OPC_MoveChild, 11,
/*36892*/         OPC_RecordNode, // #10 = $lwe
/*36893*/         OPC_MoveParent,
/*36894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36896*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36899*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36902*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36905*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36908*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36911*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36914*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36917*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36920*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4988:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36938*/       0, /*End of Scope*/
/*36939*/     /*Scope*/ 95|128,2/*351*/, /*->37292*/
/*36941*/       OPC_CheckChild0Integer, 112|128,38/*4976*/, 
/*36944*/       OPC_RecordChild1, // #0 = $addr
/*36945*/       OPC_Scope, 68, /*->37015*/ // 5 children in Scope
/*36947*/         OPC_CheckChild1Type, MVT::i32,
/*36949*/         OPC_RecordChild2, // #1 = $rsrc
/*36950*/         OPC_RecordChild3, // #2 = $sampler
/*36951*/         OPC_RecordChild4, // #3 = $dmask
/*36952*/         OPC_RecordChild5, // #4 = $unorm
/*36953*/         OPC_RecordChild6, // #5 = $r128
/*36954*/         OPC_RecordChild7, // #6 = $da
/*36955*/         OPC_MoveChild, 8,
/*36957*/         OPC_RecordNode, // #7 = $glc
/*36958*/         OPC_MoveParent,
/*36959*/         OPC_MoveChild, 9,
/*36961*/         OPC_RecordNode, // #8 = $slc
/*36962*/         OPC_MoveParent,
/*36963*/         OPC_MoveChild, 10,
/*36965*/         OPC_RecordNode, // #9 = $tfe
/*36966*/         OPC_MoveParent,
/*36967*/         OPC_MoveChild, 11,
/*36969*/         OPC_RecordNode, // #10 = $lwe
/*36970*/         OPC_MoveParent,
/*36971*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36973*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36976*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36979*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36982*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36985*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36988*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36991*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36994*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4976:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37015*/       /*Scope*/ 68, /*->37084*/
/*37016*/         OPC_CheckChild1Type, MVT::v2i32,
/*37018*/         OPC_RecordChild2, // #1 = $rsrc
/*37019*/         OPC_RecordChild3, // #2 = $sampler
/*37020*/         OPC_RecordChild4, // #3 = $dmask
/*37021*/         OPC_RecordChild5, // #4 = $unorm
/*37022*/         OPC_RecordChild6, // #5 = $r128
/*37023*/         OPC_RecordChild7, // #6 = $da
/*37024*/         OPC_MoveChild, 8,
/*37026*/         OPC_RecordNode, // #7 = $glc
/*37027*/         OPC_MoveParent,
/*37028*/         OPC_MoveChild, 9,
/*37030*/         OPC_RecordNode, // #8 = $slc
/*37031*/         OPC_MoveParent,
/*37032*/         OPC_MoveChild, 10,
/*37034*/         OPC_RecordNode, // #9 = $tfe
/*37035*/         OPC_MoveParent,
/*37036*/         OPC_MoveChild, 11,
/*37038*/         OPC_RecordNode, // #10 = $lwe
/*37039*/         OPC_MoveParent,
/*37040*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37042*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37045*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37048*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37051*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37054*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37057*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37060*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37063*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4976:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37084*/       /*Scope*/ 68, /*->37153*/
/*37085*/         OPC_CheckChild1Type, MVT::v4i32,
/*37087*/         OPC_RecordChild2, // #1 = $rsrc
/*37088*/         OPC_RecordChild3, // #2 = $sampler
/*37089*/         OPC_RecordChild4, // #3 = $dmask
/*37090*/         OPC_RecordChild5, // #4 = $unorm
/*37091*/         OPC_RecordChild6, // #5 = $r128
/*37092*/         OPC_RecordChild7, // #6 = $da
/*37093*/         OPC_MoveChild, 8,
/*37095*/         OPC_RecordNode, // #7 = $glc
/*37096*/         OPC_MoveParent,
/*37097*/         OPC_MoveChild, 9,
/*37099*/         OPC_RecordNode, // #8 = $slc
/*37100*/         OPC_MoveParent,
/*37101*/         OPC_MoveChild, 10,
/*37103*/         OPC_RecordNode, // #9 = $tfe
/*37104*/         OPC_MoveParent,
/*37105*/         OPC_MoveChild, 11,
/*37107*/         OPC_RecordNode, // #10 = $lwe
/*37108*/         OPC_MoveParent,
/*37109*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37111*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37114*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37117*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37120*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37123*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37126*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37129*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37132*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37135*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4976:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37153*/       /*Scope*/ 68, /*->37222*/
/*37154*/         OPC_CheckChild1Type, MVT::v8i32,
/*37156*/         OPC_RecordChild2, // #1 = $rsrc
/*37157*/         OPC_RecordChild3, // #2 = $sampler
/*37158*/         OPC_RecordChild4, // #3 = $dmask
/*37159*/         OPC_RecordChild5, // #4 = $unorm
/*37160*/         OPC_RecordChild6, // #5 = $r128
/*37161*/         OPC_RecordChild7, // #6 = $da
/*37162*/         OPC_MoveChild, 8,
/*37164*/         OPC_RecordNode, // #7 = $glc
/*37165*/         OPC_MoveParent,
/*37166*/         OPC_MoveChild, 9,
/*37168*/         OPC_RecordNode, // #8 = $slc
/*37169*/         OPC_MoveParent,
/*37170*/         OPC_MoveChild, 10,
/*37172*/         OPC_RecordNode, // #9 = $tfe
/*37173*/         OPC_MoveParent,
/*37174*/         OPC_MoveChild, 11,
/*37176*/         OPC_RecordNode, // #10 = $lwe
/*37177*/         OPC_MoveParent,
/*37178*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37180*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37183*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37186*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37189*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37192*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37195*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37198*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37201*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4976:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37222*/       /*Scope*/ 68, /*->37291*/
/*37223*/         OPC_CheckChild1Type, MVT::v16i32,
/*37225*/         OPC_RecordChild2, // #1 = $rsrc
/*37226*/         OPC_RecordChild3, // #2 = $sampler
/*37227*/         OPC_RecordChild4, // #3 = $dmask
/*37228*/         OPC_RecordChild5, // #4 = $unorm
/*37229*/         OPC_RecordChild6, // #5 = $r128
/*37230*/         OPC_RecordChild7, // #6 = $da
/*37231*/         OPC_MoveChild, 8,
/*37233*/         OPC_RecordNode, // #7 = $glc
/*37234*/         OPC_MoveParent,
/*37235*/         OPC_MoveChild, 9,
/*37237*/         OPC_RecordNode, // #8 = $slc
/*37238*/         OPC_MoveParent,
/*37239*/         OPC_MoveChild, 10,
/*37241*/         OPC_RecordNode, // #9 = $tfe
/*37242*/         OPC_MoveParent,
/*37243*/         OPC_MoveChild, 11,
/*37245*/         OPC_RecordNode, // #10 = $lwe
/*37246*/         OPC_MoveParent,
/*37247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37249*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37252*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37255*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37258*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37261*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37264*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37267*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37270*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4976:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37291*/       0, /*End of Scope*/
/*37292*/     /*Scope*/ 95|128,2/*351*/, /*->37645*/
/*37294*/       OPC_CheckChild0Integer, 111|128,38/*4975*/, 
/*37297*/       OPC_RecordChild1, // #0 = $addr
/*37298*/       OPC_Scope, 68, /*->37368*/ // 5 children in Scope
/*37300*/         OPC_CheckChild1Type, MVT::i32,
/*37302*/         OPC_RecordChild2, // #1 = $rsrc
/*37303*/         OPC_RecordChild3, // #2 = $sampler
/*37304*/         OPC_RecordChild4, // #3 = $dmask
/*37305*/         OPC_RecordChild5, // #4 = $unorm
/*37306*/         OPC_RecordChild6, // #5 = $r128
/*37307*/         OPC_RecordChild7, // #6 = $da
/*37308*/         OPC_MoveChild, 8,
/*37310*/         OPC_RecordNode, // #7 = $glc
/*37311*/         OPC_MoveParent,
/*37312*/         OPC_MoveChild, 9,
/*37314*/         OPC_RecordNode, // #8 = $slc
/*37315*/         OPC_MoveParent,
/*37316*/         OPC_MoveChild, 10,
/*37318*/         OPC_RecordNode, // #9 = $tfe
/*37319*/         OPC_MoveParent,
/*37320*/         OPC_MoveChild, 11,
/*37322*/         OPC_RecordNode, // #10 = $lwe
/*37323*/         OPC_MoveParent,
/*37324*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37326*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37329*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37332*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37335*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37338*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37341*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37344*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37347*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37350*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4975:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37368*/       /*Scope*/ 68, /*->37437*/
/*37369*/         OPC_CheckChild1Type, MVT::v2i32,
/*37371*/         OPC_RecordChild2, // #1 = $rsrc
/*37372*/         OPC_RecordChild3, // #2 = $sampler
/*37373*/         OPC_RecordChild4, // #3 = $dmask
/*37374*/         OPC_RecordChild5, // #4 = $unorm
/*37375*/         OPC_RecordChild6, // #5 = $r128
/*37376*/         OPC_RecordChild7, // #6 = $da
/*37377*/         OPC_MoveChild, 8,
/*37379*/         OPC_RecordNode, // #7 = $glc
/*37380*/         OPC_MoveParent,
/*37381*/         OPC_MoveChild, 9,
/*37383*/         OPC_RecordNode, // #8 = $slc
/*37384*/         OPC_MoveParent,
/*37385*/         OPC_MoveChild, 10,
/*37387*/         OPC_RecordNode, // #9 = $tfe
/*37388*/         OPC_MoveParent,
/*37389*/         OPC_MoveChild, 11,
/*37391*/         OPC_RecordNode, // #10 = $lwe
/*37392*/         OPC_MoveParent,
/*37393*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37395*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37398*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37401*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37404*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37407*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37410*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37413*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37416*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37419*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4975:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37437*/       /*Scope*/ 68, /*->37506*/
/*37438*/         OPC_CheckChild1Type, MVT::v4i32,
/*37440*/         OPC_RecordChild2, // #1 = $rsrc
/*37441*/         OPC_RecordChild3, // #2 = $sampler
/*37442*/         OPC_RecordChild4, // #3 = $dmask
/*37443*/         OPC_RecordChild5, // #4 = $unorm
/*37444*/         OPC_RecordChild6, // #5 = $r128
/*37445*/         OPC_RecordChild7, // #6 = $da
/*37446*/         OPC_MoveChild, 8,
/*37448*/         OPC_RecordNode, // #7 = $glc
/*37449*/         OPC_MoveParent,
/*37450*/         OPC_MoveChild, 9,
/*37452*/         OPC_RecordNode, // #8 = $slc
/*37453*/         OPC_MoveParent,
/*37454*/         OPC_MoveChild, 10,
/*37456*/         OPC_RecordNode, // #9 = $tfe
/*37457*/         OPC_MoveParent,
/*37458*/         OPC_MoveChild, 11,
/*37460*/         OPC_RecordNode, // #10 = $lwe
/*37461*/         OPC_MoveParent,
/*37462*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37464*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37467*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37470*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37473*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37476*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37479*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37482*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37485*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37488*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4975:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37506*/       /*Scope*/ 68, /*->37575*/
/*37507*/         OPC_CheckChild1Type, MVT::v8i32,
/*37509*/         OPC_RecordChild2, // #1 = $rsrc
/*37510*/         OPC_RecordChild3, // #2 = $sampler
/*37511*/         OPC_RecordChild4, // #3 = $dmask
/*37512*/         OPC_RecordChild5, // #4 = $unorm
/*37513*/         OPC_RecordChild6, // #5 = $r128
/*37514*/         OPC_RecordChild7, // #6 = $da
/*37515*/         OPC_MoveChild, 8,
/*37517*/         OPC_RecordNode, // #7 = $glc
/*37518*/         OPC_MoveParent,
/*37519*/         OPC_MoveChild, 9,
/*37521*/         OPC_RecordNode, // #8 = $slc
/*37522*/         OPC_MoveParent,
/*37523*/         OPC_MoveChild, 10,
/*37525*/         OPC_RecordNode, // #9 = $tfe
/*37526*/         OPC_MoveParent,
/*37527*/         OPC_MoveChild, 11,
/*37529*/         OPC_RecordNode, // #10 = $lwe
/*37530*/         OPC_MoveParent,
/*37531*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37533*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37536*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37539*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37542*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37545*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37548*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37551*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37554*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37557*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4975:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37575*/       /*Scope*/ 68, /*->37644*/
/*37576*/         OPC_CheckChild1Type, MVT::v16i32,
/*37578*/         OPC_RecordChild2, // #1 = $rsrc
/*37579*/         OPC_RecordChild3, // #2 = $sampler
/*37580*/         OPC_RecordChild4, // #3 = $dmask
/*37581*/         OPC_RecordChild5, // #4 = $unorm
/*37582*/         OPC_RecordChild6, // #5 = $r128
/*37583*/         OPC_RecordChild7, // #6 = $da
/*37584*/         OPC_MoveChild, 8,
/*37586*/         OPC_RecordNode, // #7 = $glc
/*37587*/         OPC_MoveParent,
/*37588*/         OPC_MoveChild, 9,
/*37590*/         OPC_RecordNode, // #8 = $slc
/*37591*/         OPC_MoveParent,
/*37592*/         OPC_MoveChild, 10,
/*37594*/         OPC_RecordNode, // #9 = $tfe
/*37595*/         OPC_MoveParent,
/*37596*/         OPC_MoveChild, 11,
/*37598*/         OPC_RecordNode, // #10 = $lwe
/*37599*/         OPC_MoveParent,
/*37600*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37602*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37605*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37608*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37611*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37614*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37617*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37620*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37623*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37626*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4975:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37644*/       0, /*End of Scope*/
/*37645*/     /*Scope*/ 95|128,2/*351*/, /*->37998*/
/*37647*/       OPC_CheckChild0Integer, 126|128,38/*4990*/, 
/*37650*/       OPC_RecordChild1, // #0 = $addr
/*37651*/       OPC_Scope, 68, /*->37721*/ // 5 children in Scope
/*37653*/         OPC_CheckChild1Type, MVT::i32,
/*37655*/         OPC_RecordChild2, // #1 = $rsrc
/*37656*/         OPC_RecordChild3, // #2 = $sampler
/*37657*/         OPC_RecordChild4, // #3 = $dmask
/*37658*/         OPC_RecordChild5, // #4 = $unorm
/*37659*/         OPC_RecordChild6, // #5 = $r128
/*37660*/         OPC_RecordChild7, // #6 = $da
/*37661*/         OPC_MoveChild, 8,
/*37663*/         OPC_RecordNode, // #7 = $glc
/*37664*/         OPC_MoveParent,
/*37665*/         OPC_MoveChild, 9,
/*37667*/         OPC_RecordNode, // #8 = $slc
/*37668*/         OPC_MoveParent,
/*37669*/         OPC_MoveChild, 10,
/*37671*/         OPC_RecordNode, // #9 = $tfe
/*37672*/         OPC_MoveParent,
/*37673*/         OPC_MoveChild, 11,
/*37675*/         OPC_RecordNode, // #10 = $lwe
/*37676*/         OPC_MoveParent,
/*37677*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37679*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37682*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37685*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37688*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37691*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37694*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37697*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37700*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37703*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4990:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37721*/       /*Scope*/ 68, /*->37790*/
/*37722*/         OPC_CheckChild1Type, MVT::v2i32,
/*37724*/         OPC_RecordChild2, // #1 = $rsrc
/*37725*/         OPC_RecordChild3, // #2 = $sampler
/*37726*/         OPC_RecordChild4, // #3 = $dmask
/*37727*/         OPC_RecordChild5, // #4 = $unorm
/*37728*/         OPC_RecordChild6, // #5 = $r128
/*37729*/         OPC_RecordChild7, // #6 = $da
/*37730*/         OPC_MoveChild, 8,
/*37732*/         OPC_RecordNode, // #7 = $glc
/*37733*/         OPC_MoveParent,
/*37734*/         OPC_MoveChild, 9,
/*37736*/         OPC_RecordNode, // #8 = $slc
/*37737*/         OPC_MoveParent,
/*37738*/         OPC_MoveChild, 10,
/*37740*/         OPC_RecordNode, // #9 = $tfe
/*37741*/         OPC_MoveParent,
/*37742*/         OPC_MoveChild, 11,
/*37744*/         OPC_RecordNode, // #10 = $lwe
/*37745*/         OPC_MoveParent,
/*37746*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37748*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37751*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37754*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37757*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37760*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37763*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37766*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37769*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4990:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37790*/       /*Scope*/ 68, /*->37859*/
/*37791*/         OPC_CheckChild1Type, MVT::v4i32,
/*37793*/         OPC_RecordChild2, // #1 = $rsrc
/*37794*/         OPC_RecordChild3, // #2 = $sampler
/*37795*/         OPC_RecordChild4, // #3 = $dmask
/*37796*/         OPC_RecordChild5, // #4 = $unorm
/*37797*/         OPC_RecordChild6, // #5 = $r128
/*37798*/         OPC_RecordChild7, // #6 = $da
/*37799*/         OPC_MoveChild, 8,
/*37801*/         OPC_RecordNode, // #7 = $glc
/*37802*/         OPC_MoveParent,
/*37803*/         OPC_MoveChild, 9,
/*37805*/         OPC_RecordNode, // #8 = $slc
/*37806*/         OPC_MoveParent,
/*37807*/         OPC_MoveChild, 10,
/*37809*/         OPC_RecordNode, // #9 = $tfe
/*37810*/         OPC_MoveParent,
/*37811*/         OPC_MoveChild, 11,
/*37813*/         OPC_RecordNode, // #10 = $lwe
/*37814*/         OPC_MoveParent,
/*37815*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37817*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37820*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37823*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37826*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37829*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37832*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37835*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37838*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37841*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4990:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37859*/       /*Scope*/ 68, /*->37928*/
/*37860*/         OPC_CheckChild1Type, MVT::v8i32,
/*37862*/         OPC_RecordChild2, // #1 = $rsrc
/*37863*/         OPC_RecordChild3, // #2 = $sampler
/*37864*/         OPC_RecordChild4, // #3 = $dmask
/*37865*/         OPC_RecordChild5, // #4 = $unorm
/*37866*/         OPC_RecordChild6, // #5 = $r128
/*37867*/         OPC_RecordChild7, // #6 = $da
/*37868*/         OPC_MoveChild, 8,
/*37870*/         OPC_RecordNode, // #7 = $glc
/*37871*/         OPC_MoveParent,
/*37872*/         OPC_MoveChild, 9,
/*37874*/         OPC_RecordNode, // #8 = $slc
/*37875*/         OPC_MoveParent,
/*37876*/         OPC_MoveChild, 10,
/*37878*/         OPC_RecordNode, // #9 = $tfe
/*37879*/         OPC_MoveParent,
/*37880*/         OPC_MoveChild, 11,
/*37882*/         OPC_RecordNode, // #10 = $lwe
/*37883*/         OPC_MoveParent,
/*37884*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37886*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37889*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37892*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37895*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37898*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37901*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37904*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37907*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37910*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4990:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37928*/       /*Scope*/ 68, /*->37997*/
/*37929*/         OPC_CheckChild1Type, MVT::v16i32,
/*37931*/         OPC_RecordChild2, // #1 = $rsrc
/*37932*/         OPC_RecordChild3, // #2 = $sampler
/*37933*/         OPC_RecordChild4, // #3 = $dmask
/*37934*/         OPC_RecordChild5, // #4 = $unorm
/*37935*/         OPC_RecordChild6, // #5 = $r128
/*37936*/         OPC_RecordChild7, // #6 = $da
/*37937*/         OPC_MoveChild, 8,
/*37939*/         OPC_RecordNode, // #7 = $glc
/*37940*/         OPC_MoveParent,
/*37941*/         OPC_MoveChild, 9,
/*37943*/         OPC_RecordNode, // #8 = $slc
/*37944*/         OPC_MoveParent,
/*37945*/         OPC_MoveChild, 10,
/*37947*/         OPC_RecordNode, // #9 = $tfe
/*37948*/         OPC_MoveParent,
/*37949*/         OPC_MoveChild, 11,
/*37951*/         OPC_RecordNode, // #10 = $lwe
/*37952*/         OPC_MoveParent,
/*37953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37955*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37958*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37961*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37964*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37967*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37970*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37973*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37976*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4990:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37997*/       0, /*End of Scope*/
/*37998*/     /*Scope*/ 95|128,2/*351*/, /*->38351*/
/*38000*/       OPC_CheckChild0Integer, 116|128,38/*4980*/, 
/*38003*/       OPC_RecordChild1, // #0 = $addr
/*38004*/       OPC_Scope, 68, /*->38074*/ // 5 children in Scope
/*38006*/         OPC_CheckChild1Type, MVT::i32,
/*38008*/         OPC_RecordChild2, // #1 = $rsrc
/*38009*/         OPC_RecordChild3, // #2 = $sampler
/*38010*/         OPC_RecordChild4, // #3 = $dmask
/*38011*/         OPC_RecordChild5, // #4 = $unorm
/*38012*/         OPC_RecordChild6, // #5 = $r128
/*38013*/         OPC_RecordChild7, // #6 = $da
/*38014*/         OPC_MoveChild, 8,
/*38016*/         OPC_RecordNode, // #7 = $glc
/*38017*/         OPC_MoveParent,
/*38018*/         OPC_MoveChild, 9,
/*38020*/         OPC_RecordNode, // #8 = $slc
/*38021*/         OPC_MoveParent,
/*38022*/         OPC_MoveChild, 10,
/*38024*/         OPC_RecordNode, // #9 = $tfe
/*38025*/         OPC_MoveParent,
/*38026*/         OPC_MoveChild, 11,
/*38028*/         OPC_RecordNode, // #10 = $lwe
/*38029*/         OPC_MoveParent,
/*38030*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38032*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38035*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38038*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38041*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38044*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38047*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38050*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38053*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38056*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4980:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38074*/       /*Scope*/ 68, /*->38143*/
/*38075*/         OPC_CheckChild1Type, MVT::v2i32,
/*38077*/         OPC_RecordChild2, // #1 = $rsrc
/*38078*/         OPC_RecordChild3, // #2 = $sampler
/*38079*/         OPC_RecordChild4, // #3 = $dmask
/*38080*/         OPC_RecordChild5, // #4 = $unorm
/*38081*/         OPC_RecordChild6, // #5 = $r128
/*38082*/         OPC_RecordChild7, // #6 = $da
/*38083*/         OPC_MoveChild, 8,
/*38085*/         OPC_RecordNode, // #7 = $glc
/*38086*/         OPC_MoveParent,
/*38087*/         OPC_MoveChild, 9,
/*38089*/         OPC_RecordNode, // #8 = $slc
/*38090*/         OPC_MoveParent,
/*38091*/         OPC_MoveChild, 10,
/*38093*/         OPC_RecordNode, // #9 = $tfe
/*38094*/         OPC_MoveParent,
/*38095*/         OPC_MoveChild, 11,
/*38097*/         OPC_RecordNode, // #10 = $lwe
/*38098*/         OPC_MoveParent,
/*38099*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38101*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38104*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38107*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38110*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38113*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38116*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38119*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38122*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38125*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4980:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38143*/       /*Scope*/ 68, /*->38212*/
/*38144*/         OPC_CheckChild1Type, MVT::v4i32,
/*38146*/         OPC_RecordChild2, // #1 = $rsrc
/*38147*/         OPC_RecordChild3, // #2 = $sampler
/*38148*/         OPC_RecordChild4, // #3 = $dmask
/*38149*/         OPC_RecordChild5, // #4 = $unorm
/*38150*/         OPC_RecordChild6, // #5 = $r128
/*38151*/         OPC_RecordChild7, // #6 = $da
/*38152*/         OPC_MoveChild, 8,
/*38154*/         OPC_RecordNode, // #7 = $glc
/*38155*/         OPC_MoveParent,
/*38156*/         OPC_MoveChild, 9,
/*38158*/         OPC_RecordNode, // #8 = $slc
/*38159*/         OPC_MoveParent,
/*38160*/         OPC_MoveChild, 10,
/*38162*/         OPC_RecordNode, // #9 = $tfe
/*38163*/         OPC_MoveParent,
/*38164*/         OPC_MoveChild, 11,
/*38166*/         OPC_RecordNode, // #10 = $lwe
/*38167*/         OPC_MoveParent,
/*38168*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38170*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38173*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38176*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38179*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38182*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38185*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38188*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38191*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38194*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4980:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38212*/       /*Scope*/ 68, /*->38281*/
/*38213*/         OPC_CheckChild1Type, MVT::v8i32,
/*38215*/         OPC_RecordChild2, // #1 = $rsrc
/*38216*/         OPC_RecordChild3, // #2 = $sampler
/*38217*/         OPC_RecordChild4, // #3 = $dmask
/*38218*/         OPC_RecordChild5, // #4 = $unorm
/*38219*/         OPC_RecordChild6, // #5 = $r128
/*38220*/         OPC_RecordChild7, // #6 = $da
/*38221*/         OPC_MoveChild, 8,
/*38223*/         OPC_RecordNode, // #7 = $glc
/*38224*/         OPC_MoveParent,
/*38225*/         OPC_MoveChild, 9,
/*38227*/         OPC_RecordNode, // #8 = $slc
/*38228*/         OPC_MoveParent,
/*38229*/         OPC_MoveChild, 10,
/*38231*/         OPC_RecordNode, // #9 = $tfe
/*38232*/         OPC_MoveParent,
/*38233*/         OPC_MoveChild, 11,
/*38235*/         OPC_RecordNode, // #10 = $lwe
/*38236*/         OPC_MoveParent,
/*38237*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38239*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38242*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38245*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38248*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38251*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38254*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38257*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38260*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38263*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4980:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38281*/       /*Scope*/ 68, /*->38350*/
/*38282*/         OPC_CheckChild1Type, MVT::v16i32,
/*38284*/         OPC_RecordChild2, // #1 = $rsrc
/*38285*/         OPC_RecordChild3, // #2 = $sampler
/*38286*/         OPC_RecordChild4, // #3 = $dmask
/*38287*/         OPC_RecordChild5, // #4 = $unorm
/*38288*/         OPC_RecordChild6, // #5 = $r128
/*38289*/         OPC_RecordChild7, // #6 = $da
/*38290*/         OPC_MoveChild, 8,
/*38292*/         OPC_RecordNode, // #7 = $glc
/*38293*/         OPC_MoveParent,
/*38294*/         OPC_MoveChild, 9,
/*38296*/         OPC_RecordNode, // #8 = $slc
/*38297*/         OPC_MoveParent,
/*38298*/         OPC_MoveChild, 10,
/*38300*/         OPC_RecordNode, // #9 = $tfe
/*38301*/         OPC_MoveParent,
/*38302*/         OPC_MoveChild, 11,
/*38304*/         OPC_RecordNode, // #10 = $lwe
/*38305*/         OPC_MoveParent,
/*38306*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38308*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38311*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38314*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38320*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38323*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38326*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38329*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4980:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38350*/       0, /*End of Scope*/
/*38351*/     /*Scope*/ 95|128,2/*351*/, /*->38704*/
/*38353*/       OPC_CheckChild0Integer, 115|128,38/*4979*/, 
/*38356*/       OPC_RecordChild1, // #0 = $addr
/*38357*/       OPC_Scope, 68, /*->38427*/ // 5 children in Scope
/*38359*/         OPC_CheckChild1Type, MVT::i32,
/*38361*/         OPC_RecordChild2, // #1 = $rsrc
/*38362*/         OPC_RecordChild3, // #2 = $sampler
/*38363*/         OPC_RecordChild4, // #3 = $dmask
/*38364*/         OPC_RecordChild5, // #4 = $unorm
/*38365*/         OPC_RecordChild6, // #5 = $r128
/*38366*/         OPC_RecordChild7, // #6 = $da
/*38367*/         OPC_MoveChild, 8,
/*38369*/         OPC_RecordNode, // #7 = $glc
/*38370*/         OPC_MoveParent,
/*38371*/         OPC_MoveChild, 9,
/*38373*/         OPC_RecordNode, // #8 = $slc
/*38374*/         OPC_MoveParent,
/*38375*/         OPC_MoveChild, 10,
/*38377*/         OPC_RecordNode, // #9 = $tfe
/*38378*/         OPC_MoveParent,
/*38379*/         OPC_MoveChild, 11,
/*38381*/         OPC_RecordNode, // #10 = $lwe
/*38382*/         OPC_MoveParent,
/*38383*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38385*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38388*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38391*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38394*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38397*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38400*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38403*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38406*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38409*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4979:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38427*/       /*Scope*/ 68, /*->38496*/
/*38428*/         OPC_CheckChild1Type, MVT::v2i32,
/*38430*/         OPC_RecordChild2, // #1 = $rsrc
/*38431*/         OPC_RecordChild3, // #2 = $sampler
/*38432*/         OPC_RecordChild4, // #3 = $dmask
/*38433*/         OPC_RecordChild5, // #4 = $unorm
/*38434*/         OPC_RecordChild6, // #5 = $r128
/*38435*/         OPC_RecordChild7, // #6 = $da
/*38436*/         OPC_MoveChild, 8,
/*38438*/         OPC_RecordNode, // #7 = $glc
/*38439*/         OPC_MoveParent,
/*38440*/         OPC_MoveChild, 9,
/*38442*/         OPC_RecordNode, // #8 = $slc
/*38443*/         OPC_MoveParent,
/*38444*/         OPC_MoveChild, 10,
/*38446*/         OPC_RecordNode, // #9 = $tfe
/*38447*/         OPC_MoveParent,
/*38448*/         OPC_MoveChild, 11,
/*38450*/         OPC_RecordNode, // #10 = $lwe
/*38451*/         OPC_MoveParent,
/*38452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38454*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38457*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38460*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38463*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38466*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38469*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38472*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38475*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38478*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4979:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38496*/       /*Scope*/ 68, /*->38565*/
/*38497*/         OPC_CheckChild1Type, MVT::v4i32,
/*38499*/         OPC_RecordChild2, // #1 = $rsrc
/*38500*/         OPC_RecordChild3, // #2 = $sampler
/*38501*/         OPC_RecordChild4, // #3 = $dmask
/*38502*/         OPC_RecordChild5, // #4 = $unorm
/*38503*/         OPC_RecordChild6, // #5 = $r128
/*38504*/         OPC_RecordChild7, // #6 = $da
/*38505*/         OPC_MoveChild, 8,
/*38507*/         OPC_RecordNode, // #7 = $glc
/*38508*/         OPC_MoveParent,
/*38509*/         OPC_MoveChild, 9,
/*38511*/         OPC_RecordNode, // #8 = $slc
/*38512*/         OPC_MoveParent,
/*38513*/         OPC_MoveChild, 10,
/*38515*/         OPC_RecordNode, // #9 = $tfe
/*38516*/         OPC_MoveParent,
/*38517*/         OPC_MoveChild, 11,
/*38519*/         OPC_RecordNode, // #10 = $lwe
/*38520*/         OPC_MoveParent,
/*38521*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38523*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38526*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38529*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38532*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38535*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38538*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38541*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38544*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38547*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4979:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38565*/       /*Scope*/ 68, /*->38634*/
/*38566*/         OPC_CheckChild1Type, MVT::v8i32,
/*38568*/         OPC_RecordChild2, // #1 = $rsrc
/*38569*/         OPC_RecordChild3, // #2 = $sampler
/*38570*/         OPC_RecordChild4, // #3 = $dmask
/*38571*/         OPC_RecordChild5, // #4 = $unorm
/*38572*/         OPC_RecordChild6, // #5 = $r128
/*38573*/         OPC_RecordChild7, // #6 = $da
/*38574*/         OPC_MoveChild, 8,
/*38576*/         OPC_RecordNode, // #7 = $glc
/*38577*/         OPC_MoveParent,
/*38578*/         OPC_MoveChild, 9,
/*38580*/         OPC_RecordNode, // #8 = $slc
/*38581*/         OPC_MoveParent,
/*38582*/         OPC_MoveChild, 10,
/*38584*/         OPC_RecordNode, // #9 = $tfe
/*38585*/         OPC_MoveParent,
/*38586*/         OPC_MoveChild, 11,
/*38588*/         OPC_RecordNode, // #10 = $lwe
/*38589*/         OPC_MoveParent,
/*38590*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38592*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38595*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38598*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38601*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38604*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38607*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38610*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38613*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38616*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4979:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38634*/       /*Scope*/ 68, /*->38703*/
/*38635*/         OPC_CheckChild1Type, MVT::v16i32,
/*38637*/         OPC_RecordChild2, // #1 = $rsrc
/*38638*/         OPC_RecordChild3, // #2 = $sampler
/*38639*/         OPC_RecordChild4, // #3 = $dmask
/*38640*/         OPC_RecordChild5, // #4 = $unorm
/*38641*/         OPC_RecordChild6, // #5 = $r128
/*38642*/         OPC_RecordChild7, // #6 = $da
/*38643*/         OPC_MoveChild, 8,
/*38645*/         OPC_RecordNode, // #7 = $glc
/*38646*/         OPC_MoveParent,
/*38647*/         OPC_MoveChild, 9,
/*38649*/         OPC_RecordNode, // #8 = $slc
/*38650*/         OPC_MoveParent,
/*38651*/         OPC_MoveChild, 10,
/*38653*/         OPC_RecordNode, // #9 = $tfe
/*38654*/         OPC_MoveParent,
/*38655*/         OPC_MoveChild, 11,
/*38657*/         OPC_RecordNode, // #10 = $lwe
/*38658*/         OPC_MoveParent,
/*38659*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38661*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38664*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38667*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38673*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38676*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38679*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38682*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38685*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4979:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38703*/       0, /*End of Scope*/
/*38704*/     /*Scope*/ 16|128,1/*144*/, /*->38850*/
/*38706*/       OPC_CheckChild0Integer, 73|128,38/*4937*/, 
/*38709*/       OPC_RecordChild1, // #0 = $addr
/*38710*/       OPC_Scope, 68, /*->38780*/ // 2 children in Scope
/*38712*/         OPC_CheckChild1Type, MVT::v2i32,
/*38714*/         OPC_RecordChild2, // #1 = $rsrc
/*38715*/         OPC_RecordChild3, // #2 = $sampler
/*38716*/         OPC_RecordChild4, // #3 = $dmask
/*38717*/         OPC_RecordChild5, // #4 = $unorm
/*38718*/         OPC_RecordChild6, // #5 = $r128
/*38719*/         OPC_RecordChild7, // #6 = $da
/*38720*/         OPC_MoveChild, 8,
/*38722*/         OPC_RecordNode, // #7 = $glc
/*38723*/         OPC_MoveParent,
/*38724*/         OPC_MoveChild, 9,
/*38726*/         OPC_RecordNode, // #8 = $slc
/*38727*/         OPC_MoveParent,
/*38728*/         OPC_MoveChild, 10,
/*38730*/         OPC_RecordNode, // #9 = $tfe
/*38731*/         OPC_MoveParent,
/*38732*/         OPC_MoveChild, 11,
/*38734*/         OPC_RecordNode, // #10 = $lwe
/*38735*/         OPC_MoveParent,
/*38736*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38738*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38741*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38744*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38747*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38750*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38753*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38756*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38759*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38762*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4937:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38780*/       /*Scope*/ 68, /*->38849*/
/*38781*/         OPC_CheckChild1Type, MVT::v4i32,
/*38783*/         OPC_RecordChild2, // #1 = $rsrc
/*38784*/         OPC_RecordChild3, // #2 = $sampler
/*38785*/         OPC_RecordChild4, // #3 = $dmask
/*38786*/         OPC_RecordChild5, // #4 = $unorm
/*38787*/         OPC_RecordChild6, // #5 = $r128
/*38788*/         OPC_RecordChild7, // #6 = $da
/*38789*/         OPC_MoveChild, 8,
/*38791*/         OPC_RecordNode, // #7 = $glc
/*38792*/         OPC_MoveParent,
/*38793*/         OPC_MoveChild, 9,
/*38795*/         OPC_RecordNode, // #8 = $slc
/*38796*/         OPC_MoveParent,
/*38797*/         OPC_MoveChild, 10,
/*38799*/         OPC_RecordNode, // #9 = $tfe
/*38800*/         OPC_MoveParent,
/*38801*/         OPC_MoveChild, 11,
/*38803*/         OPC_RecordNode, // #10 = $lwe
/*38804*/         OPC_MoveParent,
/*38805*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38807*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38810*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38813*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38816*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38819*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38822*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38825*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38828*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38831*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4937:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38849*/       0, /*End of Scope*/
/*38850*/     /*Scope*/ 72, /*->38923*/
/*38851*/       OPC_CheckChild0Integer, 90|128,38/*4954*/, 
/*38854*/       OPC_RecordChild1, // #0 = $addr
/*38855*/       OPC_CheckChild1Type, MVT::v4i32,
/*38857*/       OPC_RecordChild2, // #1 = $rsrc
/*38858*/       OPC_RecordChild3, // #2 = $sampler
/*38859*/       OPC_RecordChild4, // #3 = $dmask
/*38860*/       OPC_RecordChild5, // #4 = $unorm
/*38861*/       OPC_RecordChild6, // #5 = $r128
/*38862*/       OPC_RecordChild7, // #6 = $da
/*38863*/       OPC_MoveChild, 8,
/*38865*/       OPC_RecordNode, // #7 = $glc
/*38866*/       OPC_MoveParent,
/*38867*/       OPC_MoveChild, 9,
/*38869*/       OPC_RecordNode, // #8 = $slc
/*38870*/       OPC_MoveParent,
/*38871*/       OPC_MoveChild, 10,
/*38873*/       OPC_RecordNode, // #9 = $tfe
/*38874*/       OPC_MoveParent,
/*38875*/       OPC_MoveChild, 11,
/*38877*/       OPC_RecordNode, // #10 = $lwe
/*38878*/       OPC_MoveParent,
/*38879*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38881*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38884*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38887*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38890*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38893*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38896*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38899*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38902*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38905*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4954:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38923*/     /*Scope*/ 72, /*->38996*/
/*38924*/       OPC_CheckChild0Integer, 92|128,38/*4956*/, 
/*38927*/       OPC_RecordChild1, // #0 = $addr
/*38928*/       OPC_CheckChild1Type, MVT::v4i32,
/*38930*/       OPC_RecordChild2, // #1 = $rsrc
/*38931*/       OPC_RecordChild3, // #2 = $sampler
/*38932*/       OPC_RecordChild4, // #3 = $dmask
/*38933*/       OPC_RecordChild5, // #4 = $unorm
/*38934*/       OPC_RecordChild6, // #5 = $r128
/*38935*/       OPC_RecordChild7, // #6 = $da
/*38936*/       OPC_MoveChild, 8,
/*38938*/       OPC_RecordNode, // #7 = $glc
/*38939*/       OPC_MoveParent,
/*38940*/       OPC_MoveChild, 9,
/*38942*/       OPC_RecordNode, // #8 = $slc
/*38943*/       OPC_MoveParent,
/*38944*/       OPC_MoveChild, 10,
/*38946*/       OPC_RecordNode, // #9 = $tfe
/*38947*/       OPC_MoveParent,
/*38948*/       OPC_MoveChild, 11,
/*38950*/       OPC_RecordNode, // #10 = $lwe
/*38951*/       OPC_MoveParent,
/*38952*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38954*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38957*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38960*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38963*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38966*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38969*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38972*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38975*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38978*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4956:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38996*/     /*Scope*/ 72, /*->39069*/
/*38997*/       OPC_CheckChild0Integer, 74|128,38/*4938*/, 
/*39000*/       OPC_RecordChild1, // #0 = $addr
/*39001*/       OPC_CheckChild1Type, MVT::v4i32,
/*39003*/       OPC_RecordChild2, // #1 = $rsrc
/*39004*/       OPC_RecordChild3, // #2 = $sampler
/*39005*/       OPC_RecordChild4, // #3 = $dmask
/*39006*/       OPC_RecordChild5, // #4 = $unorm
/*39007*/       OPC_RecordChild6, // #5 = $r128
/*39008*/       OPC_RecordChild7, // #6 = $da
/*39009*/       OPC_MoveChild, 8,
/*39011*/       OPC_RecordNode, // #7 = $glc
/*39012*/       OPC_MoveParent,
/*39013*/       OPC_MoveChild, 9,
/*39015*/       OPC_RecordNode, // #8 = $slc
/*39016*/       OPC_MoveParent,
/*39017*/       OPC_MoveChild, 10,
/*39019*/       OPC_RecordNode, // #9 = $tfe
/*39020*/       OPC_MoveParent,
/*39021*/       OPC_MoveChild, 11,
/*39023*/       OPC_RecordNode, // #10 = $lwe
/*39024*/       OPC_MoveParent,
/*39025*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39027*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39030*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39033*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39036*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39039*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39042*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39045*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39048*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39051*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4938:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39069*/     /*Scope*/ 16|128,1/*144*/, /*->39215*/
/*39071*/       OPC_CheckChild0Integer, 75|128,38/*4939*/, 
/*39074*/       OPC_RecordChild1, // #0 = $addr
/*39075*/       OPC_Scope, 68, /*->39145*/ // 2 children in Scope
/*39077*/         OPC_CheckChild1Type, MVT::v4i32,
/*39079*/         OPC_RecordChild2, // #1 = $rsrc
/*39080*/         OPC_RecordChild3, // #2 = $sampler
/*39081*/         OPC_RecordChild4, // #3 = $dmask
/*39082*/         OPC_RecordChild5, // #4 = $unorm
/*39083*/         OPC_RecordChild6, // #5 = $r128
/*39084*/         OPC_RecordChild7, // #6 = $da
/*39085*/         OPC_MoveChild, 8,
/*39087*/         OPC_RecordNode, // #7 = $glc
/*39088*/         OPC_MoveParent,
/*39089*/         OPC_MoveChild, 9,
/*39091*/         OPC_RecordNode, // #8 = $slc
/*39092*/         OPC_MoveParent,
/*39093*/         OPC_MoveChild, 10,
/*39095*/         OPC_RecordNode, // #9 = $tfe
/*39096*/         OPC_MoveParent,
/*39097*/         OPC_MoveChild, 11,
/*39099*/         OPC_RecordNode, // #10 = $lwe
/*39100*/         OPC_MoveParent,
/*39101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39103*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39106*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39109*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39112*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39115*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39118*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39121*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39124*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4939:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39145*/       /*Scope*/ 68, /*->39214*/
/*39146*/         OPC_CheckChild1Type, MVT::v8i32,
/*39148*/         OPC_RecordChild2, // #1 = $rsrc
/*39149*/         OPC_RecordChild3, // #2 = $sampler
/*39150*/         OPC_RecordChild4, // #3 = $dmask
/*39151*/         OPC_RecordChild5, // #4 = $unorm
/*39152*/         OPC_RecordChild6, // #5 = $r128
/*39153*/         OPC_RecordChild7, // #6 = $da
/*39154*/         OPC_MoveChild, 8,
/*39156*/         OPC_RecordNode, // #7 = $glc
/*39157*/         OPC_MoveParent,
/*39158*/         OPC_MoveChild, 9,
/*39160*/         OPC_RecordNode, // #8 = $slc
/*39161*/         OPC_MoveParent,
/*39162*/         OPC_MoveChild, 10,
/*39164*/         OPC_RecordNode, // #9 = $tfe
/*39165*/         OPC_MoveParent,
/*39166*/         OPC_MoveChild, 11,
/*39168*/         OPC_RecordNode, // #10 = $lwe
/*39169*/         OPC_MoveParent,
/*39170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39172*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39175*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39178*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39181*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39184*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39187*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39190*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39193*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4939:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39214*/       0, /*End of Scope*/
/*39215*/     /*Scope*/ 16|128,1/*144*/, /*->39361*/
/*39217*/       OPC_CheckChild0Integer, 94|128,38/*4958*/, 
/*39220*/       OPC_RecordChild1, // #0 = $addr
/*39221*/       OPC_Scope, 68, /*->39291*/ // 2 children in Scope
/*39223*/         OPC_CheckChild1Type, MVT::v2i32,
/*39225*/         OPC_RecordChild2, // #1 = $rsrc
/*39226*/         OPC_RecordChild3, // #2 = $sampler
/*39227*/         OPC_RecordChild4, // #3 = $dmask
/*39228*/         OPC_RecordChild5, // #4 = $unorm
/*39229*/         OPC_RecordChild6, // #5 = $r128
/*39230*/         OPC_RecordChild7, // #6 = $da
/*39231*/         OPC_MoveChild, 8,
/*39233*/         OPC_RecordNode, // #7 = $glc
/*39234*/         OPC_MoveParent,
/*39235*/         OPC_MoveChild, 9,
/*39237*/         OPC_RecordNode, // #8 = $slc
/*39238*/         OPC_MoveParent,
/*39239*/         OPC_MoveChild, 10,
/*39241*/         OPC_RecordNode, // #9 = $tfe
/*39242*/         OPC_MoveParent,
/*39243*/         OPC_MoveChild, 11,
/*39245*/         OPC_RecordNode, // #10 = $lwe
/*39246*/         OPC_MoveParent,
/*39247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39249*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39252*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39255*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39258*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39261*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39264*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39267*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39270*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4958:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39291*/       /*Scope*/ 68, /*->39360*/
/*39292*/         OPC_CheckChild1Type, MVT::v4i32,
/*39294*/         OPC_RecordChild2, // #1 = $rsrc
/*39295*/         OPC_RecordChild3, // #2 = $sampler
/*39296*/         OPC_RecordChild4, // #3 = $dmask
/*39297*/         OPC_RecordChild5, // #4 = $unorm
/*39298*/         OPC_RecordChild6, // #5 = $r128
/*39299*/         OPC_RecordChild7, // #6 = $da
/*39300*/         OPC_MoveChild, 8,
/*39302*/         OPC_RecordNode, // #7 = $glc
/*39303*/         OPC_MoveParent,
/*39304*/         OPC_MoveChild, 9,
/*39306*/         OPC_RecordNode, // #8 = $slc
/*39307*/         OPC_MoveParent,
/*39308*/         OPC_MoveChild, 10,
/*39310*/         OPC_RecordNode, // #9 = $tfe
/*39311*/         OPC_MoveParent,
/*39312*/         OPC_MoveChild, 11,
/*39314*/         OPC_RecordNode, // #10 = $lwe
/*39315*/         OPC_MoveParent,
/*39316*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39318*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39321*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39324*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39330*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39333*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39336*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39342*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4958:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39360*/       0, /*End of Scope*/
/*39361*/     /*Scope*/ 72, /*->39434*/
/*39362*/       OPC_CheckChild0Integer, 78|128,38/*4942*/, 
/*39365*/       OPC_RecordChild1, // #0 = $addr
/*39366*/       OPC_CheckChild1Type, MVT::v4i32,
/*39368*/       OPC_RecordChild2, // #1 = $rsrc
/*39369*/       OPC_RecordChild3, // #2 = $sampler
/*39370*/       OPC_RecordChild4, // #3 = $dmask
/*39371*/       OPC_RecordChild5, // #4 = $unorm
/*39372*/       OPC_RecordChild6, // #5 = $r128
/*39373*/       OPC_RecordChild7, // #6 = $da
/*39374*/       OPC_MoveChild, 8,
/*39376*/       OPC_RecordNode, // #7 = $glc
/*39377*/       OPC_MoveParent,
/*39378*/       OPC_MoveChild, 9,
/*39380*/       OPC_RecordNode, // #8 = $slc
/*39381*/       OPC_MoveParent,
/*39382*/       OPC_MoveChild, 10,
/*39384*/       OPC_RecordNode, // #9 = $tfe
/*39385*/       OPC_MoveParent,
/*39386*/       OPC_MoveChild, 11,
/*39388*/       OPC_RecordNode, // #10 = $lwe
/*39389*/       OPC_MoveParent,
/*39390*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39392*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39395*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39398*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39401*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39404*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39407*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39410*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39413*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39416*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4942:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39434*/     /*Scope*/ 16|128,1/*144*/, /*->39580*/
/*39436*/       OPC_CheckChild0Integer, 83|128,38/*4947*/, 
/*39439*/       OPC_RecordChild1, // #0 = $addr
/*39440*/       OPC_Scope, 68, /*->39510*/ // 2 children in Scope
/*39442*/         OPC_CheckChild1Type, MVT::v4i32,
/*39444*/         OPC_RecordChild2, // #1 = $rsrc
/*39445*/         OPC_RecordChild3, // #2 = $sampler
/*39446*/         OPC_RecordChild4, // #3 = $dmask
/*39447*/         OPC_RecordChild5, // #4 = $unorm
/*39448*/         OPC_RecordChild6, // #5 = $r128
/*39449*/         OPC_RecordChild7, // #6 = $da
/*39450*/         OPC_MoveChild, 8,
/*39452*/         OPC_RecordNode, // #7 = $glc
/*39453*/         OPC_MoveParent,
/*39454*/         OPC_MoveChild, 9,
/*39456*/         OPC_RecordNode, // #8 = $slc
/*39457*/         OPC_MoveParent,
/*39458*/         OPC_MoveChild, 10,
/*39460*/         OPC_RecordNode, // #9 = $tfe
/*39461*/         OPC_MoveParent,
/*39462*/         OPC_MoveChild, 11,
/*39464*/         OPC_RecordNode, // #10 = $lwe
/*39465*/         OPC_MoveParent,
/*39466*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39468*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39471*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39474*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39477*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39480*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39483*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39486*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39489*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39492*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4947:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39510*/       /*Scope*/ 68, /*->39579*/
/*39511*/         OPC_CheckChild1Type, MVT::v8i32,
/*39513*/         OPC_RecordChild2, // #1 = $rsrc
/*39514*/         OPC_RecordChild3, // #2 = $sampler
/*39515*/         OPC_RecordChild4, // #3 = $dmask
/*39516*/         OPC_RecordChild5, // #4 = $unorm
/*39517*/         OPC_RecordChild6, // #5 = $r128
/*39518*/         OPC_RecordChild7, // #6 = $da
/*39519*/         OPC_MoveChild, 8,
/*39521*/         OPC_RecordNode, // #7 = $glc
/*39522*/         OPC_MoveParent,
/*39523*/         OPC_MoveChild, 9,
/*39525*/         OPC_RecordNode, // #8 = $slc
/*39526*/         OPC_MoveParent,
/*39527*/         OPC_MoveChild, 10,
/*39529*/         OPC_RecordNode, // #9 = $tfe
/*39530*/         OPC_MoveParent,
/*39531*/         OPC_MoveChild, 11,
/*39533*/         OPC_RecordNode, // #10 = $lwe
/*39534*/         OPC_MoveParent,
/*39535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39537*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39540*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39543*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39546*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39549*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39552*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39555*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39558*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4947:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39579*/       0, /*End of Scope*/
/*39580*/     /*Scope*/ 16|128,1/*144*/, /*->39726*/
/*39582*/       OPC_CheckChild0Integer, 85|128,38/*4949*/, 
/*39585*/       OPC_RecordChild1, // #0 = $addr
/*39586*/       OPC_Scope, 68, /*->39656*/ // 2 children in Scope
/*39588*/         OPC_CheckChild1Type, MVT::v4i32,
/*39590*/         OPC_RecordChild2, // #1 = $rsrc
/*39591*/         OPC_RecordChild3, // #2 = $sampler
/*39592*/         OPC_RecordChild4, // #3 = $dmask
/*39593*/         OPC_RecordChild5, // #4 = $unorm
/*39594*/         OPC_RecordChild6, // #5 = $r128
/*39595*/         OPC_RecordChild7, // #6 = $da
/*39596*/         OPC_MoveChild, 8,
/*39598*/         OPC_RecordNode, // #7 = $glc
/*39599*/         OPC_MoveParent,
/*39600*/         OPC_MoveChild, 9,
/*39602*/         OPC_RecordNode, // #8 = $slc
/*39603*/         OPC_MoveParent,
/*39604*/         OPC_MoveChild, 10,
/*39606*/         OPC_RecordNode, // #9 = $tfe
/*39607*/         OPC_MoveParent,
/*39608*/         OPC_MoveChild, 11,
/*39610*/         OPC_RecordNode, // #10 = $lwe
/*39611*/         OPC_MoveParent,
/*39612*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39614*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39617*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39620*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39623*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39626*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39629*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39632*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39635*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39638*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4949:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39656*/       /*Scope*/ 68, /*->39725*/
/*39657*/         OPC_CheckChild1Type, MVT::v8i32,
/*39659*/         OPC_RecordChild2, // #1 = $rsrc
/*39660*/         OPC_RecordChild3, // #2 = $sampler
/*39661*/         OPC_RecordChild4, // #3 = $dmask
/*39662*/         OPC_RecordChild5, // #4 = $unorm
/*39663*/         OPC_RecordChild6, // #5 = $r128
/*39664*/         OPC_RecordChild7, // #6 = $da
/*39665*/         OPC_MoveChild, 8,
/*39667*/         OPC_RecordNode, // #7 = $glc
/*39668*/         OPC_MoveParent,
/*39669*/         OPC_MoveChild, 9,
/*39671*/         OPC_RecordNode, // #8 = $slc
/*39672*/         OPC_MoveParent,
/*39673*/         OPC_MoveChild, 10,
/*39675*/         OPC_RecordNode, // #9 = $tfe
/*39676*/         OPC_MoveParent,
/*39677*/         OPC_MoveChild, 11,
/*39679*/         OPC_RecordNode, // #10 = $lwe
/*39680*/         OPC_MoveParent,
/*39681*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39683*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39686*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39689*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39692*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39695*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39698*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39701*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39704*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4949:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39725*/       0, /*End of Scope*/
/*39726*/     /*Scope*/ 16|128,1/*144*/, /*->39872*/
/*39728*/       OPC_CheckChild0Integer, 79|128,38/*4943*/, 
/*39731*/       OPC_RecordChild1, // #0 = $addr
/*39732*/       OPC_Scope, 68, /*->39802*/ // 2 children in Scope
/*39734*/         OPC_CheckChild1Type, MVT::v4i32,
/*39736*/         OPC_RecordChild2, // #1 = $rsrc
/*39737*/         OPC_RecordChild3, // #2 = $sampler
/*39738*/         OPC_RecordChild4, // #3 = $dmask
/*39739*/         OPC_RecordChild5, // #4 = $unorm
/*39740*/         OPC_RecordChild6, // #5 = $r128
/*39741*/         OPC_RecordChild7, // #6 = $da
/*39742*/         OPC_MoveChild, 8,
/*39744*/         OPC_RecordNode, // #7 = $glc
/*39745*/         OPC_MoveParent,
/*39746*/         OPC_MoveChild, 9,
/*39748*/         OPC_RecordNode, // #8 = $slc
/*39749*/         OPC_MoveParent,
/*39750*/         OPC_MoveChild, 10,
/*39752*/         OPC_RecordNode, // #9 = $tfe
/*39753*/         OPC_MoveParent,
/*39754*/         OPC_MoveChild, 11,
/*39756*/         OPC_RecordNode, // #10 = $lwe
/*39757*/         OPC_MoveParent,
/*39758*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39760*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39763*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39766*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39769*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39772*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39775*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39778*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39781*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39784*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4943:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39802*/       /*Scope*/ 68, /*->39871*/
/*39803*/         OPC_CheckChild1Type, MVT::v8i32,
/*39805*/         OPC_RecordChild2, // #1 = $rsrc
/*39806*/         OPC_RecordChild3, // #2 = $sampler
/*39807*/         OPC_RecordChild4, // #3 = $dmask
/*39808*/         OPC_RecordChild5, // #4 = $unorm
/*39809*/         OPC_RecordChild6, // #5 = $r128
/*39810*/         OPC_RecordChild7, // #6 = $da
/*39811*/         OPC_MoveChild, 8,
/*39813*/         OPC_RecordNode, // #7 = $glc
/*39814*/         OPC_MoveParent,
/*39815*/         OPC_MoveChild, 9,
/*39817*/         OPC_RecordNode, // #8 = $slc
/*39818*/         OPC_MoveParent,
/*39819*/         OPC_MoveChild, 10,
/*39821*/         OPC_RecordNode, // #9 = $tfe
/*39822*/         OPC_MoveParent,
/*39823*/         OPC_MoveChild, 11,
/*39825*/         OPC_RecordNode, // #10 = $lwe
/*39826*/         OPC_MoveParent,
/*39827*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39829*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39832*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39835*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39838*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39841*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39844*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39847*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39850*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39853*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4943:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39871*/       0, /*End of Scope*/
/*39872*/     /*Scope*/ 72, /*->39945*/
/*39873*/       OPC_CheckChild0Integer, 80|128,38/*4944*/, 
/*39876*/       OPC_RecordChild1, // #0 = $addr
/*39877*/       OPC_CheckChild1Type, MVT::v8i32,
/*39879*/       OPC_RecordChild2, // #1 = $rsrc
/*39880*/       OPC_RecordChild3, // #2 = $sampler
/*39881*/       OPC_RecordChild4, // #3 = $dmask
/*39882*/       OPC_RecordChild5, // #4 = $unorm
/*39883*/       OPC_RecordChild6, // #5 = $r128
/*39884*/       OPC_RecordChild7, // #6 = $da
/*39885*/       OPC_MoveChild, 8,
/*39887*/       OPC_RecordNode, // #7 = $glc
/*39888*/       OPC_MoveParent,
/*39889*/       OPC_MoveChild, 9,
/*39891*/       OPC_RecordNode, // #8 = $slc
/*39892*/       OPC_MoveParent,
/*39893*/       OPC_MoveChild, 10,
/*39895*/       OPC_RecordNode, // #9 = $tfe
/*39896*/       OPC_MoveParent,
/*39897*/       OPC_MoveChild, 11,
/*39899*/       OPC_RecordNode, // #10 = $lwe
/*39900*/       OPC_MoveParent,
/*39901*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39903*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39906*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39909*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39912*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39915*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39918*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39921*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39924*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39927*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4944:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39945*/     /*Scope*/ 72, /*->40018*/
/*39946*/       OPC_CheckChild0Integer, 87|128,38/*4951*/, 
/*39949*/       OPC_RecordChild1, // #0 = $addr
/*39950*/       OPC_CheckChild1Type, MVT::v4i32,
/*39952*/       OPC_RecordChild2, // #1 = $rsrc
/*39953*/       OPC_RecordChild3, // #2 = $sampler
/*39954*/       OPC_RecordChild4, // #3 = $dmask
/*39955*/       OPC_RecordChild5, // #4 = $unorm
/*39956*/       OPC_RecordChild6, // #5 = $r128
/*39957*/       OPC_RecordChild7, // #6 = $da
/*39958*/       OPC_MoveChild, 8,
/*39960*/       OPC_RecordNode, // #7 = $glc
/*39961*/       OPC_MoveParent,
/*39962*/       OPC_MoveChild, 9,
/*39964*/       OPC_RecordNode, // #8 = $slc
/*39965*/       OPC_MoveParent,
/*39966*/       OPC_MoveChild, 10,
/*39968*/       OPC_RecordNode, // #9 = $tfe
/*39969*/       OPC_MoveParent,
/*39970*/       OPC_MoveChild, 11,
/*39972*/       OPC_RecordNode, // #10 = $lwe
/*39973*/       OPC_MoveParent,
/*39974*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39976*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39979*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39982*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39985*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39988*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39991*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39994*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39997*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40000*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4951:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40018*/     /*Scope*/ 72, /*->40091*/
/*40019*/       OPC_CheckChild0Integer, 96|128,38/*4960*/, 
/*40022*/       OPC_RecordChild1, // #0 = $addr
/*40023*/       OPC_CheckChild1Type, MVT::v4i32,
/*40025*/       OPC_RecordChild2, // #1 = $rsrc
/*40026*/       OPC_RecordChild3, // #2 = $sampler
/*40027*/       OPC_RecordChild4, // #3 = $dmask
/*40028*/       OPC_RecordChild5, // #4 = $unorm
/*40029*/       OPC_RecordChild6, // #5 = $r128
/*40030*/       OPC_RecordChild7, // #6 = $da
/*40031*/       OPC_MoveChild, 8,
/*40033*/       OPC_RecordNode, // #7 = $glc
/*40034*/       OPC_MoveParent,
/*40035*/       OPC_MoveChild, 9,
/*40037*/       OPC_RecordNode, // #8 = $slc
/*40038*/       OPC_MoveParent,
/*40039*/       OPC_MoveChild, 10,
/*40041*/       OPC_RecordNode, // #9 = $tfe
/*40042*/       OPC_MoveParent,
/*40043*/       OPC_MoveChild, 11,
/*40045*/       OPC_RecordNode, // #10 = $lwe
/*40046*/       OPC_MoveParent,
/*40047*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40049*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40052*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40055*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40058*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40061*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40064*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40067*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40070*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40073*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4960:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40091*/     /*Scope*/ 16|128,1/*144*/, /*->40237*/
/*40093*/       OPC_CheckChild0Integer, 91|128,38/*4955*/, 
/*40096*/       OPC_RecordChild1, // #0 = $addr
/*40097*/       OPC_Scope, 68, /*->40167*/ // 2 children in Scope
/*40099*/         OPC_CheckChild1Type, MVT::v4i32,
/*40101*/         OPC_RecordChild2, // #1 = $rsrc
/*40102*/         OPC_RecordChild3, // #2 = $sampler
/*40103*/         OPC_RecordChild4, // #3 = $dmask
/*40104*/         OPC_RecordChild5, // #4 = $unorm
/*40105*/         OPC_RecordChild6, // #5 = $r128
/*40106*/         OPC_RecordChild7, // #6 = $da
/*40107*/         OPC_MoveChild, 8,
/*40109*/         OPC_RecordNode, // #7 = $glc
/*40110*/         OPC_MoveParent,
/*40111*/         OPC_MoveChild, 9,
/*40113*/         OPC_RecordNode, // #8 = $slc
/*40114*/         OPC_MoveParent,
/*40115*/         OPC_MoveChild, 10,
/*40117*/         OPC_RecordNode, // #9 = $tfe
/*40118*/         OPC_MoveParent,
/*40119*/         OPC_MoveChild, 11,
/*40121*/         OPC_RecordNode, // #10 = $lwe
/*40122*/         OPC_MoveParent,
/*40123*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40125*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40128*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40134*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40137*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40140*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40143*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40146*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40149*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4955:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40167*/       /*Scope*/ 68, /*->40236*/
/*40168*/         OPC_CheckChild1Type, MVT::v8i32,
/*40170*/         OPC_RecordChild2, // #1 = $rsrc
/*40171*/         OPC_RecordChild3, // #2 = $sampler
/*40172*/         OPC_RecordChild4, // #3 = $dmask
/*40173*/         OPC_RecordChild5, // #4 = $unorm
/*40174*/         OPC_RecordChild6, // #5 = $r128
/*40175*/         OPC_RecordChild7, // #6 = $da
/*40176*/         OPC_MoveChild, 8,
/*40178*/         OPC_RecordNode, // #7 = $glc
/*40179*/         OPC_MoveParent,
/*40180*/         OPC_MoveChild, 9,
/*40182*/         OPC_RecordNode, // #8 = $slc
/*40183*/         OPC_MoveParent,
/*40184*/         OPC_MoveChild, 10,
/*40186*/         OPC_RecordNode, // #9 = $tfe
/*40187*/         OPC_MoveParent,
/*40188*/         OPC_MoveChild, 11,
/*40190*/         OPC_RecordNode, // #10 = $lwe
/*40191*/         OPC_MoveParent,
/*40192*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40194*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40197*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40200*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40203*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40206*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40209*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40212*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40215*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40218*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4955:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40236*/       0, /*End of Scope*/
/*40237*/     /*Scope*/ 16|128,1/*144*/, /*->40383*/
/*40239*/       OPC_CheckChild0Integer, 93|128,38/*4957*/, 
/*40242*/       OPC_RecordChild1, // #0 = $addr
/*40243*/       OPC_Scope, 68, /*->40313*/ // 2 children in Scope
/*40245*/         OPC_CheckChild1Type, MVT::v4i32,
/*40247*/         OPC_RecordChild2, // #1 = $rsrc
/*40248*/         OPC_RecordChild3, // #2 = $sampler
/*40249*/         OPC_RecordChild4, // #3 = $dmask
/*40250*/         OPC_RecordChild5, // #4 = $unorm
/*40251*/         OPC_RecordChild6, // #5 = $r128
/*40252*/         OPC_RecordChild7, // #6 = $da
/*40253*/         OPC_MoveChild, 8,
/*40255*/         OPC_RecordNode, // #7 = $glc
/*40256*/         OPC_MoveParent,
/*40257*/         OPC_MoveChild, 9,
/*40259*/         OPC_RecordNode, // #8 = $slc
/*40260*/         OPC_MoveParent,
/*40261*/         OPC_MoveChild, 10,
/*40263*/         OPC_RecordNode, // #9 = $tfe
/*40264*/         OPC_MoveParent,
/*40265*/         OPC_MoveChild, 11,
/*40267*/         OPC_RecordNode, // #10 = $lwe
/*40268*/         OPC_MoveParent,
/*40269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40271*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40274*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40277*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40280*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40283*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40286*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40289*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40292*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4957:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40313*/       /*Scope*/ 68, /*->40382*/
/*40314*/         OPC_CheckChild1Type, MVT::v8i32,
/*40316*/         OPC_RecordChild2, // #1 = $rsrc
/*40317*/         OPC_RecordChild3, // #2 = $sampler
/*40318*/         OPC_RecordChild4, // #3 = $dmask
/*40319*/         OPC_RecordChild5, // #4 = $unorm
/*40320*/         OPC_RecordChild6, // #5 = $r128
/*40321*/         OPC_RecordChild7, // #6 = $da
/*40322*/         OPC_MoveChild, 8,
/*40324*/         OPC_RecordNode, // #7 = $glc
/*40325*/         OPC_MoveParent,
/*40326*/         OPC_MoveChild, 9,
/*40328*/         OPC_RecordNode, // #8 = $slc
/*40329*/         OPC_MoveParent,
/*40330*/         OPC_MoveChild, 10,
/*40332*/         OPC_RecordNode, // #9 = $tfe
/*40333*/         OPC_MoveParent,
/*40334*/         OPC_MoveChild, 11,
/*40336*/         OPC_RecordNode, // #10 = $lwe
/*40337*/         OPC_MoveParent,
/*40338*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40340*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40343*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40346*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40349*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40352*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40355*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40358*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40361*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40364*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4957:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40382*/       0, /*End of Scope*/
/*40383*/     /*Scope*/ 16|128,1/*144*/, /*->40529*/
/*40385*/       OPC_CheckChild0Integer, 77|128,38/*4941*/, 
/*40388*/       OPC_RecordChild1, // #0 = $addr
/*40389*/       OPC_Scope, 68, /*->40459*/ // 2 children in Scope
/*40391*/         OPC_CheckChild1Type, MVT::v4i32,
/*40393*/         OPC_RecordChild2, // #1 = $rsrc
/*40394*/         OPC_RecordChild3, // #2 = $sampler
/*40395*/         OPC_RecordChild4, // #3 = $dmask
/*40396*/         OPC_RecordChild5, // #4 = $unorm
/*40397*/         OPC_RecordChild6, // #5 = $r128
/*40398*/         OPC_RecordChild7, // #6 = $da
/*40399*/         OPC_MoveChild, 8,
/*40401*/         OPC_RecordNode, // #7 = $glc
/*40402*/         OPC_MoveParent,
/*40403*/         OPC_MoveChild, 9,
/*40405*/         OPC_RecordNode, // #8 = $slc
/*40406*/         OPC_MoveParent,
/*40407*/         OPC_MoveChild, 10,
/*40409*/         OPC_RecordNode, // #9 = $tfe
/*40410*/         OPC_MoveParent,
/*40411*/         OPC_MoveChild, 11,
/*40413*/         OPC_RecordNode, // #10 = $lwe
/*40414*/         OPC_MoveParent,
/*40415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40417*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40420*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40423*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40426*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40429*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40432*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40435*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40438*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40441*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4941:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40459*/       /*Scope*/ 68, /*->40528*/
/*40460*/         OPC_CheckChild1Type, MVT::v8i32,
/*40462*/         OPC_RecordChild2, // #1 = $rsrc
/*40463*/         OPC_RecordChild3, // #2 = $sampler
/*40464*/         OPC_RecordChild4, // #3 = $dmask
/*40465*/         OPC_RecordChild5, // #4 = $unorm
/*40466*/         OPC_RecordChild6, // #5 = $r128
/*40467*/         OPC_RecordChild7, // #6 = $da
/*40468*/         OPC_MoveChild, 8,
/*40470*/         OPC_RecordNode, // #7 = $glc
/*40471*/         OPC_MoveParent,
/*40472*/         OPC_MoveChild, 9,
/*40474*/         OPC_RecordNode, // #8 = $slc
/*40475*/         OPC_MoveParent,
/*40476*/         OPC_MoveChild, 10,
/*40478*/         OPC_RecordNode, // #9 = $tfe
/*40479*/         OPC_MoveParent,
/*40480*/         OPC_MoveChild, 11,
/*40482*/         OPC_RecordNode, // #10 = $lwe
/*40483*/         OPC_MoveParent,
/*40484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40486*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40489*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40492*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40495*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40498*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40501*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40504*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40507*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40510*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4941:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40528*/       0, /*End of Scope*/
/*40529*/     /*Scope*/ 72, /*->40602*/
/*40530*/       OPC_CheckChild0Integer, 76|128,38/*4940*/, 
/*40533*/       OPC_RecordChild1, // #0 = $addr
/*40534*/       OPC_CheckChild1Type, MVT::v8i32,
/*40536*/       OPC_RecordChild2, // #1 = $rsrc
/*40537*/       OPC_RecordChild3, // #2 = $sampler
/*40538*/       OPC_RecordChild4, // #3 = $dmask
/*40539*/       OPC_RecordChild5, // #4 = $unorm
/*40540*/       OPC_RecordChild6, // #5 = $r128
/*40541*/       OPC_RecordChild7, // #6 = $da
/*40542*/       OPC_MoveChild, 8,
/*40544*/       OPC_RecordNode, // #7 = $glc
/*40545*/       OPC_MoveParent,
/*40546*/       OPC_MoveChild, 9,
/*40548*/       OPC_RecordNode, // #8 = $slc
/*40549*/       OPC_MoveParent,
/*40550*/       OPC_MoveChild, 10,
/*40552*/       OPC_RecordNode, // #9 = $tfe
/*40553*/       OPC_MoveParent,
/*40554*/       OPC_MoveChild, 11,
/*40556*/       OPC_RecordNode, // #10 = $lwe
/*40557*/       OPC_MoveParent,
/*40558*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40560*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40563*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40566*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40569*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40572*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40575*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40578*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40581*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40584*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4940:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40602*/     /*Scope*/ 72, /*->40675*/
/*40603*/       OPC_CheckChild0Integer, 95|128,38/*4959*/, 
/*40606*/       OPC_RecordChild1, // #0 = $addr
/*40607*/       OPC_CheckChild1Type, MVT::v4i32,
/*40609*/       OPC_RecordChild2, // #1 = $rsrc
/*40610*/       OPC_RecordChild3, // #2 = $sampler
/*40611*/       OPC_RecordChild4, // #3 = $dmask
/*40612*/       OPC_RecordChild5, // #4 = $unorm
/*40613*/       OPC_RecordChild6, // #5 = $r128
/*40614*/       OPC_RecordChild7, // #6 = $da
/*40615*/       OPC_MoveChild, 8,
/*40617*/       OPC_RecordNode, // #7 = $glc
/*40618*/       OPC_MoveParent,
/*40619*/       OPC_MoveChild, 9,
/*40621*/       OPC_RecordNode, // #8 = $slc
/*40622*/       OPC_MoveParent,
/*40623*/       OPC_MoveChild, 10,
/*40625*/       OPC_RecordNode, // #9 = $tfe
/*40626*/       OPC_MoveParent,
/*40627*/       OPC_MoveChild, 11,
/*40629*/       OPC_RecordNode, // #10 = $lwe
/*40630*/       OPC_MoveParent,
/*40631*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40633*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40636*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40639*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40642*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40645*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40648*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40651*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40654*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40657*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4959:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40675*/     /*Scope*/ 16|128,1/*144*/, /*->40821*/
/*40677*/       OPC_CheckChild0Integer, 89|128,38/*4953*/, 
/*40680*/       OPC_RecordChild1, // #0 = $addr
/*40681*/       OPC_Scope, 68, /*->40751*/ // 2 children in Scope
/*40683*/         OPC_CheckChild1Type, MVT::v4i32,
/*40685*/         OPC_RecordChild2, // #1 = $rsrc
/*40686*/         OPC_RecordChild3, // #2 = $sampler
/*40687*/         OPC_RecordChild4, // #3 = $dmask
/*40688*/         OPC_RecordChild5, // #4 = $unorm
/*40689*/         OPC_RecordChild6, // #5 = $r128
/*40690*/         OPC_RecordChild7, // #6 = $da
/*40691*/         OPC_MoveChild, 8,
/*40693*/         OPC_RecordNode, // #7 = $glc
/*40694*/         OPC_MoveParent,
/*40695*/         OPC_MoveChild, 9,
/*40697*/         OPC_RecordNode, // #8 = $slc
/*40698*/         OPC_MoveParent,
/*40699*/         OPC_MoveChild, 10,
/*40701*/         OPC_RecordNode, // #9 = $tfe
/*40702*/         OPC_MoveParent,
/*40703*/         OPC_MoveChild, 11,
/*40705*/         OPC_RecordNode, // #10 = $lwe
/*40706*/         OPC_MoveParent,
/*40707*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40709*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40712*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40715*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40718*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40721*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40724*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40727*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40730*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4953:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40751*/       /*Scope*/ 68, /*->40820*/
/*40752*/         OPC_CheckChild1Type, MVT::v8i32,
/*40754*/         OPC_RecordChild2, // #1 = $rsrc
/*40755*/         OPC_RecordChild3, // #2 = $sampler
/*40756*/         OPC_RecordChild4, // #3 = $dmask
/*40757*/         OPC_RecordChild5, // #4 = $unorm
/*40758*/         OPC_RecordChild6, // #5 = $r128
/*40759*/         OPC_RecordChild7, // #6 = $da
/*40760*/         OPC_MoveChild, 8,
/*40762*/         OPC_RecordNode, // #7 = $glc
/*40763*/         OPC_MoveParent,
/*40764*/         OPC_MoveChild, 9,
/*40766*/         OPC_RecordNode, // #8 = $slc
/*40767*/         OPC_MoveParent,
/*40768*/         OPC_MoveChild, 10,
/*40770*/         OPC_RecordNode, // #9 = $tfe
/*40771*/         OPC_MoveParent,
/*40772*/         OPC_MoveChild, 11,
/*40774*/         OPC_RecordNode, // #10 = $lwe
/*40775*/         OPC_MoveParent,
/*40776*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40778*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40787*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40799*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40802*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4953:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40820*/       0, /*End of Scope*/
/*40821*/     /*Scope*/ 72, /*->40894*/
/*40822*/       OPC_CheckChild0Integer, 84|128,38/*4948*/, 
/*40825*/       OPC_RecordChild1, // #0 = $addr
/*40826*/       OPC_CheckChild1Type, MVT::v8i32,
/*40828*/       OPC_RecordChild2, // #1 = $rsrc
/*40829*/       OPC_RecordChild3, // #2 = $sampler
/*40830*/       OPC_RecordChild4, // #3 = $dmask
/*40831*/       OPC_RecordChild5, // #4 = $unorm
/*40832*/       OPC_RecordChild6, // #5 = $r128
/*40833*/       OPC_RecordChild7, // #6 = $da
/*40834*/       OPC_MoveChild, 8,
/*40836*/       OPC_RecordNode, // #7 = $glc
/*40837*/       OPC_MoveParent,
/*40838*/       OPC_MoveChild, 9,
/*40840*/       OPC_RecordNode, // #8 = $slc
/*40841*/       OPC_MoveParent,
/*40842*/       OPC_MoveChild, 10,
/*40844*/       OPC_RecordNode, // #9 = $tfe
/*40845*/       OPC_MoveParent,
/*40846*/       OPC_MoveChild, 11,
/*40848*/       OPC_RecordNode, // #10 = $lwe
/*40849*/       OPC_MoveParent,
/*40850*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40852*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40855*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40858*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40861*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40864*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40867*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40870*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40873*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40876*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4948:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40894*/     /*Scope*/ 72, /*->40967*/
/*40895*/       OPC_CheckChild0Integer, 86|128,38/*4950*/, 
/*40898*/       OPC_RecordChild1, // #0 = $addr
/*40899*/       OPC_CheckChild1Type, MVT::v8i32,
/*40901*/       OPC_RecordChild2, // #1 = $rsrc
/*40902*/       OPC_RecordChild3, // #2 = $sampler
/*40903*/       OPC_RecordChild4, // #3 = $dmask
/*40904*/       OPC_RecordChild5, // #4 = $unorm
/*40905*/       OPC_RecordChild6, // #5 = $r128
/*40906*/       OPC_RecordChild7, // #6 = $da
/*40907*/       OPC_MoveChild, 8,
/*40909*/       OPC_RecordNode, // #7 = $glc
/*40910*/       OPC_MoveParent,
/*40911*/       OPC_MoveChild, 9,
/*40913*/       OPC_RecordNode, // #8 = $slc
/*40914*/       OPC_MoveParent,
/*40915*/       OPC_MoveChild, 10,
/*40917*/       OPC_RecordNode, // #9 = $tfe
/*40918*/       OPC_MoveParent,
/*40919*/       OPC_MoveChild, 11,
/*40921*/       OPC_RecordNode, // #10 = $lwe
/*40922*/       OPC_MoveParent,
/*40923*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40925*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40928*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40931*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40934*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40937*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40940*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40943*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40946*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40949*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4950:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40967*/     /*Scope*/ 72, /*->41040*/
/*40968*/       OPC_CheckChild0Integer, 82|128,38/*4946*/, 
/*40971*/       OPC_RecordChild1, // #0 = $addr
/*40972*/       OPC_CheckChild1Type, MVT::v8i32,
/*40974*/       OPC_RecordChild2, // #1 = $rsrc
/*40975*/       OPC_RecordChild3, // #2 = $sampler
/*40976*/       OPC_RecordChild4, // #3 = $dmask
/*40977*/       OPC_RecordChild5, // #4 = $unorm
/*40978*/       OPC_RecordChild6, // #5 = $r128
/*40979*/       OPC_RecordChild7, // #6 = $da
/*40980*/       OPC_MoveChild, 8,
/*40982*/       OPC_RecordNode, // #7 = $glc
/*40983*/       OPC_MoveParent,
/*40984*/       OPC_MoveChild, 9,
/*40986*/       OPC_RecordNode, // #8 = $slc
/*40987*/       OPC_MoveParent,
/*40988*/       OPC_MoveChild, 10,
/*40990*/       OPC_RecordNode, // #9 = $tfe
/*40991*/       OPC_MoveParent,
/*40992*/       OPC_MoveChild, 11,
/*40994*/       OPC_RecordNode, // #10 = $lwe
/*40995*/       OPC_MoveParent,
/*40996*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40998*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41001*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41004*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41007*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41010*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41013*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41016*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41019*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41022*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4946:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41040*/     /*Scope*/ 72, /*->41113*/
/*41041*/       OPC_CheckChild0Integer, 81|128,38/*4945*/, 
/*41044*/       OPC_RecordChild1, // #0 = $addr
/*41045*/       OPC_CheckChild1Type, MVT::v8i32,
/*41047*/       OPC_RecordChild2, // #1 = $rsrc
/*41048*/       OPC_RecordChild3, // #2 = $sampler
/*41049*/       OPC_RecordChild4, // #3 = $dmask
/*41050*/       OPC_RecordChild5, // #4 = $unorm
/*41051*/       OPC_RecordChild6, // #5 = $r128
/*41052*/       OPC_RecordChild7, // #6 = $da
/*41053*/       OPC_MoveChild, 8,
/*41055*/       OPC_RecordNode, // #7 = $glc
/*41056*/       OPC_MoveParent,
/*41057*/       OPC_MoveChild, 9,
/*41059*/       OPC_RecordNode, // #8 = $slc
/*41060*/       OPC_MoveParent,
/*41061*/       OPC_MoveChild, 10,
/*41063*/       OPC_RecordNode, // #9 = $tfe
/*41064*/       OPC_MoveParent,
/*41065*/       OPC_MoveChild, 11,
/*41067*/       OPC_RecordNode, // #10 = $lwe
/*41068*/       OPC_MoveParent,
/*41069*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41071*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41074*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41077*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41080*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41083*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41086*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41089*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41092*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41095*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4945:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41113*/     /*Scope*/ 16|128,1/*144*/, /*->41259*/
/*41115*/       OPC_CheckChild0Integer, 88|128,38/*4952*/, 
/*41118*/       OPC_RecordChild1, // #0 = $addr
/*41119*/       OPC_Scope, 68, /*->41189*/ // 2 children in Scope
/*41121*/         OPC_CheckChild1Type, MVT::v4i32,
/*41123*/         OPC_RecordChild2, // #1 = $rsrc
/*41124*/         OPC_RecordChild3, // #2 = $sampler
/*41125*/         OPC_RecordChild4, // #3 = $dmask
/*41126*/         OPC_RecordChild5, // #4 = $unorm
/*41127*/         OPC_RecordChild6, // #5 = $r128
/*41128*/         OPC_RecordChild7, // #6 = $da
/*41129*/         OPC_MoveChild, 8,
/*41131*/         OPC_RecordNode, // #7 = $glc
/*41132*/         OPC_MoveParent,
/*41133*/         OPC_MoveChild, 9,
/*41135*/         OPC_RecordNode, // #8 = $slc
/*41136*/         OPC_MoveParent,
/*41137*/         OPC_MoveChild, 10,
/*41139*/         OPC_RecordNode, // #9 = $tfe
/*41140*/         OPC_MoveParent,
/*41141*/         OPC_MoveChild, 11,
/*41143*/         OPC_RecordNode, // #10 = $lwe
/*41144*/         OPC_MoveParent,
/*41145*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41147*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41150*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41153*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41156*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41159*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41162*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41165*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41168*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4952:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41189*/       /*Scope*/ 68, /*->41258*/
/*41190*/         OPC_CheckChild1Type, MVT::v8i32,
/*41192*/         OPC_RecordChild2, // #1 = $rsrc
/*41193*/         OPC_RecordChild3, // #2 = $sampler
/*41194*/         OPC_RecordChild4, // #3 = $dmask
/*41195*/         OPC_RecordChild5, // #4 = $unorm
/*41196*/         OPC_RecordChild6, // #5 = $r128
/*41197*/         OPC_RecordChild7, // #6 = $da
/*41198*/         OPC_MoveChild, 8,
/*41200*/         OPC_RecordNode, // #7 = $glc
/*41201*/         OPC_MoveParent,
/*41202*/         OPC_MoveChild, 9,
/*41204*/         OPC_RecordNode, // #8 = $slc
/*41205*/         OPC_MoveParent,
/*41206*/         OPC_MoveChild, 10,
/*41208*/         OPC_RecordNode, // #9 = $tfe
/*41209*/         OPC_MoveParent,
/*41210*/         OPC_MoveChild, 11,
/*41212*/         OPC_RecordNode, // #10 = $lwe
/*41213*/         OPC_MoveParent,
/*41214*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41216*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41219*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41222*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41225*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41228*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41231*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41234*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41237*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41240*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4952:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41258*/       0, /*End of Scope*/
/*41259*/     /*Scope*/ 85|128,1/*213*/, /*->41474*/
/*41261*/       OPC_CheckChild0Integer, 97|128,38/*4961*/, 
/*41264*/       OPC_RecordChild1, // #0 = $addr
/*41265*/       OPC_Scope, 68, /*->41335*/ // 3 children in Scope
/*41267*/         OPC_CheckChild1Type, MVT::i32,
/*41269*/         OPC_RecordChild2, // #1 = $rsrc
/*41270*/         OPC_RecordChild3, // #2 = $sampler
/*41271*/         OPC_RecordChild4, // #3 = $dmask
/*41272*/         OPC_RecordChild5, // #4 = $unorm
/*41273*/         OPC_RecordChild6, // #5 = $r128
/*41274*/         OPC_RecordChild7, // #6 = $da
/*41275*/         OPC_MoveChild, 8,
/*41277*/         OPC_RecordNode, // #7 = $glc
/*41278*/         OPC_MoveParent,
/*41279*/         OPC_MoveChild, 9,
/*41281*/         OPC_RecordNode, // #8 = $slc
/*41282*/         OPC_MoveParent,
/*41283*/         OPC_MoveChild, 10,
/*41285*/         OPC_RecordNode, // #9 = $tfe
/*41286*/         OPC_MoveParent,
/*41287*/         OPC_MoveChild, 11,
/*41289*/         OPC_RecordNode, // #10 = $lwe
/*41290*/         OPC_MoveParent,
/*41291*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41293*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41296*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41299*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41302*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41305*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41308*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41311*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41314*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41317*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4961:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41335*/       /*Scope*/ 68, /*->41404*/
/*41336*/         OPC_CheckChild1Type, MVT::v2i32,
/*41338*/         OPC_RecordChild2, // #1 = $rsrc
/*41339*/         OPC_RecordChild3, // #2 = $sampler
/*41340*/         OPC_RecordChild4, // #3 = $dmask
/*41341*/         OPC_RecordChild5, // #4 = $unorm
/*41342*/         OPC_RecordChild6, // #5 = $r128
/*41343*/         OPC_RecordChild7, // #6 = $da
/*41344*/         OPC_MoveChild, 8,
/*41346*/         OPC_RecordNode, // #7 = $glc
/*41347*/         OPC_MoveParent,
/*41348*/         OPC_MoveChild, 9,
/*41350*/         OPC_RecordNode, // #8 = $slc
/*41351*/         OPC_MoveParent,
/*41352*/         OPC_MoveChild, 10,
/*41354*/         OPC_RecordNode, // #9 = $tfe
/*41355*/         OPC_MoveParent,
/*41356*/         OPC_MoveChild, 11,
/*41358*/         OPC_RecordNode, // #10 = $lwe
/*41359*/         OPC_MoveParent,
/*41360*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41362*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41365*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41368*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41371*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41374*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41377*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41380*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41383*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41386*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4961:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41404*/       /*Scope*/ 68, /*->41473*/
/*41405*/         OPC_CheckChild1Type, MVT::v4i32,
/*41407*/         OPC_RecordChild2, // #1 = $rsrc
/*41408*/         OPC_RecordChild3, // #2 = $sampler
/*41409*/         OPC_RecordChild4, // #3 = $dmask
/*41410*/         OPC_RecordChild5, // #4 = $unorm
/*41411*/         OPC_RecordChild6, // #5 = $r128
/*41412*/         OPC_RecordChild7, // #6 = $da
/*41413*/         OPC_MoveChild, 8,
/*41415*/         OPC_RecordNode, // #7 = $glc
/*41416*/         OPC_MoveParent,
/*41417*/         OPC_MoveChild, 9,
/*41419*/         OPC_RecordNode, // #8 = $slc
/*41420*/         OPC_MoveParent,
/*41421*/         OPC_MoveChild, 10,
/*41423*/         OPC_RecordNode, // #9 = $tfe
/*41424*/         OPC_MoveParent,
/*41425*/         OPC_MoveChild, 11,
/*41427*/         OPC_RecordNode, // #10 = $lwe
/*41428*/         OPC_MoveParent,
/*41429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41431*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41434*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41437*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41440*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41443*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41446*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41449*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41452*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41455*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4961:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41473*/       0, /*End of Scope*/
/*41474*/     /*Scope*/ 67, /*->41542*/
/*41475*/       OPC_CheckChild0Integer, 98|128,38/*4962*/, 
/*41478*/       OPC_RecordChild1, // #0 = $addr
/*41479*/       OPC_CheckChild1Type, MVT::i32,
/*41481*/       OPC_RecordChild2, // #1 = $rsrc
/*41482*/       OPC_RecordChild3, // #2 = $dmask
/*41483*/       OPC_RecordChild4, // #3 = $unorm
/*41484*/       OPC_RecordChild5, // #4 = $r128
/*41485*/       OPC_RecordChild6, // #5 = $da
/*41486*/       OPC_RecordChild7, // #6 = $glc
/*41487*/       OPC_MoveChild, 8,
/*41489*/       OPC_RecordNode, // #7 = $slc
/*41490*/       OPC_MoveParent,
/*41491*/       OPC_MoveChild, 9,
/*41493*/       OPC_RecordNode, // #8 = $tfe
/*41494*/       OPC_MoveParent,
/*41495*/       OPC_MoveChild, 10,
/*41497*/       OPC_RecordNode, // #9 = $lwe
/*41498*/       OPC_MoveParent,
/*41499*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41501*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41504*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41507*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41510*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41513*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41516*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41519*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41522*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41525*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4962:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41542*/     /*Scope*/ 70|128,1/*198*/, /*->41742*/
/*41544*/       OPC_CheckChild0Integer, 101|128,38/*4965*/, 
/*41547*/       OPC_RecordChild1, // #0 = $addr
/*41548*/       OPC_Scope, 63, /*->41613*/ // 3 children in Scope
/*41550*/         OPC_CheckChild1Type, MVT::i32,
/*41552*/         OPC_RecordChild2, // #1 = $rsrc
/*41553*/         OPC_RecordChild3, // #2 = $dmask
/*41554*/         OPC_RecordChild4, // #3 = $unorm
/*41555*/         OPC_RecordChild5, // #4 = $r128
/*41556*/         OPC_RecordChild6, // #5 = $da
/*41557*/         OPC_RecordChild7, // #6 = $glc
/*41558*/         OPC_MoveChild, 8,
/*41560*/         OPC_RecordNode, // #7 = $slc
/*41561*/         OPC_MoveParent,
/*41562*/         OPC_MoveChild, 9,
/*41564*/         OPC_RecordNode, // #8 = $tfe
/*41565*/         OPC_MoveParent,
/*41566*/         OPC_MoveChild, 10,
/*41568*/         OPC_RecordNode, // #9 = $lwe
/*41569*/         OPC_MoveParent,
/*41570*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41572*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41575*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41578*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41581*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41584*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41587*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41590*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41593*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41596*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4965:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41613*/       /*Scope*/ 63, /*->41677*/
/*41614*/         OPC_CheckChild1Type, MVT::v2i32,
/*41616*/         OPC_RecordChild2, // #1 = $rsrc
/*41617*/         OPC_RecordChild3, // #2 = $dmask
/*41618*/         OPC_RecordChild4, // #3 = $unorm
/*41619*/         OPC_RecordChild5, // #4 = $r128
/*41620*/         OPC_RecordChild6, // #5 = $da
/*41621*/         OPC_RecordChild7, // #6 = $glc
/*41622*/         OPC_MoveChild, 8,
/*41624*/         OPC_RecordNode, // #7 = $slc
/*41625*/         OPC_MoveParent,
/*41626*/         OPC_MoveChild, 9,
/*41628*/         OPC_RecordNode, // #8 = $tfe
/*41629*/         OPC_MoveParent,
/*41630*/         OPC_MoveChild, 10,
/*41632*/         OPC_RecordNode, // #9 = $lwe
/*41633*/         OPC_MoveParent,
/*41634*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41636*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41639*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41642*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41645*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41648*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41651*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41654*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41657*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41660*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4965:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41677*/       /*Scope*/ 63, /*->41741*/
/*41678*/         OPC_CheckChild1Type, MVT::v4i32,
/*41680*/         OPC_RecordChild2, // #1 = $rsrc
/*41681*/         OPC_RecordChild3, // #2 = $dmask
/*41682*/         OPC_RecordChild4, // #3 = $unorm
/*41683*/         OPC_RecordChild5, // #4 = $r128
/*41684*/         OPC_RecordChild6, // #5 = $da
/*41685*/         OPC_RecordChild7, // #6 = $glc
/*41686*/         OPC_MoveChild, 8,
/*41688*/         OPC_RecordNode, // #7 = $slc
/*41689*/         OPC_MoveParent,
/*41690*/         OPC_MoveChild, 9,
/*41692*/         OPC_RecordNode, // #8 = $tfe
/*41693*/         OPC_MoveParent,
/*41694*/         OPC_MoveChild, 10,
/*41696*/         OPC_RecordNode, // #9 = $lwe
/*41697*/         OPC_MoveParent,
/*41698*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41700*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41703*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41706*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41709*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41712*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41715*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41718*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41721*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41724*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4965:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41741*/       0, /*End of Scope*/
/*41742*/     /*Scope*/ 70|128,1/*198*/, /*->41942*/
/*41744*/       OPC_CheckChild0Integer, 102|128,38/*4966*/, 
/*41747*/       OPC_RecordChild1, // #0 = $addr
/*41748*/       OPC_Scope, 63, /*->41813*/ // 3 children in Scope
/*41750*/         OPC_CheckChild1Type, MVT::i32,
/*41752*/         OPC_RecordChild2, // #1 = $rsrc
/*41753*/         OPC_RecordChild3, // #2 = $dmask
/*41754*/         OPC_RecordChild4, // #3 = $unorm
/*41755*/         OPC_RecordChild5, // #4 = $r128
/*41756*/         OPC_RecordChild6, // #5 = $da
/*41757*/         OPC_RecordChild7, // #6 = $glc
/*41758*/         OPC_MoveChild, 8,
/*41760*/         OPC_RecordNode, // #7 = $slc
/*41761*/         OPC_MoveParent,
/*41762*/         OPC_MoveChild, 9,
/*41764*/         OPC_RecordNode, // #8 = $tfe
/*41765*/         OPC_MoveParent,
/*41766*/         OPC_MoveChild, 10,
/*41768*/         OPC_RecordNode, // #9 = $lwe
/*41769*/         OPC_MoveParent,
/*41770*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41772*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41775*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41778*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41781*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41784*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41790*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41793*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41796*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4966:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41813*/       /*Scope*/ 63, /*->41877*/
/*41814*/         OPC_CheckChild1Type, MVT::v2i32,
/*41816*/         OPC_RecordChild2, // #1 = $rsrc
/*41817*/         OPC_RecordChild3, // #2 = $dmask
/*41818*/         OPC_RecordChild4, // #3 = $unorm
/*41819*/         OPC_RecordChild5, // #4 = $r128
/*41820*/         OPC_RecordChild6, // #5 = $da
/*41821*/         OPC_RecordChild7, // #6 = $glc
/*41822*/         OPC_MoveChild, 8,
/*41824*/         OPC_RecordNode, // #7 = $slc
/*41825*/         OPC_MoveParent,
/*41826*/         OPC_MoveChild, 9,
/*41828*/         OPC_RecordNode, // #8 = $tfe
/*41829*/         OPC_MoveParent,
/*41830*/         OPC_MoveChild, 10,
/*41832*/         OPC_RecordNode, // #9 = $lwe
/*41833*/         OPC_MoveParent,
/*41834*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41836*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41839*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41842*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41845*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41848*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41851*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41854*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41857*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4966:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41877*/       /*Scope*/ 63, /*->41941*/
/*41878*/         OPC_CheckChild1Type, MVT::v4i32,
/*41880*/         OPC_RecordChild2, // #1 = $rsrc
/*41881*/         OPC_RecordChild3, // #2 = $dmask
/*41882*/         OPC_RecordChild4, // #3 = $unorm
/*41883*/         OPC_RecordChild5, // #4 = $r128
/*41884*/         OPC_RecordChild6, // #5 = $da
/*41885*/         OPC_RecordChild7, // #6 = $glc
/*41886*/         OPC_MoveChild, 8,
/*41888*/         OPC_RecordNode, // #7 = $slc
/*41889*/         OPC_MoveParent,
/*41890*/         OPC_MoveChild, 9,
/*41892*/         OPC_RecordNode, // #8 = $tfe
/*41893*/         OPC_MoveParent,
/*41894*/         OPC_MoveChild, 10,
/*41896*/         OPC_RecordNode, // #9 = $lwe
/*41897*/         OPC_MoveParent,
/*41898*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41900*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41903*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41906*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41909*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41912*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41915*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41918*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41921*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41924*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4966:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41941*/       0, /*End of Scope*/
/*41942*/     0, /*End of Scope*/
/*41943*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SENDMSG),// ->41969
/*41946*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*41947*/     OPC_CaptureGlueInput,
/*41948*/     OPC_RecordChild1, // #1 = $simm16
/*41949*/     OPC_MoveChild, 1,
/*41951*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41954*/     OPC_CheckType, MVT::i32,
/*41956*/     OPC_MoveParent,
/*41957*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*41959*/     OPC_EmitMergeInputChains1_0,
/*41960*/     OPC_EmitConvertToTarget, 1,
/*41962*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*41969*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->41993
/*41972*/     OPC_RecordMemRef,
/*41973*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*41974*/     OPC_RecordChild1, // #1 = $rw_gpr
/*41975*/     OPC_CheckChild1Type, MVT::v4i32,
/*41977*/     OPC_RecordChild2, // #2 = $index_gpr
/*41978*/     OPC_CheckChild2Type, MVT::i32,
/*41980*/     OPC_CheckPredicate, 120, // Predicate_mskor_global
/*41982*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41984*/     OPC_EmitMergeInputChains1_0,
/*41985*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*41993*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->42237
/*41997*/     OPC_RecordChild0, // #0 = $src0
/*41998*/     OPC_RecordChild1, // #1 = $src1
/*41999*/     OPC_CheckChild1Type, MVT::i32,
/*42001*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42223
/*42005*/       OPC_Scope, 11, /*->42018*/ // 3 children in Scope
/*42007*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42018*/       /*Scope*/ 101, /*->42120*/
/*42019*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42021*/         OPC_EmitInteger, MVT::i32, 0, 
/*42024*/         OPC_EmitInteger, MVT::i32, 0, 
/*42027*/         OPC_EmitInteger, MVT::i32, 1, 
/*42030*/         OPC_EmitInteger, MVT::i32, 0, 
/*42033*/         OPC_EmitInteger, MVT::i32, 0, 
/*42036*/         OPC_EmitInteger, MVT::i32, 0, 
/*42039*/         OPC_EmitInteger, MVT::i32, 0, 
/*42042*/         OPC_EmitInteger, MVT::i32, 0, 
/*42045*/         OPC_EmitInteger, MVT::i32, 0, 
/*42048*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42060*/         OPC_EmitInteger, MVT::i32, 0, 
/*42063*/         OPC_EmitInteger, MVT::i32, 0, 
/*42066*/         OPC_EmitInteger, MVT::i32, 0, 
/*42069*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42081*/         OPC_EmitInteger, MVT::i32, 1, 
/*42084*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42087*/         OPC_EmitInteger, MVT::i32, 0, 
/*42090*/         OPC_EmitInteger, MVT::i32, 0, 
/*42093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42120*/       /*Scope*/ 101, /*->42222*/
/*42121*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42123*/         OPC_EmitInteger, MVT::i32, 0, 
/*42126*/         OPC_EmitInteger, MVT::i32, 0, 
/*42129*/         OPC_EmitInteger, MVT::i32, 1, 
/*42132*/         OPC_EmitInteger, MVT::i32, 0, 
/*42135*/         OPC_EmitInteger, MVT::i32, 0, 
/*42138*/         OPC_EmitInteger, MVT::i32, 0, 
/*42141*/         OPC_EmitInteger, MVT::i32, 0, 
/*42144*/         OPC_EmitInteger, MVT::i32, 0, 
/*42147*/         OPC_EmitInteger, MVT::i32, 0, 
/*42150*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42162*/         OPC_EmitInteger, MVT::i32, 0, 
/*42165*/         OPC_EmitInteger, MVT::i32, 0, 
/*42168*/         OPC_EmitInteger, MVT::i32, 0, 
/*42171*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42183*/         OPC_EmitInteger, MVT::i32, 1, 
/*42186*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42189*/         OPC_EmitInteger, MVT::i32, 0, 
/*42192*/         OPC_EmitInteger, MVT::i32, 0, 
/*42195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42222*/       0, /*End of Scope*/
/*42223*/     /*SwitchType*/ 11, MVT::i64,// ->42236
/*42225*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42227*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42236*/     0, // EndSwitchType
/*42237*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->42481
/*42241*/     OPC_RecordChild0, // #0 = $src0
/*42242*/     OPC_RecordChild1, // #1 = $src1
/*42243*/     OPC_CheckChild1Type, MVT::i32,
/*42245*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42467
/*42249*/       OPC_Scope, 11, /*->42262*/ // 3 children in Scope
/*42251*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42253*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42262*/       /*Scope*/ 101, /*->42364*/
/*42263*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42265*/         OPC_EmitInteger, MVT::i32, 0, 
/*42268*/         OPC_EmitInteger, MVT::i32, 0, 
/*42271*/         OPC_EmitInteger, MVT::i32, 1, 
/*42274*/         OPC_EmitInteger, MVT::i32, 0, 
/*42277*/         OPC_EmitInteger, MVT::i32, 0, 
/*42280*/         OPC_EmitInteger, MVT::i32, 0, 
/*42283*/         OPC_EmitInteger, MVT::i32, 0, 
/*42286*/         OPC_EmitInteger, MVT::i32, 0, 
/*42289*/         OPC_EmitInteger, MVT::i32, 0, 
/*42292*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42304*/         OPC_EmitInteger, MVT::i32, 0, 
/*42307*/         OPC_EmitInteger, MVT::i32, 0, 
/*42310*/         OPC_EmitInteger, MVT::i32, 0, 
/*42313*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42325*/         OPC_EmitInteger, MVT::i32, 1, 
/*42328*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42331*/         OPC_EmitInteger, MVT::i32, 0, 
/*42334*/         OPC_EmitInteger, MVT::i32, 0, 
/*42337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42364*/       /*Scope*/ 101, /*->42466*/
/*42365*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42367*/         OPC_EmitInteger, MVT::i32, 0, 
/*42370*/         OPC_EmitInteger, MVT::i32, 0, 
/*42373*/         OPC_EmitInteger, MVT::i32, 1, 
/*42376*/         OPC_EmitInteger, MVT::i32, 0, 
/*42379*/         OPC_EmitInteger, MVT::i32, 0, 
/*42382*/         OPC_EmitInteger, MVT::i32, 0, 
/*42385*/         OPC_EmitInteger, MVT::i32, 0, 
/*42388*/         OPC_EmitInteger, MVT::i32, 0, 
/*42391*/         OPC_EmitInteger, MVT::i32, 0, 
/*42394*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42406*/         OPC_EmitInteger, MVT::i32, 0, 
/*42409*/         OPC_EmitInteger, MVT::i32, 0, 
/*42412*/         OPC_EmitInteger, MVT::i32, 0, 
/*42415*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42427*/         OPC_EmitInteger, MVT::i32, 1, 
/*42430*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42433*/         OPC_EmitInteger, MVT::i32, 0, 
/*42436*/         OPC_EmitInteger, MVT::i32, 0, 
/*42439*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42466*/       0, /*End of Scope*/
/*42467*/     /*SwitchType*/ 11, MVT::i64,// ->42480
/*42469*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42471*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42480*/     0, // EndSwitchType
/*42481*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->42604
/*42484*/     OPC_RecordChild0, // #0 = $src0
/*42485*/     OPC_RecordChild1, // #1 = $src1
/*42486*/     OPC_CheckType, MVT::i32,
/*42488*/     OPC_Scope, 11, /*->42501*/ // 2 children in Scope
/*42490*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42492*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42501*/     /*Scope*/ 101, /*->42603*/
/*42502*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42504*/       OPC_EmitInteger, MVT::i32, 0, 
/*42507*/       OPC_EmitInteger, MVT::i32, 0, 
/*42510*/       OPC_EmitInteger, MVT::i32, 1, 
/*42513*/       OPC_EmitInteger, MVT::i32, 0, 
/*42516*/       OPC_EmitInteger, MVT::i32, 0, 
/*42519*/       OPC_EmitInteger, MVT::i32, 0, 
/*42522*/       OPC_EmitInteger, MVT::i32, 0, 
/*42525*/       OPC_EmitInteger, MVT::i32, 0, 
/*42528*/       OPC_EmitInteger, MVT::i32, 0, 
/*42531*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42543*/       OPC_EmitInteger, MVT::i32, 0, 
/*42546*/       OPC_EmitInteger, MVT::i32, 0, 
/*42549*/       OPC_EmitInteger, MVT::i32, 0, 
/*42552*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42564*/       OPC_EmitInteger, MVT::i32, 1, 
/*42567*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42570*/       OPC_EmitInteger, MVT::i32, 0, 
/*42573*/       OPC_EmitInteger, MVT::i32, 0, 
/*42576*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*42603*/     0, /*End of Scope*/
/*42604*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->42932
/*42608*/     OPC_RecordChild0, // #0 = $src0
/*42609*/     OPC_RecordChild1, // #1 = $src1
/*42610*/     OPC_CheckType, MVT::i32,
/*42612*/     OPC_Scope, 11, /*->42625*/ // 4 children in Scope
/*42614*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42616*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42625*/     /*Scope*/ 101, /*->42727*/
/*42626*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42628*/       OPC_EmitInteger, MVT::i32, 0, 
/*42631*/       OPC_EmitInteger, MVT::i32, 0, 
/*42634*/       OPC_EmitInteger, MVT::i32, 1, 
/*42637*/       OPC_EmitInteger, MVT::i32, 0, 
/*42640*/       OPC_EmitInteger, MVT::i32, 0, 
/*42643*/       OPC_EmitInteger, MVT::i32, 0, 
/*42646*/       OPC_EmitInteger, MVT::i32, 0, 
/*42649*/       OPC_EmitInteger, MVT::i32, 0, 
/*42652*/       OPC_EmitInteger, MVT::i32, 0, 
/*42655*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42667*/       OPC_EmitInteger, MVT::i32, 0, 
/*42670*/       OPC_EmitInteger, MVT::i32, 0, 
/*42673*/       OPC_EmitInteger, MVT::i32, 0, 
/*42676*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42688*/       OPC_EmitInteger, MVT::i32, 1, 
/*42691*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42694*/       OPC_EmitInteger, MVT::i32, 0, 
/*42697*/       OPC_EmitInteger, MVT::i32, 0, 
/*42700*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42727*/     /*Scope*/ 101, /*->42829*/
/*42728*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*42730*/       OPC_EmitInteger, MVT::i32, 0, 
/*42733*/       OPC_EmitInteger, MVT::i32, 0, 
/*42736*/       OPC_EmitInteger, MVT::i32, 1, 
/*42739*/       OPC_EmitInteger, MVT::i32, 0, 
/*42742*/       OPC_EmitInteger, MVT::i32, 0, 
/*42745*/       OPC_EmitInteger, MVT::i32, 0, 
/*42748*/       OPC_EmitInteger, MVT::i32, 0, 
/*42751*/       OPC_EmitInteger, MVT::i32, 0, 
/*42754*/       OPC_EmitInteger, MVT::i32, 0, 
/*42757*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42769*/       OPC_EmitInteger, MVT::i32, 0, 
/*42772*/       OPC_EmitInteger, MVT::i32, 0, 
/*42775*/       OPC_EmitInteger, MVT::i32, 0, 
/*42778*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42790*/       OPC_EmitInteger, MVT::i32, 1, 
/*42793*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42796*/       OPC_EmitInteger, MVT::i32, 0, 
/*42799*/       OPC_EmitInteger, MVT::i32, 0, 
/*42802*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42829*/     /*Scope*/ 101, /*->42931*/
/*42830*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*42832*/       OPC_EmitInteger, MVT::i32, 0, 
/*42835*/       OPC_EmitInteger, MVT::i32, 0, 
/*42838*/       OPC_EmitInteger, MVT::i32, 1, 
/*42841*/       OPC_EmitInteger, MVT::i32, 0, 
/*42844*/       OPC_EmitInteger, MVT::i32, 0, 
/*42847*/       OPC_EmitInteger, MVT::i32, 0, 
/*42850*/       OPC_EmitInteger, MVT::i32, 0, 
/*42853*/       OPC_EmitInteger, MVT::i32, 0, 
/*42856*/       OPC_EmitInteger, MVT::i32, 0, 
/*42859*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42871*/       OPC_EmitInteger, MVT::i32, 0, 
/*42874*/       OPC_EmitInteger, MVT::i32, 0, 
/*42877*/       OPC_EmitInteger, MVT::i32, 0, 
/*42880*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42892*/       OPC_EmitInteger, MVT::i32, 1, 
/*42895*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42898*/       OPC_EmitInteger, MVT::i32, 0, 
/*42901*/       OPC_EmitInteger, MVT::i32, 0, 
/*42904*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42931*/     0, /*End of Scope*/
/*42932*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->43017
/*42935*/     OPC_RecordNode, // #0 = $imm
/*42936*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->42985
/*42939*/       OPC_Scope, 14, /*->42955*/ // 2 children in Scope
/*42941*/         OPC_CheckPredicate, 121, // Predicate_anonymous_1454
/*42943*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42945*/         OPC_EmitConvertToTarget, 0,
/*42947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1454>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*42955*/       /*Scope*/ 28, /*->42984*/
/*42956*/         OPC_Scope, 12, /*->42970*/ // 2 children in Scope
/*42958*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42960*/           OPC_EmitConvertToTarget, 0,
/*42962*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*42970*/         /*Scope*/ 12, /*->42983*/
/*42971*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42973*/           OPC_EmitConvertToTarget, 0,
/*42975*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*42983*/         0, /*End of Scope*/
/*42984*/       0, /*End of Scope*/
/*42985*/     /*SwitchType*/ 14, MVT::i64,// ->43001
/*42987*/       OPC_CheckPredicate, 122, // Predicate_anonymous_1460
/*42989*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42991*/       OPC_EmitConvertToTarget, 0,
/*42993*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1460>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1461>>:$imm)
/*43001*/     /*SwitchType*/ 13, MVT::i1,// ->43016
/*43003*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43005*/       OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*43008*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*43016*/     0, // EndSwitchType
/*43017*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->43309
/*43021*/     OPC_RecordChild0, // #0 = $src0
/*43022*/     OPC_Scope, 25, /*->43049*/ // 13 children in Scope
/*43024*/       OPC_CheckChild0Type, MVT::f32,
/*43026*/       OPC_CheckType, MVT::i32,
/*43028*/       OPC_Scope, 5, /*->43035*/ // 2 children in Scope
/*43030*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43032*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*43035*/       /*Scope*/ 12, /*->43048*/
/*43036*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43038*/         OPC_Scope, 3, /*->43043*/ // 2 children in Scope
/*43040*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*43043*/         /*Scope*/ 3, /*->43047*/
/*43044*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*43047*/         0, /*End of Scope*/
/*43048*/       0, /*End of Scope*/
/*43049*/     /*Scope*/ 18, /*->43068*/
/*43050*/       OPC_CheckChild0Type, MVT::f64,
/*43052*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43060
/*43055*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43057*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43060*/       /*SwitchType*/ 5, MVT::v2i32,// ->43067
/*43062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43064*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43067*/       0, // EndSwitchType
/*43068*/     /*Scope*/ 34, /*->43103*/
/*43069*/       OPC_CheckChild0Type, MVT::v2i32,
/*43071*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->43079
/*43074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43076*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43079*/       /*SwitchType*/ 5, MVT::f64,// ->43086
/*43081*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43083*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43086*/       /*SwitchType*/ 14, MVT::v2f32,// ->43102
/*43088*/         OPC_Scope, 5, /*->43095*/ // 2 children in Scope
/*43090*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43092*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*43095*/         /*Scope*/ 5, /*->43101*/
/*43096*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43098*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*43101*/         0, /*End of Scope*/
/*43102*/       0, // EndSwitchType
/*43103*/     /*Scope*/ 27, /*->43131*/
/*43104*/       OPC_CheckChild0Type, MVT::v2f32,
/*43106*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43114
/*43109*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43111*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43114*/       /*SwitchType*/ 14, MVT::v2i32,// ->43130
/*43116*/         OPC_Scope, 5, /*->43123*/ // 2 children in Scope
/*43118*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43120*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*43123*/         /*Scope*/ 5, /*->43129*/
/*43124*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43126*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*43129*/         0, /*End of Scope*/
/*43130*/       0, // EndSwitchType
/*43131*/     /*Scope*/ 25, /*->43157*/
/*43132*/       OPC_CheckChild0Type, MVT::i32,
/*43134*/       OPC_CheckType, MVT::f32,
/*43136*/       OPC_Scope, 5, /*->43143*/ // 2 children in Scope
/*43138*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43140*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*43143*/       /*Scope*/ 12, /*->43156*/
/*43144*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43146*/         OPC_Scope, 3, /*->43151*/ // 2 children in Scope
/*43148*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*43151*/         /*Scope*/ 3, /*->43155*/
/*43152*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*43155*/         0, /*End of Scope*/
/*43156*/       0, /*End of Scope*/
/*43157*/     /*Scope*/ 25, /*->43183*/
/*43158*/       OPC_CheckChild0Type, MVT::i64,
/*43160*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->43168
/*43163*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43165*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43168*/       /*SwitchType*/ 5, MVT::v2i32,// ->43175
/*43170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43172*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43175*/       /*SwitchType*/ 5, MVT::v2f32,// ->43182
/*43177*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43179*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43182*/       0, // EndSwitchType
/*43183*/     /*Scope*/ 18, /*->43202*/
/*43184*/       OPC_CheckChild0Type, MVT::v4f32,
/*43186*/       OPC_CheckType, MVT::v4i32,
/*43188*/       OPC_Scope, 5, /*->43195*/ // 2 children in Scope
/*43190*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43192*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43195*/       /*Scope*/ 5, /*->43201*/
/*43196*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43198*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43201*/       0, /*End of Scope*/
/*43202*/     /*Scope*/ 16, /*->43219*/
/*43203*/       OPC_CheckChild0Type, MVT::v8f32,
/*43205*/       OPC_CheckType, MVT::v8i32,
/*43207*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43209*/       OPC_Scope, 3, /*->43214*/ // 2 children in Scope
/*43211*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43214*/       /*Scope*/ 3, /*->43218*/
/*43215*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43218*/       0, /*End of Scope*/
/*43219*/     /*Scope*/ 16, /*->43236*/
/*43220*/       OPC_CheckChild0Type, MVT::v32i8,
/*43222*/       OPC_CheckType, MVT::v8i32,
/*43224*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43226*/       OPC_Scope, 3, /*->43231*/ // 2 children in Scope
/*43228*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43231*/       /*Scope*/ 3, /*->43235*/
/*43232*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43235*/       0, /*End of Scope*/
/*43236*/     /*Scope*/ 32, /*->43269*/
/*43237*/       OPC_CheckChild0Type, MVT::v8i32,
/*43239*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43254
/*43242*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43244*/         OPC_Scope, 3, /*->43249*/ // 2 children in Scope
/*43246*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43249*/         /*Scope*/ 3, /*->43253*/
/*43250*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43253*/         0, /*End of Scope*/
/*43254*/       /*SwitchType*/ 12, MVT::v8f32,// ->43268
/*43256*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43258*/         OPC_Scope, 3, /*->43263*/ // 2 children in Scope
/*43260*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43263*/         /*Scope*/ 3, /*->43267*/
/*43264*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43267*/         0, /*End of Scope*/
/*43268*/       0, // EndSwitchType
/*43269*/     /*Scope*/ 9, /*->43279*/
/*43270*/       OPC_CheckChild0Type, MVT::v16f32,
/*43272*/       OPC_CheckType, MVT::v16i32,
/*43274*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43276*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43279*/     /*Scope*/ 18, /*->43298*/
/*43280*/       OPC_CheckChild0Type, MVT::v4i32,
/*43282*/       OPC_CheckType, MVT::v4f32,
/*43284*/       OPC_Scope, 5, /*->43291*/ // 2 children in Scope
/*43286*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43288*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*43291*/       /*Scope*/ 5, /*->43297*/
/*43292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43294*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*43297*/       0, /*End of Scope*/
/*43298*/     /*Scope*/ 9, /*->43308*/
/*43299*/       OPC_CheckChild0Type, MVT::v16i32,
/*43301*/       OPC_CheckType, MVT::v16f32,
/*43303*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43305*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43308*/     0, /*End of Scope*/
/*43309*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43320
/*43312*/     OPC_RecordChild0, // #0 = $addr
/*43313*/     OPC_CheckType, MVT::i32,
/*43315*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43317*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43320*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->43443
/*43323*/     OPC_RecordChild0, // #0 = $src0
/*43324*/     OPC_RecordChild1, // #1 = $src1
/*43325*/     OPC_CheckType, MVT::i32,
/*43327*/     OPC_Scope, 101, /*->43430*/ // 2 children in Scope
/*43329*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43331*/       OPC_EmitInteger, MVT::i32, 0, 
/*43334*/       OPC_EmitInteger, MVT::i32, 0, 
/*43337*/       OPC_EmitInteger, MVT::i32, 1, 
/*43340*/       OPC_EmitInteger, MVT::i32, 0, 
/*43343*/       OPC_EmitInteger, MVT::i32, 0, 
/*43346*/       OPC_EmitInteger, MVT::i32, 0, 
/*43349*/       OPC_EmitInteger, MVT::i32, 0, 
/*43352*/       OPC_EmitInteger, MVT::i32, 0, 
/*43355*/       OPC_EmitInteger, MVT::i32, 0, 
/*43358*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43370*/       OPC_EmitInteger, MVT::i32, 0, 
/*43373*/       OPC_EmitInteger, MVT::i32, 0, 
/*43376*/       OPC_EmitInteger, MVT::i32, 0, 
/*43379*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43391*/       OPC_EmitInteger, MVT::i32, 1, 
/*43394*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43397*/       OPC_EmitInteger, MVT::i32, 0, 
/*43400*/       OPC_EmitInteger, MVT::i32, 0, 
/*43403*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43430*/     /*Scope*/ 11, /*->43442*/
/*43431*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43433*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*43442*/     0, /*End of Scope*/
/*43443*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMAX),// ->43566
/*43446*/     OPC_RecordChild0, // #0 = $src0
/*43447*/     OPC_RecordChild1, // #1 = $src1
/*43448*/     OPC_CheckType, MVT::i32,
/*43450*/     OPC_Scope, 101, /*->43553*/ // 2 children in Scope
/*43452*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43454*/       OPC_EmitInteger, MVT::i32, 0, 
/*43457*/       OPC_EmitInteger, MVT::i32, 0, 
/*43460*/       OPC_EmitInteger, MVT::i32, 1, 
/*43463*/       OPC_EmitInteger, MVT::i32, 0, 
/*43466*/       OPC_EmitInteger, MVT::i32, 0, 
/*43469*/       OPC_EmitInteger, MVT::i32, 0, 
/*43472*/       OPC_EmitInteger, MVT::i32, 0, 
/*43475*/       OPC_EmitInteger, MVT::i32, 0, 
/*43478*/       OPC_EmitInteger, MVT::i32, 0, 
/*43481*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43493*/       OPC_EmitInteger, MVT::i32, 0, 
/*43496*/       OPC_EmitInteger, MVT::i32, 0, 
/*43499*/       OPC_EmitInteger, MVT::i32, 0, 
/*43502*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43514*/       OPC_EmitInteger, MVT::i32, 1, 
/*43517*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43520*/       OPC_EmitInteger, MVT::i32, 0, 
/*43523*/       OPC_EmitInteger, MVT::i32, 0, 
/*43526*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43553*/     /*Scope*/ 11, /*->43565*/
/*43554*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43556*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43565*/     0, /*End of Scope*/
/*43566*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMIN),// ->43689
/*43569*/     OPC_RecordChild0, // #0 = $src0
/*43570*/     OPC_RecordChild1, // #1 = $src1
/*43571*/     OPC_CheckType, MVT::i32,
/*43573*/     OPC_Scope, 101, /*->43676*/ // 2 children in Scope
/*43575*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43577*/       OPC_EmitInteger, MVT::i32, 0, 
/*43580*/       OPC_EmitInteger, MVT::i32, 0, 
/*43583*/       OPC_EmitInteger, MVT::i32, 1, 
/*43586*/       OPC_EmitInteger, MVT::i32, 0, 
/*43589*/       OPC_EmitInteger, MVT::i32, 0, 
/*43592*/       OPC_EmitInteger, MVT::i32, 0, 
/*43595*/       OPC_EmitInteger, MVT::i32, 0, 
/*43598*/       OPC_EmitInteger, MVT::i32, 0, 
/*43601*/       OPC_EmitInteger, MVT::i32, 0, 
/*43604*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43616*/       OPC_EmitInteger, MVT::i32, 0, 
/*43619*/       OPC_EmitInteger, MVT::i32, 0, 
/*43622*/       OPC_EmitInteger, MVT::i32, 0, 
/*43625*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43637*/       OPC_EmitInteger, MVT::i32, 1, 
/*43640*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43643*/       OPC_EmitInteger, MVT::i32, 0, 
/*43646*/       OPC_EmitInteger, MVT::i32, 0, 
/*43649*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43676*/     /*Scope*/ 11, /*->43688*/
/*43677*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43679*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43688*/     0, /*End of Scope*/
/*43689*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMAX),// ->43812
/*43692*/     OPC_RecordChild0, // #0 = $src0
/*43693*/     OPC_RecordChild1, // #1 = $src1
/*43694*/     OPC_CheckType, MVT::i32,
/*43696*/     OPC_Scope, 101, /*->43799*/ // 2 children in Scope
/*43698*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43700*/       OPC_EmitInteger, MVT::i32, 0, 
/*43703*/       OPC_EmitInteger, MVT::i32, 0, 
/*43706*/       OPC_EmitInteger, MVT::i32, 1, 
/*43709*/       OPC_EmitInteger, MVT::i32, 0, 
/*43712*/       OPC_EmitInteger, MVT::i32, 0, 
/*43715*/       OPC_EmitInteger, MVT::i32, 0, 
/*43718*/       OPC_EmitInteger, MVT::i32, 0, 
/*43721*/       OPC_EmitInteger, MVT::i32, 0, 
/*43724*/       OPC_EmitInteger, MVT::i32, 0, 
/*43727*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43739*/       OPC_EmitInteger, MVT::i32, 0, 
/*43742*/       OPC_EmitInteger, MVT::i32, 0, 
/*43745*/       OPC_EmitInteger, MVT::i32, 0, 
/*43748*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43760*/       OPC_EmitInteger, MVT::i32, 1, 
/*43763*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43766*/       OPC_EmitInteger, MVT::i32, 0, 
/*43769*/       OPC_EmitInteger, MVT::i32, 0, 
/*43772*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43799*/     /*Scope*/ 11, /*->43811*/
/*43800*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43802*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43811*/     0, /*End of Scope*/
/*43812*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMIN),// ->43935
/*43815*/     OPC_RecordChild0, // #0 = $src0
/*43816*/     OPC_RecordChild1, // #1 = $src1
/*43817*/     OPC_CheckType, MVT::i32,
/*43819*/     OPC_Scope, 101, /*->43922*/ // 2 children in Scope
/*43821*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43823*/       OPC_EmitInteger, MVT::i32, 0, 
/*43826*/       OPC_EmitInteger, MVT::i32, 0, 
/*43829*/       OPC_EmitInteger, MVT::i32, 1, 
/*43832*/       OPC_EmitInteger, MVT::i32, 0, 
/*43835*/       OPC_EmitInteger, MVT::i32, 0, 
/*43838*/       OPC_EmitInteger, MVT::i32, 0, 
/*43841*/       OPC_EmitInteger, MVT::i32, 0, 
/*43844*/       OPC_EmitInteger, MVT::i32, 0, 
/*43847*/       OPC_EmitInteger, MVT::i32, 0, 
/*43850*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43862*/       OPC_EmitInteger, MVT::i32, 0, 
/*43865*/       OPC_EmitInteger, MVT::i32, 0, 
/*43868*/       OPC_EmitInteger, MVT::i32, 0, 
/*43871*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43883*/       OPC_EmitInteger, MVT::i32, 1, 
/*43886*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43889*/       OPC_EmitInteger, MVT::i32, 0, 
/*43892*/       OPC_EmitInteger, MVT::i32, 0, 
/*43895*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43922*/     /*Scope*/ 11, /*->43934*/
/*43923*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43925*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43934*/     0, /*End of Scope*/
/*43935*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::FP_TO_SINT),// ->44295
/*43939*/     OPC_Scope, 81|128,1/*209*/, /*->44151*/ // 3 children in Scope
/*43942*/       OPC_RecordChild0, // #0 = $src0
/*43943*/       OPC_CheckChild0Type, MVT::f32,
/*43945*/       OPC_CheckType, MVT::i32,
/*43947*/       OPC_Scope, 67, /*->44016*/ // 2 children in Scope
/*43949*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43951*/         OPC_EmitInteger, MVT::i32, 1, 
/*43954*/         OPC_EmitInteger, MVT::i32, 0, 
/*43957*/         OPC_EmitInteger, MVT::i32, 0, 
/*43960*/         OPC_EmitInteger, MVT::i32, 0, 
/*43963*/         OPC_EmitInteger, MVT::i32, 0, 
/*43966*/         OPC_EmitInteger, MVT::i32, 0, 
/*43969*/         OPC_EmitInteger, MVT::i32, 0, 
/*43972*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43984*/         OPC_EmitInteger, MVT::i32, 1, 
/*43987*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43990*/         OPC_EmitInteger, MVT::i32, 0, 
/*43993*/         OPC_EmitInteger, MVT::i32, 0, 
/*43996*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*44016*/       /*Scope*/ 4|128,1/*132*/, /*->44150*/
/*44018*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44020*/         OPC_EmitInteger, MVT::i32, 1, 
/*44023*/         OPC_EmitInteger, MVT::i32, 0, 
/*44026*/         OPC_EmitInteger, MVT::i32, 0, 
/*44029*/         OPC_EmitInteger, MVT::i32, 0, 
/*44032*/         OPC_EmitInteger, MVT::i32, 1, 
/*44035*/         OPC_EmitInteger, MVT::i32, 0, 
/*44038*/         OPC_EmitInteger, MVT::i32, 0, 
/*44041*/         OPC_EmitInteger, MVT::i32, 0, 
/*44044*/         OPC_EmitInteger, MVT::i32, 0, 
/*44047*/         OPC_EmitInteger, MVT::i32, 0, 
/*44050*/         OPC_EmitInteger, MVT::i32, 0, 
/*44053*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44065*/         OPC_EmitInteger, MVT::i32, 1, 
/*44068*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44071*/         OPC_EmitInteger, MVT::i32, 0, 
/*44074*/         OPC_EmitInteger, MVT::i32, 0, 
/*44077*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44097*/         OPC_EmitInteger, MVT::i32, 0, 
/*44100*/         OPC_EmitInteger, MVT::i32, 0, 
/*44103*/         OPC_EmitInteger, MVT::i32, 0, 
/*44106*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44118*/         OPC_EmitInteger, MVT::i32, 1, 
/*44121*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44124*/         OPC_EmitInteger, MVT::i32, 0, 
/*44127*/         OPC_EmitInteger, MVT::i32, 0, 
/*44130*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44150*/       0, /*End of Scope*/
/*44151*/     /*Scope*/ 102, /*->44254*/
/*44152*/       OPC_MoveChild, 0,
/*44154*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*44157*/       OPC_Scope, 71, /*->44230*/ // 2 children in Scope
/*44159*/         OPC_MoveChild, 0,
/*44161*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*44164*/         OPC_Scope, 31, /*->44197*/ // 2 children in Scope
/*44166*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44167*/           OPC_MoveChild, 1,
/*44169*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44172*/           OPC_CheckPredicate, 123, // Predicate_FP_HALF
/*44174*/           OPC_MoveParent,
/*44175*/           OPC_MoveParent,
/*44176*/           OPC_CheckType, MVT::f32,
/*44178*/           OPC_MoveParent,
/*44179*/           OPC_CheckPredicate, 124, // Predicate_cvt_rpi_i32_f32
/*44181*/           OPC_CheckType, MVT::i32,
/*44183*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44186*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44197*/         /*Scope*/ 31, /*->44229*/
/*44198*/           OPC_MoveChild, 0,
/*44200*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44203*/           OPC_CheckPredicate, 123, // Predicate_FP_HALF
/*44205*/           OPC_MoveParent,
/*44206*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44207*/           OPC_MoveParent,
/*44208*/           OPC_CheckType, MVT::f32,
/*44210*/           OPC_MoveParent,
/*44211*/           OPC_CheckPredicate, 124, // Predicate_cvt_rpi_i32_f32
/*44213*/           OPC_CheckType, MVT::i32,
/*44215*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44218*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44229*/         0, /*End of Scope*/
/*44230*/       /*Scope*/ 22, /*->44253*/
/*44231*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44232*/         OPC_CheckType, MVT::f32,
/*44234*/         OPC_MoveParent,
/*44235*/         OPC_CheckPredicate, 125, // Predicate_cvt_flr_i32_f32
/*44237*/         OPC_CheckType, MVT::i32,
/*44239*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44253*/       0, /*End of Scope*/
/*44254*/     /*Scope*/ 39, /*->44294*/
/*44255*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44256*/       OPC_CheckType, MVT::i32,
/*44258*/       OPC_Scope, 16, /*->44276*/ // 2 children in Scope
/*44260*/         OPC_CheckChild0Type, MVT::f64,
/*44262*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44276*/       /*Scope*/ 16, /*->44293*/
/*44277*/         OPC_CheckChild0Type, MVT::f32,
/*44279*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44282*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44293*/       0, /*End of Scope*/
/*44294*/     0, /*End of Scope*/
/*44295*/   /*SwitchOpcode*/ 117|128,1/*245*/, TARGET_VAL(ISD::FP_TO_UINT),// ->44544
/*44299*/     OPC_RecordChild0, // #0 = $src0
/*44300*/     OPC_CheckType, MVT::i32,
/*44302*/     OPC_Scope, 93|128,1/*221*/, /*->44526*/ // 2 children in Scope
/*44305*/       OPC_CheckChild0Type, MVT::f32,
/*44307*/       OPC_Scope, 67, /*->44376*/ // 3 children in Scope
/*44309*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44311*/         OPC_EmitInteger, MVT::i32, 1, 
/*44314*/         OPC_EmitInteger, MVT::i32, 0, 
/*44317*/         OPC_EmitInteger, MVT::i32, 0, 
/*44320*/         OPC_EmitInteger, MVT::i32, 0, 
/*44323*/         OPC_EmitInteger, MVT::i32, 0, 
/*44326*/         OPC_EmitInteger, MVT::i32, 0, 
/*44329*/         OPC_EmitInteger, MVT::i32, 0, 
/*44332*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44344*/         OPC_EmitInteger, MVT::i32, 1, 
/*44347*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44350*/         OPC_EmitInteger, MVT::i32, 0, 
/*44353*/         OPC_EmitInteger, MVT::i32, 0, 
/*44356*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*44376*/       /*Scope*/ 4|128,1/*132*/, /*->44510*/
/*44378*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44380*/         OPC_EmitInteger, MVT::i32, 1, 
/*44383*/         OPC_EmitInteger, MVT::i32, 0, 
/*44386*/         OPC_EmitInteger, MVT::i32, 0, 
/*44389*/         OPC_EmitInteger, MVT::i32, 0, 
/*44392*/         OPC_EmitInteger, MVT::i32, 1, 
/*44395*/         OPC_EmitInteger, MVT::i32, 0, 
/*44398*/         OPC_EmitInteger, MVT::i32, 0, 
/*44401*/         OPC_EmitInteger, MVT::i32, 0, 
/*44404*/         OPC_EmitInteger, MVT::i32, 0, 
/*44407*/         OPC_EmitInteger, MVT::i32, 0, 
/*44410*/         OPC_EmitInteger, MVT::i32, 0, 
/*44413*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44425*/         OPC_EmitInteger, MVT::i32, 1, 
/*44428*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44431*/         OPC_EmitInteger, MVT::i32, 0, 
/*44434*/         OPC_EmitInteger, MVT::i32, 0, 
/*44437*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44457*/         OPC_EmitInteger, MVT::i32, 0, 
/*44460*/         OPC_EmitInteger, MVT::i32, 0, 
/*44463*/         OPC_EmitInteger, MVT::i32, 0, 
/*44466*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44478*/         OPC_EmitInteger, MVT::i32, 1, 
/*44481*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44484*/         OPC_EmitInteger, MVT::i32, 0, 
/*44487*/         OPC_EmitInteger, MVT::i32, 0, 
/*44490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44510*/       /*Scope*/ 14, /*->44525*/
/*44511*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44525*/       0, /*End of Scope*/
/*44526*/     /*Scope*/ 16, /*->44543*/
/*44527*/       OPC_CheckChild0Type, MVT::f64,
/*44529*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44532*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44543*/     0, /*End of Scope*/
/*44544*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->44872
/*44548*/     OPC_RecordChild0, // #0 = $src0
/*44549*/     OPC_RecordChild1, // #1 = $src1
/*44550*/     OPC_CheckType, MVT::i32,
/*44552*/     OPC_Scope, 101, /*->44655*/ // 4 children in Scope
/*44554*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44556*/       OPC_EmitInteger, MVT::i32, 0, 
/*44559*/       OPC_EmitInteger, MVT::i32, 0, 
/*44562*/       OPC_EmitInteger, MVT::i32, 1, 
/*44565*/       OPC_EmitInteger, MVT::i32, 0, 
/*44568*/       OPC_EmitInteger, MVT::i32, 0, 
/*44571*/       OPC_EmitInteger, MVT::i32, 0, 
/*44574*/       OPC_EmitInteger, MVT::i32, 0, 
/*44577*/       OPC_EmitInteger, MVT::i32, 0, 
/*44580*/       OPC_EmitInteger, MVT::i32, 0, 
/*44583*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44595*/       OPC_EmitInteger, MVT::i32, 0, 
/*44598*/       OPC_EmitInteger, MVT::i32, 0, 
/*44601*/       OPC_EmitInteger, MVT::i32, 0, 
/*44604*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44616*/       OPC_EmitInteger, MVT::i32, 1, 
/*44619*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44622*/       OPC_EmitInteger, MVT::i32, 0, 
/*44625*/       OPC_EmitInteger, MVT::i32, 0, 
/*44628*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44655*/     /*Scope*/ 101, /*->44757*/
/*44656*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44658*/       OPC_EmitInteger, MVT::i32, 0, 
/*44661*/       OPC_EmitInteger, MVT::i32, 0, 
/*44664*/       OPC_EmitInteger, MVT::i32, 1, 
/*44667*/       OPC_EmitInteger, MVT::i32, 0, 
/*44670*/       OPC_EmitInteger, MVT::i32, 0, 
/*44673*/       OPC_EmitInteger, MVT::i32, 0, 
/*44676*/       OPC_EmitInteger, MVT::i32, 0, 
/*44679*/       OPC_EmitInteger, MVT::i32, 0, 
/*44682*/       OPC_EmitInteger, MVT::i32, 0, 
/*44685*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44697*/       OPC_EmitInteger, MVT::i32, 0, 
/*44700*/       OPC_EmitInteger, MVT::i32, 0, 
/*44703*/       OPC_EmitInteger, MVT::i32, 0, 
/*44706*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44718*/       OPC_EmitInteger, MVT::i32, 1, 
/*44721*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44724*/       OPC_EmitInteger, MVT::i32, 0, 
/*44727*/       OPC_EmitInteger, MVT::i32, 0, 
/*44730*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44757*/     /*Scope*/ 101, /*->44859*/
/*44758*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*44760*/       OPC_EmitInteger, MVT::i32, 0, 
/*44763*/       OPC_EmitInteger, MVT::i32, 0, 
/*44766*/       OPC_EmitInteger, MVT::i32, 1, 
/*44769*/       OPC_EmitInteger, MVT::i32, 0, 
/*44772*/       OPC_EmitInteger, MVT::i32, 0, 
/*44775*/       OPC_EmitInteger, MVT::i32, 0, 
/*44778*/       OPC_EmitInteger, MVT::i32, 0, 
/*44781*/       OPC_EmitInteger, MVT::i32, 0, 
/*44784*/       OPC_EmitInteger, MVT::i32, 0, 
/*44787*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44799*/       OPC_EmitInteger, MVT::i32, 0, 
/*44802*/       OPC_EmitInteger, MVT::i32, 0, 
/*44805*/       OPC_EmitInteger, MVT::i32, 0, 
/*44808*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44820*/       OPC_EmitInteger, MVT::i32, 1, 
/*44823*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44826*/       OPC_EmitInteger, MVT::i32, 0, 
/*44829*/       OPC_EmitInteger, MVT::i32, 0, 
/*44832*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44859*/     /*Scope*/ 11, /*->44871*/
/*44860*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44862*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*44871*/     0, /*End of Scope*/
/*44872*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->45200
/*44876*/     OPC_RecordChild0, // #0 = $src0
/*44877*/     OPC_RecordChild1, // #1 = $src1
/*44878*/     OPC_CheckType, MVT::i32,
/*44880*/     OPC_Scope, 101, /*->44983*/ // 4 children in Scope
/*44882*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44884*/       OPC_EmitInteger, MVT::i32, 0, 
/*44887*/       OPC_EmitInteger, MVT::i32, 0, 
/*44890*/       OPC_EmitInteger, MVT::i32, 1, 
/*44893*/       OPC_EmitInteger, MVT::i32, 0, 
/*44896*/       OPC_EmitInteger, MVT::i32, 0, 
/*44899*/       OPC_EmitInteger, MVT::i32, 0, 
/*44902*/       OPC_EmitInteger, MVT::i32, 0, 
/*44905*/       OPC_EmitInteger, MVT::i32, 0, 
/*44908*/       OPC_EmitInteger, MVT::i32, 0, 
/*44911*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44923*/       OPC_EmitInteger, MVT::i32, 0, 
/*44926*/       OPC_EmitInteger, MVT::i32, 0, 
/*44929*/       OPC_EmitInteger, MVT::i32, 0, 
/*44932*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44944*/       OPC_EmitInteger, MVT::i32, 1, 
/*44947*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44950*/       OPC_EmitInteger, MVT::i32, 0, 
/*44953*/       OPC_EmitInteger, MVT::i32, 0, 
/*44956*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44983*/     /*Scope*/ 101, /*->45085*/
/*44984*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44986*/       OPC_EmitInteger, MVT::i32, 0, 
/*44989*/       OPC_EmitInteger, MVT::i32, 0, 
/*44992*/       OPC_EmitInteger, MVT::i32, 1, 
/*44995*/       OPC_EmitInteger, MVT::i32, 0, 
/*44998*/       OPC_EmitInteger, MVT::i32, 0, 
/*45001*/       OPC_EmitInteger, MVT::i32, 0, 
/*45004*/       OPC_EmitInteger, MVT::i32, 0, 
/*45007*/       OPC_EmitInteger, MVT::i32, 0, 
/*45010*/       OPC_EmitInteger, MVT::i32, 0, 
/*45013*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45025*/       OPC_EmitInteger, MVT::i32, 0, 
/*45028*/       OPC_EmitInteger, MVT::i32, 0, 
/*45031*/       OPC_EmitInteger, MVT::i32, 0, 
/*45034*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45046*/       OPC_EmitInteger, MVT::i32, 1, 
/*45049*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45052*/       OPC_EmitInteger, MVT::i32, 0, 
/*45055*/       OPC_EmitInteger, MVT::i32, 0, 
/*45058*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45085*/     /*Scope*/ 101, /*->45187*/
/*45086*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45088*/       OPC_EmitInteger, MVT::i32, 0, 
/*45091*/       OPC_EmitInteger, MVT::i32, 0, 
/*45094*/       OPC_EmitInteger, MVT::i32, 1, 
/*45097*/       OPC_EmitInteger, MVT::i32, 0, 
/*45100*/       OPC_EmitInteger, MVT::i32, 0, 
/*45103*/       OPC_EmitInteger, MVT::i32, 0, 
/*45106*/       OPC_EmitInteger, MVT::i32, 0, 
/*45109*/       OPC_EmitInteger, MVT::i32, 0, 
/*45112*/       OPC_EmitInteger, MVT::i32, 0, 
/*45115*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45127*/       OPC_EmitInteger, MVT::i32, 0, 
/*45130*/       OPC_EmitInteger, MVT::i32, 0, 
/*45133*/       OPC_EmitInteger, MVT::i32, 0, 
/*45136*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45148*/       OPC_EmitInteger, MVT::i32, 1, 
/*45151*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45154*/       OPC_EmitInteger, MVT::i32, 0, 
/*45157*/       OPC_EmitInteger, MVT::i32, 0, 
/*45160*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45187*/     /*Scope*/ 11, /*->45199*/
/*45188*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45190*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*45199*/     0, /*End of Scope*/
/*45200*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->45701
/*45204*/     OPC_RecordChild0, // #0 = $src0
/*45205*/     OPC_CheckType, MVT::i32,
/*45207*/     OPC_Scope, 67, /*->45276*/ // 4 children in Scope
/*45209*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45211*/       OPC_EmitInteger, MVT::i32, 1, 
/*45214*/       OPC_EmitInteger, MVT::i32, 0, 
/*45217*/       OPC_EmitInteger, MVT::i32, 0, 
/*45220*/       OPC_EmitInteger, MVT::i32, 0, 
/*45223*/       OPC_EmitInteger, MVT::i32, 0, 
/*45226*/       OPC_EmitInteger, MVT::i32, 0, 
/*45229*/       OPC_EmitInteger, MVT::i32, 0, 
/*45232*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45244*/       OPC_EmitInteger, MVT::i32, 1, 
/*45247*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45250*/       OPC_EmitInteger, MVT::i32, 0, 
/*45253*/       OPC_EmitInteger, MVT::i32, 0, 
/*45256*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*45276*/     /*Scope*/ 67, /*->45344*/
/*45277*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45279*/       OPC_EmitInteger, MVT::i32, 1, 
/*45282*/       OPC_EmitInteger, MVT::i32, 0, 
/*45285*/       OPC_EmitInteger, MVT::i32, 0, 
/*45288*/       OPC_EmitInteger, MVT::i32, 0, 
/*45291*/       OPC_EmitInteger, MVT::i32, 0, 
/*45294*/       OPC_EmitInteger, MVT::i32, 0, 
/*45297*/       OPC_EmitInteger, MVT::i32, 0, 
/*45300*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45312*/       OPC_EmitInteger, MVT::i32, 1, 
/*45315*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45318*/       OPC_EmitInteger, MVT::i32, 0, 
/*45321*/       OPC_EmitInteger, MVT::i32, 0, 
/*45324*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*45344*/     /*Scope*/ 42, /*->45387*/
/*45345*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45347*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45354*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*45362*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*45370*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*45379*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*45387*/     /*Scope*/ 55|128,2/*311*/, /*->45700*/
/*45389*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45391*/       OPC_EmitInteger, MVT::i32, 1, 
/*45394*/       OPC_EmitInteger, MVT::i32, 0, 
/*45397*/       OPC_EmitInteger, MVT::i32, 0, 
/*45400*/       OPC_EmitInteger, MVT::i32, 0, 
/*45403*/       OPC_EmitInteger, MVT::i32, 0, 
/*45406*/       OPC_EmitInteger, MVT::i32, 0, 
/*45409*/       OPC_EmitInteger, MVT::i32, 1, 
/*45412*/       OPC_EmitInteger, MVT::i32, 0, 
/*45415*/       OPC_EmitInteger, MVT::i32, 0, 
/*45418*/       OPC_EmitInteger, MVT::i32, 0, 
/*45421*/       OPC_EmitInteger, MVT::i32, 1, 
/*45424*/       OPC_EmitInteger, MVT::i32, 0, 
/*45427*/       OPC_EmitInteger, MVT::i32, 0, 
/*45430*/       OPC_EmitInteger, MVT::i32, 0, 
/*45433*/       OPC_EmitInteger, MVT::i32, 1, 
/*45436*/       OPC_EmitInteger, MVT::i32, 0, 
/*45439*/       OPC_EmitInteger, MVT::i32, 0, 
/*45442*/       OPC_EmitInteger, MVT::i32, 0, 
/*45445*/       OPC_EmitInteger, MVT::i32, 0, 
/*45448*/       OPC_EmitInteger, MVT::i32, 0, 
/*45451*/       OPC_EmitInteger, MVT::i32, 0, 
/*45454*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45466*/       OPC_EmitInteger, MVT::i32, 1, 
/*45469*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45472*/       OPC_EmitInteger, MVT::i32, 0, 
/*45475*/       OPC_EmitInteger, MVT::i32, 0, 
/*45478*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*45498*/       OPC_EmitInteger, MVT::i32, 0, 
/*45501*/       OPC_EmitInteger, MVT::i32, 0, 
/*45504*/       OPC_EmitInteger, MVT::i32, 0, 
/*45507*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45519*/       OPC_EmitInteger, MVT::i32, 1, 
/*45522*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45525*/       OPC_EmitInteger, MVT::i32, 0, 
/*45528*/       OPC_EmitInteger, MVT::i32, 0, 
/*45531*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*45551*/       OPC_EmitInteger, MVT::i32, 0, 
/*45554*/       OPC_EmitInteger, MVT::i32, 0, 
/*45557*/       OPC_EmitInteger, MVT::i32, 0, 
/*45560*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45572*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45579*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*45587*/       OPC_EmitInteger, MVT::i32, 0, 
/*45590*/       OPC_EmitInteger, MVT::i32, 0, 
/*45593*/       OPC_EmitInteger, MVT::i32, 0, 
/*45596*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45608*/       OPC_EmitInteger, MVT::i32, 1, 
/*45611*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45614*/       OPC_EmitInteger, MVT::i32, 0, 
/*45617*/       OPC_EmitInteger, MVT::i32, 0, 
/*45620*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*45647*/       OPC_EmitInteger, MVT::i32, 0, 
/*45650*/       OPC_EmitInteger, MVT::i32, 0, 
/*45653*/       OPC_EmitInteger, MVT::i32, 0, 
/*45656*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45668*/       OPC_EmitInteger, MVT::i32, 1, 
/*45671*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45674*/       OPC_EmitInteger, MVT::i32, 0, 
/*45677*/       OPC_EmitInteger, MVT::i32, 0, 
/*45680*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*45700*/     0, /*End of Scope*/
/*45701*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->46027
/*45705*/     OPC_RecordChild0, // #0 = $src0
/*45706*/     OPC_RecordChild1, // #1 = $src1
/*45707*/     OPC_CheckType, MVT::i32,
/*45709*/     OPC_Scope, 101, /*->45812*/ // 4 children in Scope
/*45711*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45713*/       OPC_EmitInteger, MVT::i32, 0, 
/*45716*/       OPC_EmitInteger, MVT::i32, 0, 
/*45719*/       OPC_EmitInteger, MVT::i32, 1, 
/*45722*/       OPC_EmitInteger, MVT::i32, 0, 
/*45725*/       OPC_EmitInteger, MVT::i32, 0, 
/*45728*/       OPC_EmitInteger, MVT::i32, 0, 
/*45731*/       OPC_EmitInteger, MVT::i32, 0, 
/*45734*/       OPC_EmitInteger, MVT::i32, 0, 
/*45737*/       OPC_EmitInteger, MVT::i32, 0, 
/*45740*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45752*/       OPC_EmitInteger, MVT::i32, 0, 
/*45755*/       OPC_EmitInteger, MVT::i32, 0, 
/*45758*/       OPC_EmitInteger, MVT::i32, 0, 
/*45761*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45773*/       OPC_EmitInteger, MVT::i32, 1, 
/*45776*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45779*/       OPC_EmitInteger, MVT::i32, 0, 
/*45782*/       OPC_EmitInteger, MVT::i32, 0, 
/*45785*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45812*/     /*Scope*/ 101, /*->45914*/
/*45813*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45815*/       OPC_EmitInteger, MVT::i32, 0, 
/*45818*/       OPC_EmitInteger, MVT::i32, 0, 
/*45821*/       OPC_EmitInteger, MVT::i32, 1, 
/*45824*/       OPC_EmitInteger, MVT::i32, 0, 
/*45827*/       OPC_EmitInteger, MVT::i32, 0, 
/*45830*/       OPC_EmitInteger, MVT::i32, 0, 
/*45833*/       OPC_EmitInteger, MVT::i32, 0, 
/*45836*/       OPC_EmitInteger, MVT::i32, 0, 
/*45839*/       OPC_EmitInteger, MVT::i32, 0, 
/*45842*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45854*/       OPC_EmitInteger, MVT::i32, 0, 
/*45857*/       OPC_EmitInteger, MVT::i32, 0, 
/*45860*/       OPC_EmitInteger, MVT::i32, 0, 
/*45863*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45875*/       OPC_EmitInteger, MVT::i32, 1, 
/*45878*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45881*/       OPC_EmitInteger, MVT::i32, 0, 
/*45884*/       OPC_EmitInteger, MVT::i32, 0, 
/*45887*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*45914*/     /*Scope*/ 101, /*->46016*/
/*45915*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45917*/       OPC_EmitInteger, MVT::i32, 0, 
/*45920*/       OPC_EmitInteger, MVT::i32, 0, 
/*45923*/       OPC_EmitInteger, MVT::i32, 1, 
/*45926*/       OPC_EmitInteger, MVT::i32, 0, 
/*45929*/       OPC_EmitInteger, MVT::i32, 0, 
/*45932*/       OPC_EmitInteger, MVT::i32, 0, 
/*45935*/       OPC_EmitInteger, MVT::i32, 0, 
/*45938*/       OPC_EmitInteger, MVT::i32, 0, 
/*45941*/       OPC_EmitInteger, MVT::i32, 0, 
/*45944*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45956*/       OPC_EmitInteger, MVT::i32, 0, 
/*45959*/       OPC_EmitInteger, MVT::i32, 0, 
/*45962*/       OPC_EmitInteger, MVT::i32, 0, 
/*45965*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45977*/       OPC_EmitInteger, MVT::i32, 1, 
/*45980*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45983*/       OPC_EmitInteger, MVT::i32, 0, 
/*45986*/       OPC_EmitInteger, MVT::i32, 0, 
/*45989*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*46016*/     /*Scope*/ 9, /*->46026*/
/*46017*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46026*/     0, /*End of Scope*/
/*46027*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->46353
/*46031*/     OPC_RecordChild0, // #0 = $src0
/*46032*/     OPC_RecordChild1, // #1 = $src1
/*46033*/     OPC_CheckType, MVT::i32,
/*46035*/     OPC_Scope, 101, /*->46138*/ // 4 children in Scope
/*46037*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46039*/       OPC_EmitInteger, MVT::i32, 0, 
/*46042*/       OPC_EmitInteger, MVT::i32, 0, 
/*46045*/       OPC_EmitInteger, MVT::i32, 1, 
/*46048*/       OPC_EmitInteger, MVT::i32, 0, 
/*46051*/       OPC_EmitInteger, MVT::i32, 0, 
/*46054*/       OPC_EmitInteger, MVT::i32, 0, 
/*46057*/       OPC_EmitInteger, MVT::i32, 0, 
/*46060*/       OPC_EmitInteger, MVT::i32, 0, 
/*46063*/       OPC_EmitInteger, MVT::i32, 0, 
/*46066*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46078*/       OPC_EmitInteger, MVT::i32, 0, 
/*46081*/       OPC_EmitInteger, MVT::i32, 0, 
/*46084*/       OPC_EmitInteger, MVT::i32, 0, 
/*46087*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46099*/       OPC_EmitInteger, MVT::i32, 1, 
/*46102*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46105*/       OPC_EmitInteger, MVT::i32, 0, 
/*46108*/       OPC_EmitInteger, MVT::i32, 0, 
/*46111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46138*/     /*Scope*/ 101, /*->46240*/
/*46139*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46141*/       OPC_EmitInteger, MVT::i32, 0, 
/*46144*/       OPC_EmitInteger, MVT::i32, 0, 
/*46147*/       OPC_EmitInteger, MVT::i32, 1, 
/*46150*/       OPC_EmitInteger, MVT::i32, 0, 
/*46153*/       OPC_EmitInteger, MVT::i32, 0, 
/*46156*/       OPC_EmitInteger, MVT::i32, 0, 
/*46159*/       OPC_EmitInteger, MVT::i32, 0, 
/*46162*/       OPC_EmitInteger, MVT::i32, 0, 
/*46165*/       OPC_EmitInteger, MVT::i32, 0, 
/*46168*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46180*/       OPC_EmitInteger, MVT::i32, 0, 
/*46183*/       OPC_EmitInteger, MVT::i32, 0, 
/*46186*/       OPC_EmitInteger, MVT::i32, 0, 
/*46189*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46201*/       OPC_EmitInteger, MVT::i32, 1, 
/*46204*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46207*/       OPC_EmitInteger, MVT::i32, 0, 
/*46210*/       OPC_EmitInteger, MVT::i32, 0, 
/*46213*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46240*/     /*Scope*/ 101, /*->46342*/
/*46241*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*46243*/       OPC_EmitInteger, MVT::i32, 0, 
/*46246*/       OPC_EmitInteger, MVT::i32, 0, 
/*46249*/       OPC_EmitInteger, MVT::i32, 1, 
/*46252*/       OPC_EmitInteger, MVT::i32, 0, 
/*46255*/       OPC_EmitInteger, MVT::i32, 0, 
/*46258*/       OPC_EmitInteger, MVT::i32, 0, 
/*46261*/       OPC_EmitInteger, MVT::i32, 0, 
/*46264*/       OPC_EmitInteger, MVT::i32, 0, 
/*46267*/       OPC_EmitInteger, MVT::i32, 0, 
/*46270*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46282*/       OPC_EmitInteger, MVT::i32, 0, 
/*46285*/       OPC_EmitInteger, MVT::i32, 0, 
/*46288*/       OPC_EmitInteger, MVT::i32, 0, 
/*46291*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46303*/       OPC_EmitInteger, MVT::i32, 1, 
/*46306*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46309*/       OPC_EmitInteger, MVT::i32, 0, 
/*46312*/       OPC_EmitInteger, MVT::i32, 0, 
/*46315*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*46342*/     /*Scope*/ 9, /*->46352*/
/*46343*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46352*/     0, /*End of Scope*/
/*46353*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_U32),// ->46476
/*46356*/     OPC_RecordChild0, // #0 = $src0
/*46357*/     OPC_RecordChild1, // #1 = $src1
/*46358*/     OPC_RecordChild2, // #2 = $src2
/*46359*/     OPC_CheckChild2Type, MVT::i32,
/*46361*/     OPC_CheckType, MVT::i32,
/*46363*/     OPC_Scope, 99, /*->46464*/ // 2 children in Scope
/*46365*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46367*/       OPC_EmitInteger, MVT::i32, 0, 
/*46370*/       OPC_EmitInteger, MVT::i32, 0, 
/*46373*/       OPC_EmitInteger, MVT::i32, 0, 
/*46376*/       OPC_EmitInteger, MVT::i32, 0, 
/*46379*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46391*/       OPC_EmitInteger, MVT::i32, 0, 
/*46394*/       OPC_EmitInteger, MVT::i32, 0, 
/*46397*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46409*/       OPC_EmitInteger, MVT::i32, 0, 
/*46412*/       OPC_EmitInteger, MVT::i32, 0, 
/*46415*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46427*/       OPC_EmitInteger, MVT::i32, 1, 
/*46430*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46433*/       OPC_EmitInteger, MVT::i32, 0, 
/*46436*/       OPC_EmitInteger, MVT::i32, 0, 
/*46439*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46464*/     /*Scope*/ 10, /*->46475*/
/*46465*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46475*/     0, /*End of Scope*/
/*46476*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_I32),// ->46599
/*46479*/     OPC_RecordChild0, // #0 = $src0
/*46480*/     OPC_RecordChild1, // #1 = $src1
/*46481*/     OPC_RecordChild2, // #2 = $src2
/*46482*/     OPC_CheckChild2Type, MVT::i32,
/*46484*/     OPC_CheckType, MVT::i32,
/*46486*/     OPC_Scope, 99, /*->46587*/ // 2 children in Scope
/*46488*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46490*/       OPC_EmitInteger, MVT::i32, 0, 
/*46493*/       OPC_EmitInteger, MVT::i32, 0, 
/*46496*/       OPC_EmitInteger, MVT::i32, 0, 
/*46499*/       OPC_EmitInteger, MVT::i32, 0, 
/*46502*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46514*/       OPC_EmitInteger, MVT::i32, 0, 
/*46517*/       OPC_EmitInteger, MVT::i32, 0, 
/*46520*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46532*/       OPC_EmitInteger, MVT::i32, 0, 
/*46535*/       OPC_EmitInteger, MVT::i32, 0, 
/*46538*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46550*/       OPC_EmitInteger, MVT::i32, 1, 
/*46553*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46556*/       OPC_EmitInteger, MVT::i32, 0, 
/*46559*/       OPC_EmitInteger, MVT::i32, 0, 
/*46562*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46587*/     /*Scope*/ 10, /*->46598*/
/*46588*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46598*/     0, /*End of Scope*/
/*46599*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFI),// ->46722
/*46602*/     OPC_RecordChild0, // #0 = $src0
/*46603*/     OPC_RecordChild1, // #1 = $src1
/*46604*/     OPC_RecordChild2, // #2 = $src2
/*46605*/     OPC_CheckChild2Type, MVT::i32,
/*46607*/     OPC_CheckType, MVT::i32,
/*46609*/     OPC_Scope, 99, /*->46710*/ // 2 children in Scope
/*46611*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46613*/       OPC_EmitInteger, MVT::i32, 0, 
/*46616*/       OPC_EmitInteger, MVT::i32, 0, 
/*46619*/       OPC_EmitInteger, MVT::i32, 0, 
/*46622*/       OPC_EmitInteger, MVT::i32, 0, 
/*46625*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46637*/       OPC_EmitInteger, MVT::i32, 0, 
/*46640*/       OPC_EmitInteger, MVT::i32, 0, 
/*46643*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46655*/       OPC_EmitInteger, MVT::i32, 0, 
/*46658*/       OPC_EmitInteger, MVT::i32, 0, 
/*46661*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46673*/       OPC_EmitInteger, MVT::i32, 1, 
/*46676*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46679*/       OPC_EmitInteger, MVT::i32, 0, 
/*46682*/       OPC_EmitInteger, MVT::i32, 0, 
/*46685*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46710*/     /*Scope*/ 10, /*->46721*/
/*46711*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46721*/     0, /*End of Scope*/
/*46722*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47212
/*46726*/     OPC_RecordChild0, // #0 = $src
/*46727*/     OPC_MoveChild, 1,
/*46729*/     OPC_Scope, 22|128,1/*150*/, /*->46882*/ // 4 children in Scope
/*46732*/       OPC_CheckValueType, MVT::i1,
/*46734*/       OPC_MoveParent,
/*46735*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->46863
/*46738*/         OPC_Scope, 105, /*->46845*/ // 2 children in Scope
/*46740*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46742*/           OPC_EmitInteger, MVT::i32, 0, 
/*46745*/           OPC_EmitInteger, MVT::i32, 0, 
/*46748*/           OPC_EmitInteger, MVT::i32, 0, 
/*46751*/           OPC_EmitInteger, MVT::i32, 0, 
/*46754*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46766*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46769*/           OPC_EmitInteger, MVT::i32, 0, 
/*46772*/           OPC_EmitInteger, MVT::i32, 0, 
/*46775*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46787*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*46790*/           OPC_EmitInteger, MVT::i32, 0, 
/*46793*/           OPC_EmitInteger, MVT::i32, 0, 
/*46796*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46808*/           OPC_EmitInteger, MVT::i32, 1, 
/*46811*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46814*/           OPC_EmitInteger, MVT::i32, 0, 
/*46817*/           OPC_EmitInteger, MVT::i32, 0, 
/*46820*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*46845*/         /*Scope*/ 16, /*->46862*/
/*46846*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46848*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46853*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*46862*/         0, /*End of Scope*/
/*46863*/       /*SwitchType*/ 16, MVT::i64,// ->46881
/*46865*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46867*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*46881*/       0, // EndSwitchType
/*46882*/     /*Scope*/ 24|128,1/*152*/, /*->47036*/
/*46884*/       OPC_CheckValueType, MVT::i8,
/*46886*/       OPC_MoveParent,
/*46887*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47017
/*46890*/         OPC_Scope, 10, /*->46902*/ // 2 children in Scope
/*46892*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*46894*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*46902*/         /*Scope*/ 113, /*->47016*/
/*46903*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46905*/           OPC_EmitInteger, MVT::i32, 0, 
/*46908*/           OPC_EmitInteger, MVT::i32, 0, 
/*46911*/           OPC_EmitInteger, MVT::i32, 0, 
/*46914*/           OPC_EmitInteger, MVT::i32, 0, 
/*46917*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46929*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46932*/           OPC_EmitInteger, MVT::i32, 0, 
/*46935*/           OPC_EmitInteger, MVT::i32, 0, 
/*46938*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46950*/           OPC_EmitInteger, MVT::i32, 8, 
/*46953*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46961*/           OPC_EmitInteger, MVT::i32, 0, 
/*46964*/           OPC_EmitInteger, MVT::i32, 0, 
/*46967*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46979*/           OPC_EmitInteger, MVT::i32, 1, 
/*46982*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46985*/           OPC_EmitInteger, MVT::i32, 0, 
/*46988*/           OPC_EmitInteger, MVT::i32, 0, 
/*46991*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*47016*/         0, /*End of Scope*/
/*47017*/       /*SwitchType*/ 16, MVT::i64,// ->47035
/*47019*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47021*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*47026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*47035*/       0, // EndSwitchType
/*47036*/     /*Scope*/ 24|128,1/*152*/, /*->47190*/
/*47038*/       OPC_CheckValueType, MVT::i16,
/*47040*/       OPC_MoveParent,
/*47041*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47171
/*47044*/         OPC_Scope, 10, /*->47056*/ // 2 children in Scope
/*47046*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*47048*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*47056*/         /*Scope*/ 113, /*->47170*/
/*47057*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47059*/           OPC_EmitInteger, MVT::i32, 0, 
/*47062*/           OPC_EmitInteger, MVT::i32, 0, 
/*47065*/           OPC_EmitInteger, MVT::i32, 0, 
/*47068*/           OPC_EmitInteger, MVT::i32, 0, 
/*47071*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47083*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47086*/           OPC_EmitInteger, MVT::i32, 0, 
/*47089*/           OPC_EmitInteger, MVT::i32, 0, 
/*47092*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47104*/           OPC_EmitInteger, MVT::i32, 16, 
/*47107*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47115*/           OPC_EmitInteger, MVT::i32, 0, 
/*47118*/           OPC_EmitInteger, MVT::i32, 0, 
/*47121*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47133*/           OPC_EmitInteger, MVT::i32, 1, 
/*47136*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47139*/           OPC_EmitInteger, MVT::i32, 0, 
/*47142*/           OPC_EmitInteger, MVT::i32, 0, 
/*47145*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*47170*/         0, /*End of Scope*/
/*47171*/       /*SwitchType*/ 16, MVT::i64,// ->47189
/*47173*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47175*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*47180*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*47189*/       0, // EndSwitchType
/*47190*/     /*Scope*/ 20, /*->47211*/
/*47191*/       OPC_CheckValueType, MVT::i32,
/*47193*/       OPC_MoveParent,
/*47194*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47196*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*47202*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*47211*/     0, /*End of Scope*/
/*47212*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->47740
/*47216*/     OPC_RecordChild0, // #0 = $src0
/*47217*/     OPC_RecordChild1, // #1 = $src1
/*47218*/     OPC_RecordChild2, // #2 = $src2
/*47219*/     OPC_CheckChild2Type, MVT::i32,
/*47221*/     OPC_CheckType, MVT::i32,
/*47223*/     OPC_Scope, 99, /*->47324*/ // 4 children in Scope
/*47225*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47227*/       OPC_EmitInteger, MVT::i32, 0, 
/*47230*/       OPC_EmitInteger, MVT::i32, 0, 
/*47233*/       OPC_EmitInteger, MVT::i32, 0, 
/*47236*/       OPC_EmitInteger, MVT::i32, 0, 
/*47239*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47251*/       OPC_EmitInteger, MVT::i32, 0, 
/*47254*/       OPC_EmitInteger, MVT::i32, 0, 
/*47257*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47269*/       OPC_EmitInteger, MVT::i32, 0, 
/*47272*/       OPC_EmitInteger, MVT::i32, 0, 
/*47275*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47287*/       OPC_EmitInteger, MVT::i32, 1, 
/*47290*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47293*/       OPC_EmitInteger, MVT::i32, 0, 
/*47296*/       OPC_EmitInteger, MVT::i32, 0, 
/*47299*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47324*/     /*Scope*/ 72|128,1/*200*/, /*->47526*/
/*47326*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*47328*/       OPC_EmitInteger, MVT::i32, 0, 
/*47331*/       OPC_EmitInteger, MVT::i32, 0, 
/*47334*/       OPC_EmitInteger, MVT::i32, 1, 
/*47337*/       OPC_EmitInteger, MVT::i32, 0, 
/*47340*/       OPC_EmitInteger, MVT::i32, 0, 
/*47343*/       OPC_EmitInteger, MVT::i32, 0, 
/*47346*/       OPC_EmitInteger, MVT::i32, 0, 
/*47349*/       OPC_EmitInteger, MVT::i32, 0, 
/*47352*/       OPC_EmitInteger, MVT::i32, 1, 
/*47355*/       OPC_EmitInteger, MVT::i32, 0, 
/*47358*/       OPC_EmitInteger, MVT::i32, 0, 
/*47361*/       OPC_EmitInteger, MVT::i32, 0, 
/*47364*/       OPC_EmitInteger, MVT::i32, 0, 
/*47367*/       OPC_EmitInteger, MVT::i32, 0, 
/*47370*/       OPC_EmitInteger, MVT::i32, 0, 
/*47373*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47385*/       OPC_EmitInteger, MVT::i32, 0, 
/*47388*/       OPC_EmitInteger, MVT::i32, 0, 
/*47391*/       OPC_EmitInteger, MVT::i32, 0, 
/*47394*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47406*/       OPC_EmitInteger, MVT::i32, 1, 
/*47409*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47412*/       OPC_EmitInteger, MVT::i32, 0, 
/*47415*/       OPC_EmitInteger, MVT::i32, 0, 
/*47418*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47445*/       OPC_EmitInteger, MVT::i32, 0, 
/*47448*/       OPC_EmitInteger, MVT::i32, 0, 
/*47451*/       OPC_EmitInteger, MVT::i32, 0, 
/*47454*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47466*/       OPC_EmitInteger, MVT::i32, 0, 
/*47469*/       OPC_EmitInteger, MVT::i32, 0, 
/*47472*/       OPC_EmitInteger, MVT::i32, 0, 
/*47475*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47487*/       OPC_EmitInteger, MVT::i32, 1, 
/*47490*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47493*/       OPC_EmitInteger, MVT::i32, 0, 
/*47496*/       OPC_EmitInteger, MVT::i32, 0, 
/*47499*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47526*/     /*Scope*/ 72|128,1/*200*/, /*->47728*/
/*47528*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*47530*/       OPC_EmitInteger, MVT::i32, 0, 
/*47533*/       OPC_EmitInteger, MVT::i32, 0, 
/*47536*/       OPC_EmitInteger, MVT::i32, 1, 
/*47539*/       OPC_EmitInteger, MVT::i32, 0, 
/*47542*/       OPC_EmitInteger, MVT::i32, 0, 
/*47545*/       OPC_EmitInteger, MVT::i32, 0, 
/*47548*/       OPC_EmitInteger, MVT::i32, 0, 
/*47551*/       OPC_EmitInteger, MVT::i32, 0, 
/*47554*/       OPC_EmitInteger, MVT::i32, 1, 
/*47557*/       OPC_EmitInteger, MVT::i32, 0, 
/*47560*/       OPC_EmitInteger, MVT::i32, 0, 
/*47563*/       OPC_EmitInteger, MVT::i32, 0, 
/*47566*/       OPC_EmitInteger, MVT::i32, 0, 
/*47569*/       OPC_EmitInteger, MVT::i32, 0, 
/*47572*/       OPC_EmitInteger, MVT::i32, 0, 
/*47575*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47587*/       OPC_EmitInteger, MVT::i32, 0, 
/*47590*/       OPC_EmitInteger, MVT::i32, 0, 
/*47593*/       OPC_EmitInteger, MVT::i32, 0, 
/*47596*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47608*/       OPC_EmitInteger, MVT::i32, 1, 
/*47611*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47614*/       OPC_EmitInteger, MVT::i32, 0, 
/*47617*/       OPC_EmitInteger, MVT::i32, 0, 
/*47620*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47647*/       OPC_EmitInteger, MVT::i32, 0, 
/*47650*/       OPC_EmitInteger, MVT::i32, 0, 
/*47653*/       OPC_EmitInteger, MVT::i32, 0, 
/*47656*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47668*/       OPC_EmitInteger, MVT::i32, 0, 
/*47671*/       OPC_EmitInteger, MVT::i32, 0, 
/*47674*/       OPC_EmitInteger, MVT::i32, 0, 
/*47677*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47689*/       OPC_EmitInteger, MVT::i32, 1, 
/*47692*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47695*/       OPC_EmitInteger, MVT::i32, 0, 
/*47698*/       OPC_EmitInteger, MVT::i32, 0, 
/*47701*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47728*/     /*Scope*/ 10, /*->47739*/
/*47729*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47739*/     0, /*End of Scope*/
/*47740*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->47864
/*47743*/     OPC_RecordChild0, // #0 = $src0
/*47744*/     OPC_RecordChild1, // #1 = $src1
/*47745*/     OPC_CheckChild1Type, MVT::i32,
/*47747*/     OPC_CheckType, MVT::i32,
/*47749*/     OPC_Scope, 99, /*->47850*/ // 2 children in Scope
/*47751*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47753*/       OPC_EmitInteger, MVT::i32, 0, 
/*47756*/       OPC_EmitInteger, MVT::i32, 0, 
/*47759*/       OPC_EmitInteger, MVT::i32, 0, 
/*47762*/       OPC_EmitInteger, MVT::i32, 0, 
/*47765*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47777*/       OPC_EmitInteger, MVT::i32, 0, 
/*47780*/       OPC_EmitInteger, MVT::i32, 0, 
/*47783*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47795*/       OPC_EmitInteger, MVT::i32, 0, 
/*47798*/       OPC_EmitInteger, MVT::i32, 0, 
/*47801*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47813*/       OPC_EmitInteger, MVT::i32, 1, 
/*47816*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47819*/       OPC_EmitInteger, MVT::i32, 0, 
/*47822*/       OPC_EmitInteger, MVT::i32, 0, 
/*47825*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47850*/     /*Scope*/ 12, /*->47863*/
/*47851*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47853*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47863*/     0, /*End of Scope*/
/*47864*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->47998
/*47868*/     OPC_RecordChild0, // #0 = $src0
/*47869*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->47953
/*47872*/       OPC_Scope, 67, /*->47941*/ // 2 children in Scope
/*47874*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47876*/         OPC_EmitInteger, MVT::i32, 1, 
/*47879*/         OPC_EmitInteger, MVT::i32, 0, 
/*47882*/         OPC_EmitInteger, MVT::i32, 0, 
/*47885*/         OPC_EmitInteger, MVT::i32, 0, 
/*47888*/         OPC_EmitInteger, MVT::i32, 0, 
/*47891*/         OPC_EmitInteger, MVT::i32, 0, 
/*47894*/         OPC_EmitInteger, MVT::i32, 0, 
/*47897*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47909*/         OPC_EmitInteger, MVT::i32, 1, 
/*47912*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47915*/         OPC_EmitInteger, MVT::i32, 0, 
/*47918*/         OPC_EmitInteger, MVT::i32, 0, 
/*47921*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*47941*/       /*Scope*/ 10, /*->47952*/
/*47942*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*47944*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*47952*/       0, /*End of Scope*/
/*47953*/     /*SwitchType*/ 42, MVT::i64,// ->47997
/*47955*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47957*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*47960*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*47968*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47971*/       OPC_EmitInteger, MVT::i32, 0, 
/*47974*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*47982*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47985*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*47997*/     0, // EndSwitchType
/*47998*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::CARRY),// ->48106
/*48001*/     OPC_RecordChild0, // #0 = $src0
/*48002*/     OPC_RecordChild1, // #1 = $src1
/*48003*/     OPC_CheckType, MVT::i32,
/*48005*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48007*/     OPC_EmitInteger, MVT::i32, 0, 
/*48010*/     OPC_EmitInteger, MVT::i32, 0, 
/*48013*/     OPC_EmitInteger, MVT::i32, 1, 
/*48016*/     OPC_EmitInteger, MVT::i32, 0, 
/*48019*/     OPC_EmitInteger, MVT::i32, 0, 
/*48022*/     OPC_EmitInteger, MVT::i32, 0, 
/*48025*/     OPC_EmitInteger, MVT::i32, 0, 
/*48028*/     OPC_EmitInteger, MVT::i32, 0, 
/*48031*/     OPC_EmitInteger, MVT::i32, 0, 
/*48034*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48046*/     OPC_EmitInteger, MVT::i32, 0, 
/*48049*/     OPC_EmitInteger, MVT::i32, 0, 
/*48052*/     OPC_EmitInteger, MVT::i32, 0, 
/*48055*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48067*/     OPC_EmitInteger, MVT::i32, 1, 
/*48070*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48073*/     OPC_EmitInteger, MVT::i32, 0, 
/*48076*/     OPC_EmitInteger, MVT::i32, 0, 
/*48079*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48106*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BORROW),// ->48214
/*48109*/     OPC_RecordChild0, // #0 = $src0
/*48110*/     OPC_RecordChild1, // #1 = $src1
/*48111*/     OPC_CheckType, MVT::i32,
/*48113*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48115*/     OPC_EmitInteger, MVT::i32, 0, 
/*48118*/     OPC_EmitInteger, MVT::i32, 0, 
/*48121*/     OPC_EmitInteger, MVT::i32, 1, 
/*48124*/     OPC_EmitInteger, MVT::i32, 0, 
/*48127*/     OPC_EmitInteger, MVT::i32, 0, 
/*48130*/     OPC_EmitInteger, MVT::i32, 0, 
/*48133*/     OPC_EmitInteger, MVT::i32, 0, 
/*48136*/     OPC_EmitInteger, MVT::i32, 0, 
/*48139*/     OPC_EmitInteger, MVT::i32, 0, 
/*48142*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48154*/     OPC_EmitInteger, MVT::i32, 0, 
/*48157*/     OPC_EmitInteger, MVT::i32, 0, 
/*48160*/     OPC_EmitInteger, MVT::i32, 0, 
/*48163*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48175*/     OPC_EmitInteger, MVT::i32, 1, 
/*48178*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48181*/     OPC_EmitInteger, MVT::i32, 0, 
/*48184*/     OPC_EmitInteger, MVT::i32, 0, 
/*48187*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48214*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48301
/*48217*/     OPC_RecordChild0, // #0 = $src0
/*48218*/     OPC_CheckType, MVT::i32,
/*48220*/     OPC_Scope, 67, /*->48289*/ // 2 children in Scope
/*48222*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48224*/       OPC_EmitInteger, MVT::i32, 1, 
/*48227*/       OPC_EmitInteger, MVT::i32, 0, 
/*48230*/       OPC_EmitInteger, MVT::i32, 0, 
/*48233*/       OPC_EmitInteger, MVT::i32, 0, 
/*48236*/       OPC_EmitInteger, MVT::i32, 0, 
/*48239*/       OPC_EmitInteger, MVT::i32, 0, 
/*48242*/       OPC_EmitInteger, MVT::i32, 0, 
/*48245*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48257*/       OPC_EmitInteger, MVT::i32, 1, 
/*48260*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48263*/       OPC_EmitInteger, MVT::i32, 0, 
/*48266*/       OPC_EmitInteger, MVT::i32, 0, 
/*48269*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48289*/     /*Scope*/ 10, /*->48300*/
/*48290*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48292*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48300*/     0, /*End of Scope*/
/*48301*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48388
/*48304*/     OPC_RecordChild0, // #0 = $src0
/*48305*/     OPC_CheckType, MVT::i32,
/*48307*/     OPC_Scope, 67, /*->48376*/ // 2 children in Scope
/*48309*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48311*/       OPC_EmitInteger, MVT::i32, 1, 
/*48314*/       OPC_EmitInteger, MVT::i32, 0, 
/*48317*/       OPC_EmitInteger, MVT::i32, 0, 
/*48320*/       OPC_EmitInteger, MVT::i32, 0, 
/*48323*/       OPC_EmitInteger, MVT::i32, 0, 
/*48326*/       OPC_EmitInteger, MVT::i32, 0, 
/*48329*/       OPC_EmitInteger, MVT::i32, 0, 
/*48332*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48344*/       OPC_EmitInteger, MVT::i32, 1, 
/*48347*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48350*/       OPC_EmitInteger, MVT::i32, 0, 
/*48353*/       OPC_EmitInteger, MVT::i32, 0, 
/*48356*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48376*/     /*Scope*/ 10, /*->48387*/
/*48377*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48379*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48387*/     0, /*End of Scope*/
/*48388*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->48916
/*48392*/     OPC_RecordChild0, // #0 = $src0
/*48393*/     OPC_RecordChild1, // #1 = $src1
/*48394*/     OPC_RecordChild2, // #2 = $src2
/*48395*/     OPC_CheckChild2Type, MVT::i32,
/*48397*/     OPC_CheckType, MVT::i32,
/*48399*/     OPC_Scope, 99, /*->48500*/ // 4 children in Scope
/*48401*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*48403*/       OPC_EmitInteger, MVT::i32, 0, 
/*48406*/       OPC_EmitInteger, MVT::i32, 0, 
/*48409*/       OPC_EmitInteger, MVT::i32, 0, 
/*48412*/       OPC_EmitInteger, MVT::i32, 0, 
/*48415*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48427*/       OPC_EmitInteger, MVT::i32, 0, 
/*48430*/       OPC_EmitInteger, MVT::i32, 0, 
/*48433*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48445*/       OPC_EmitInteger, MVT::i32, 0, 
/*48448*/       OPC_EmitInteger, MVT::i32, 0, 
/*48451*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48463*/       OPC_EmitInteger, MVT::i32, 1, 
/*48466*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48469*/       OPC_EmitInteger, MVT::i32, 0, 
/*48472*/       OPC_EmitInteger, MVT::i32, 0, 
/*48475*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48500*/     /*Scope*/ 72|128,1/*200*/, /*->48702*/
/*48502*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*48504*/       OPC_EmitInteger, MVT::i32, 0, 
/*48507*/       OPC_EmitInteger, MVT::i32, 0, 
/*48510*/       OPC_EmitInteger, MVT::i32, 1, 
/*48513*/       OPC_EmitInteger, MVT::i32, 0, 
/*48516*/       OPC_EmitInteger, MVT::i32, 0, 
/*48519*/       OPC_EmitInteger, MVT::i32, 0, 
/*48522*/       OPC_EmitInteger, MVT::i32, 0, 
/*48525*/       OPC_EmitInteger, MVT::i32, 0, 
/*48528*/       OPC_EmitInteger, MVT::i32, 1, 
/*48531*/       OPC_EmitInteger, MVT::i32, 0, 
/*48534*/       OPC_EmitInteger, MVT::i32, 0, 
/*48537*/       OPC_EmitInteger, MVT::i32, 0, 
/*48540*/       OPC_EmitInteger, MVT::i32, 0, 
/*48543*/       OPC_EmitInteger, MVT::i32, 0, 
/*48546*/       OPC_EmitInteger, MVT::i32, 0, 
/*48549*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48561*/       OPC_EmitInteger, MVT::i32, 0, 
/*48564*/       OPC_EmitInteger, MVT::i32, 0, 
/*48567*/       OPC_EmitInteger, MVT::i32, 0, 
/*48570*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48582*/       OPC_EmitInteger, MVT::i32, 1, 
/*48585*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48588*/       OPC_EmitInteger, MVT::i32, 0, 
/*48591*/       OPC_EmitInteger, MVT::i32, 0, 
/*48594*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48621*/       OPC_EmitInteger, MVT::i32, 0, 
/*48624*/       OPC_EmitInteger, MVT::i32, 0, 
/*48627*/       OPC_EmitInteger, MVT::i32, 0, 
/*48630*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48642*/       OPC_EmitInteger, MVT::i32, 0, 
/*48645*/       OPC_EmitInteger, MVT::i32, 0, 
/*48648*/       OPC_EmitInteger, MVT::i32, 0, 
/*48651*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48663*/       OPC_EmitInteger, MVT::i32, 1, 
/*48666*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48669*/       OPC_EmitInteger, MVT::i32, 0, 
/*48672*/       OPC_EmitInteger, MVT::i32, 0, 
/*48675*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48702*/     /*Scope*/ 72|128,1/*200*/, /*->48904*/
/*48704*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*48706*/       OPC_EmitInteger, MVT::i32, 0, 
/*48709*/       OPC_EmitInteger, MVT::i32, 0, 
/*48712*/       OPC_EmitInteger, MVT::i32, 1, 
/*48715*/       OPC_EmitInteger, MVT::i32, 0, 
/*48718*/       OPC_EmitInteger, MVT::i32, 0, 
/*48721*/       OPC_EmitInteger, MVT::i32, 0, 
/*48724*/       OPC_EmitInteger, MVT::i32, 0, 
/*48727*/       OPC_EmitInteger, MVT::i32, 0, 
/*48730*/       OPC_EmitInteger, MVT::i32, 1, 
/*48733*/       OPC_EmitInteger, MVT::i32, 0, 
/*48736*/       OPC_EmitInteger, MVT::i32, 0, 
/*48739*/       OPC_EmitInteger, MVT::i32, 0, 
/*48742*/       OPC_EmitInteger, MVT::i32, 0, 
/*48745*/       OPC_EmitInteger, MVT::i32, 0, 
/*48748*/       OPC_EmitInteger, MVT::i32, 0, 
/*48751*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48763*/       OPC_EmitInteger, MVT::i32, 0, 
/*48766*/       OPC_EmitInteger, MVT::i32, 0, 
/*48769*/       OPC_EmitInteger, MVT::i32, 0, 
/*48772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48784*/       OPC_EmitInteger, MVT::i32, 1, 
/*48787*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48790*/       OPC_EmitInteger, MVT::i32, 0, 
/*48793*/       OPC_EmitInteger, MVT::i32, 0, 
/*48796*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48823*/       OPC_EmitInteger, MVT::i32, 0, 
/*48826*/       OPC_EmitInteger, MVT::i32, 0, 
/*48829*/       OPC_EmitInteger, MVT::i32, 0, 
/*48832*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48844*/       OPC_EmitInteger, MVT::i32, 0, 
/*48847*/       OPC_EmitInteger, MVT::i32, 0, 
/*48850*/       OPC_EmitInteger, MVT::i32, 0, 
/*48853*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48865*/       OPC_EmitInteger, MVT::i32, 1, 
/*48868*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48871*/       OPC_EmitInteger, MVT::i32, 0, 
/*48874*/       OPC_EmitInteger, MVT::i32, 0, 
/*48877*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48904*/     /*Scope*/ 10, /*->48915*/
/*48905*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48915*/     0, /*End of Scope*/
/*48916*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->48932
/*48919*/     OPC_RecordChild0, // #0 = $src0
/*48920*/     OPC_CheckType, MVT::i32,
/*48922*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48924*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*48932*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->48951
/*48935*/     OPC_CaptureGlueInput,
/*48936*/     OPC_RecordChild0, // #0 = $src0
/*48937*/     OPC_RecordChild1, // #1 = $src1
/*48938*/     OPC_CheckType, MVT::i32,
/*48940*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48942*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48951*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->48970
/*48954*/     OPC_CaptureGlueInput,
/*48955*/     OPC_RecordChild0, // #0 = $src0
/*48956*/     OPC_RecordChild1, // #1 = $src1
/*48957*/     OPC_CheckType, MVT::i32,
/*48959*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48961*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48970*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->48997
/*48973*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*48974*/     OPC_CaptureGlueInput,
/*48975*/     OPC_Scope, 9, /*->48986*/ // 2 children in Scope
/*48977*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48979*/       OPC_EmitMergeInputChains1_0,
/*48980*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*48986*/     /*Scope*/ 9, /*->48996*/
/*48987*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48989*/       OPC_EmitMergeInputChains1_0,
/*48990*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*48996*/     0, /*End of Scope*/
/*48997*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->49032
/*49000*/     OPC_RecordNode, // #0 = 'br' chained node
/*49001*/     OPC_RecordChild1, // #1 = $simm16
/*49002*/     OPC_MoveChild, 1,
/*49004*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49007*/     OPC_MoveParent,
/*49008*/     OPC_Scope, 10, /*->49020*/ // 2 children in Scope
/*49010*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49012*/       OPC_EmitMergeInputChains1_0,
/*49013*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*49020*/     /*Scope*/ 10, /*->49031*/
/*49021*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49023*/       OPC_EmitMergeInputChains1_0,
/*49024*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*49031*/     0, /*End of Scope*/
/*49032*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->49044
/*49035*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49037*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*49044*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->49062
/*49047*/     OPC_RecordChild0, // #0 = $src0
/*49048*/     OPC_RecordChild1, // #1 = $src1
/*49049*/     OPC_CheckType, MVT::i32,
/*49051*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49053*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*49062*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->49100
/*49065*/     OPC_RecordChild0, // #0 = $src0
/*49066*/     OPC_CheckChild0Type, MVT::i1,
/*49068*/     OPC_RecordChild1, // #1 = $src1
/*49069*/     OPC_RecordChild2, // #2 = $src2
/*49070*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->49085
/*49073*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49075*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*49085*/     /*SwitchType*/ 12, MVT::f32,// ->49099
/*49087*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49089*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*49099*/     0, // EndSwitchType
/*49100*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->49254
/*49104*/     OPC_RecordChild0, // #0 = $src0
/*49105*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->49135
/*49108*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49110*/       OPC_EmitInteger, MVT::i32, 0, 
/*49113*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49125*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*49135*/     /*SwitchType*/ 116, MVT::i64,// ->49253
/*49137*/       OPC_Scope, 37, /*->49176*/ // 2 children in Scope
/*49139*/         OPC_CheckChild0Type, MVT::i32,
/*49141*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49143*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49146*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49149*/         OPC_EmitInteger, MVT::i32, 31, 
/*49152*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*49161*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49164*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*49176*/       /*Scope*/ 75, /*->49252*/
/*49177*/         OPC_CheckChild0Type, MVT::i1,
/*49179*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49181*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49184*/         OPC_EmitInteger, MVT::i32, 0, 
/*49187*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49199*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49209*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49212*/         OPC_EmitInteger, MVT::i32, 0, 
/*49215*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49227*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*49237*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49240*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*49252*/       0, /*End of Scope*/
/*49253*/     0, // EndSwitchType
/*49254*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49374
/*49257*/     OPC_RecordChild0, // #0 = $src0
/*49258*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49279
/*49261*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49263*/       OPC_EmitInteger, MVT::i32, 0, 
/*49266*/       OPC_EmitInteger, MVT::i32, 1, 
/*49269*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49279*/     /*SwitchType*/ 92, MVT::i64,// ->49373
/*49281*/       OPC_Scope, 36, /*->49319*/ // 2 children in Scope
/*49283*/         OPC_CheckChild0Type, MVT::i32,
/*49285*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49287*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49290*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49293*/         OPC_EmitInteger, MVT::i32, 0, 
/*49296*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49304*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49307*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49319*/       /*Scope*/ 52, /*->49372*/
/*49320*/         OPC_CheckChild0Type, MVT::i1,
/*49322*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49324*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49327*/         OPC_EmitInteger, MVT::i32, 0, 
/*49330*/         OPC_EmitInteger, MVT::i32, 1, 
/*49333*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49343*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49346*/         OPC_EmitInteger, MVT::i32, 0, 
/*49349*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49357*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49360*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49372*/       0, /*End of Scope*/
/*49373*/     0, // EndSwitchType
/*49374*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->49494
/*49377*/     OPC_RecordChild0, // #0 = $src0
/*49378*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49399
/*49381*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49383*/       OPC_EmitInteger, MVT::i32, 0, 
/*49386*/       OPC_EmitInteger, MVT::i32, 1, 
/*49389*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49399*/     /*SwitchType*/ 92, MVT::i64,// ->49493
/*49401*/       OPC_Scope, 36, /*->49439*/ // 2 children in Scope
/*49403*/         OPC_CheckChild0Type, MVT::i32,
/*49405*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49407*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49410*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49413*/         OPC_EmitInteger, MVT::i32, 0, 
/*49416*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49424*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49427*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49439*/       /*Scope*/ 52, /*->49492*/
/*49440*/         OPC_CheckChild0Type, MVT::i1,
/*49442*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49444*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49447*/         OPC_EmitInteger, MVT::i32, 0, 
/*49450*/         OPC_EmitInteger, MVT::i32, 1, 
/*49453*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49463*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49466*/         OPC_EmitInteger, MVT::i32, 0, 
/*49469*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49477*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49480*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49492*/       0, /*End of Scope*/
/*49493*/     0, // EndSwitchType
/*49494*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->49590
/*49497*/     OPC_RecordChild0, // #0 = $a
/*49498*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->49515
/*49501*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49503*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49506*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*49515*/     /*SwitchType*/ 72, MVT::i1,// ->49589
/*49517*/       OPC_Scope, 28, /*->49547*/ // 2 children in Scope
/*49519*/         OPC_CheckChild0Type, MVT::i32,
/*49521*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49523*/         OPC_EmitInteger, MVT::i32, 1, 
/*49526*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*49535*/         OPC_EmitInteger, MVT::i32, 1, 
/*49538*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*49547*/       /*Scope*/ 40, /*->49588*/
/*49548*/         OPC_CheckChild0Type, MVT::i64,
/*49550*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49552*/         OPC_EmitInteger, MVT::i32, 1, 
/*49555*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49558*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*49567*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*49576*/         OPC_EmitInteger, MVT::i32, 1, 
/*49579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*49588*/       0, /*End of Scope*/
/*49589*/     0, // EndSwitchType
/*49590*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->49648
/*49593*/     OPC_RecordChild0, // #0 = $a
/*49594*/     OPC_CheckType, MVT::i32,
/*49596*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49598*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*49604*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*49612*/     OPC_EmitInteger, MVT::i32, 24, 
/*49615*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*49625*/     OPC_EmitInteger, MVT::i32, 8, 
/*49628*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*49638*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*49648*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->49690
/*49651*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*49652*/     OPC_RecordChild1, // #1 = $target
/*49653*/     OPC_MoveChild, 1,
/*49655*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49658*/     OPC_MoveParent,
/*49659*/     OPC_RecordChild2, // #2 = $src0
/*49660*/     OPC_Scope, 13, /*->49675*/ // 2 children in Scope
/*49662*/       OPC_CheckChild2Type, MVT::i32,
/*49664*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49666*/       OPC_EmitMergeInputChains1_0,
/*49667*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*49675*/     /*Scope*/ 13, /*->49689*/
/*49676*/       OPC_CheckChild2Type, MVT::f32,
/*49678*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49680*/       OPC_EmitMergeInputChains1_0,
/*49681*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*49689*/     0, /*End of Scope*/
/*49690*/   /*SwitchOpcode*/ 61|128,23/*3005*/, TARGET_VAL(ISD::SETCC),// ->52699
/*49694*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*49695*/     OPC_Scope, 62|128,8/*1086*/, /*->50784*/ // 4 children in Scope
/*49698*/       OPC_CheckChild0Type, MVT::f32,
/*49700*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*49701*/       OPC_MoveChild, 2,
/*49703*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49706*/       OPC_Scope, 24, /*->49732*/ // 16 children in Scope
/*49708*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*49710*/         OPC_MoveParent,
/*49711*/         OPC_CheckType, MVT::i1,
/*49713*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49716*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49719*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49732*/       /*Scope*/ 24, /*->49757*/
/*49733*/         OPC_CheckPredicate, 127, // Predicate_COND_OLT
/*49735*/         OPC_MoveParent,
/*49736*/         OPC_CheckType, MVT::i1,
/*49738*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49741*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49744*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49757*/       /*Scope*/ 24, /*->49782*/
/*49758*/         OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*49760*/         OPC_MoveParent,
/*49761*/         OPC_CheckType, MVT::i1,
/*49763*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49766*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49769*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49782*/       /*Scope*/ 24, /*->49807*/
/*49783*/         OPC_CheckPredicate, 128, // Predicate_COND_OLE
/*49785*/         OPC_MoveParent,
/*49786*/         OPC_CheckType, MVT::i1,
/*49788*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49791*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49794*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49807*/       /*Scope*/ 24, /*->49832*/
/*49808*/         OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*49810*/         OPC_MoveParent,
/*49811*/         OPC_CheckType, MVT::i1,
/*49813*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49816*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49832*/       /*Scope*/ 24, /*->49857*/
/*49833*/         OPC_CheckPredicate, 129, // Predicate_COND_ONE
/*49835*/         OPC_MoveParent,
/*49836*/         OPC_CheckType, MVT::i1,
/*49838*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49841*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49857*/       /*Scope*/ 24, /*->49882*/
/*49858*/         OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*49860*/         OPC_MoveParent,
/*49861*/         OPC_CheckType, MVT::i1,
/*49863*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49866*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49882*/       /*Scope*/ 24, /*->49907*/
/*49883*/         OPC_CheckPredicate, 130, // Predicate_COND_O
/*49885*/         OPC_MoveParent,
/*49886*/         OPC_CheckType, MVT::i1,
/*49888*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49891*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49894*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49907*/       /*Scope*/ 24, /*->49932*/
/*49908*/         OPC_CheckPredicate, 131, // Predicate_COND_UO
/*49910*/         OPC_MoveParent,
/*49911*/         OPC_CheckType, MVT::i1,
/*49913*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49916*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49932*/       /*Scope*/ 24, /*->49957*/
/*49933*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*49935*/         OPC_MoveParent,
/*49936*/         OPC_CheckType, MVT::i1,
/*49938*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49941*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49944*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49957*/       /*Scope*/ 24, /*->49982*/
/*49958*/         OPC_CheckPredicate, 133, // Predicate_COND_UEQ
/*49960*/         OPC_MoveParent,
/*49961*/         OPC_CheckType, MVT::i1,
/*49963*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49966*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49969*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49982*/       /*Scope*/ 24, /*->50007*/
/*49983*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*49985*/         OPC_MoveParent,
/*49986*/         OPC_CheckType, MVT::i1,
/*49988*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49991*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49994*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50007*/       /*Scope*/ 24, /*->50032*/
/*50008*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*50010*/         OPC_MoveParent,
/*50011*/         OPC_CheckType, MVT::i1,
/*50013*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50016*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50019*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50032*/       /*Scope*/ 24, /*->50057*/
/*50033*/         OPC_CheckPredicate, 136, // Predicate_COND_UNE
/*50035*/         OPC_MoveParent,
/*50036*/         OPC_CheckType, MVT::i1,
/*50038*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50041*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50057*/       /*Scope*/ 24, /*->50082*/
/*50058*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*50060*/         OPC_MoveParent,
/*50061*/         OPC_CheckType, MVT::i1,
/*50063*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50066*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50082*/       /*Scope*/ 59|128,5/*699*/, /*->50783*/
/*50084*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*50086*/         OPC_MoveParent,
/*50087*/         OPC_CheckType, MVT::i1,
/*50089*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50092*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50095*/         OPC_Scope, 13, /*->50110*/ // 49 children in Scope
/*50097*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50110*/         /*Scope*/ 13, /*->50124*/
/*50111*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50124*/         /*Scope*/ 13, /*->50138*/
/*50125*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50138*/         /*Scope*/ 13, /*->50152*/
/*50139*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50152*/         /*Scope*/ 13, /*->50166*/
/*50153*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50166*/         /*Scope*/ 13, /*->50180*/
/*50167*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50180*/         /*Scope*/ 13, /*->50194*/
/*50181*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50194*/         /*Scope*/ 13, /*->50208*/
/*50195*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50208*/         /*Scope*/ 13, /*->50222*/
/*50209*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50222*/         /*Scope*/ 13, /*->50236*/
/*50223*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50236*/         /*Scope*/ 13, /*->50250*/
/*50237*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50250*/         /*Scope*/ 13, /*->50264*/
/*50251*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50264*/         /*Scope*/ 13, /*->50278*/
/*50265*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50278*/         /*Scope*/ 13, /*->50292*/
/*50279*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50292*/         /*Scope*/ 13, /*->50306*/
/*50293*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50306*/         /*Scope*/ 13, /*->50320*/
/*50307*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50320*/         /*Scope*/ 13, /*->50334*/
/*50321*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50334*/         /*Scope*/ 13, /*->50348*/
/*50335*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50348*/         /*Scope*/ 13, /*->50362*/
/*50349*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50362*/         /*Scope*/ 13, /*->50376*/
/*50363*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50376*/         /*Scope*/ 13, /*->50390*/
/*50377*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50390*/         /*Scope*/ 13, /*->50404*/
/*50391*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50404*/         /*Scope*/ 13, /*->50418*/
/*50405*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50418*/         /*Scope*/ 13, /*->50432*/
/*50419*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50432*/         /*Scope*/ 13, /*->50446*/
/*50433*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50446*/         /*Scope*/ 13, /*->50460*/
/*50447*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50460*/         /*Scope*/ 13, /*->50474*/
/*50461*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50474*/         /*Scope*/ 13, /*->50488*/
/*50475*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50488*/         /*Scope*/ 13, /*->50502*/
/*50489*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50502*/         /*Scope*/ 13, /*->50516*/
/*50503*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50516*/         /*Scope*/ 13, /*->50530*/
/*50517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50530*/         /*Scope*/ 13, /*->50544*/
/*50531*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50544*/         /*Scope*/ 13, /*->50558*/
/*50545*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50558*/         /*Scope*/ 13, /*->50572*/
/*50559*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50572*/         /*Scope*/ 13, /*->50586*/
/*50573*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50586*/         /*Scope*/ 13, /*->50600*/
/*50587*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50600*/         /*Scope*/ 13, /*->50614*/
/*50601*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50614*/         /*Scope*/ 13, /*->50628*/
/*50615*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50628*/         /*Scope*/ 13, /*->50642*/
/*50629*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50642*/         /*Scope*/ 13, /*->50656*/
/*50643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50656*/         /*Scope*/ 13, /*->50670*/
/*50657*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50670*/         /*Scope*/ 13, /*->50684*/
/*50671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50684*/         /*Scope*/ 13, /*->50698*/
/*50685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50698*/         /*Scope*/ 13, /*->50712*/
/*50699*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50712*/         /*Scope*/ 13, /*->50726*/
/*50713*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50726*/         /*Scope*/ 13, /*->50740*/
/*50727*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50740*/         /*Scope*/ 13, /*->50754*/
/*50741*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50754*/         /*Scope*/ 13, /*->50768*/
/*50755*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50768*/         /*Scope*/ 13, /*->50782*/
/*50769*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50782*/         0, /*End of Scope*/
/*50783*/       0, /*End of Scope*/
/*50784*/     /*Scope*/ 62|128,8/*1086*/, /*->51872*/
/*50786*/       OPC_CheckChild0Type, MVT::f64,
/*50788*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50789*/       OPC_MoveChild, 2,
/*50791*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50794*/       OPC_Scope, 24, /*->50820*/ // 16 children in Scope
/*50796*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*50798*/         OPC_MoveParent,
/*50799*/         OPC_CheckType, MVT::i1,
/*50801*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50804*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50807*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50820*/       /*Scope*/ 24, /*->50845*/
/*50821*/         OPC_CheckPredicate, 127, // Predicate_COND_OLT
/*50823*/         OPC_MoveParent,
/*50824*/         OPC_CheckType, MVT::i1,
/*50826*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50829*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50832*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50845*/       /*Scope*/ 24, /*->50870*/
/*50846*/         OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*50848*/         OPC_MoveParent,
/*50849*/         OPC_CheckType, MVT::i1,
/*50851*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50854*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50857*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50870*/       /*Scope*/ 24, /*->50895*/
/*50871*/         OPC_CheckPredicate, 128, // Predicate_COND_OLE
/*50873*/         OPC_MoveParent,
/*50874*/         OPC_CheckType, MVT::i1,
/*50876*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50879*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50895*/       /*Scope*/ 24, /*->50920*/
/*50896*/         OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*50898*/         OPC_MoveParent,
/*50899*/         OPC_CheckType, MVT::i1,
/*50901*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50904*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50920*/       /*Scope*/ 24, /*->50945*/
/*50921*/         OPC_CheckPredicate, 129, // Predicate_COND_ONE
/*50923*/         OPC_MoveParent,
/*50924*/         OPC_CheckType, MVT::i1,
/*50926*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50929*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50932*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50945*/       /*Scope*/ 24, /*->50970*/
/*50946*/         OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*50948*/         OPC_MoveParent,
/*50949*/         OPC_CheckType, MVT::i1,
/*50951*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50954*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50970*/       /*Scope*/ 24, /*->50995*/
/*50971*/         OPC_CheckPredicate, 130, // Predicate_COND_O
/*50973*/         OPC_MoveParent,
/*50974*/         OPC_CheckType, MVT::i1,
/*50976*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50979*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50982*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50995*/       /*Scope*/ 24, /*->51020*/
/*50996*/         OPC_CheckPredicate, 131, // Predicate_COND_UO
/*50998*/         OPC_MoveParent,
/*50999*/         OPC_CheckType, MVT::i1,
/*51001*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51004*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51007*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51020*/       /*Scope*/ 24, /*->51045*/
/*51021*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*51023*/         OPC_MoveParent,
/*51024*/         OPC_CheckType, MVT::i1,
/*51026*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51029*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51032*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51045*/       /*Scope*/ 24, /*->51070*/
/*51046*/         OPC_CheckPredicate, 133, // Predicate_COND_UEQ
/*51048*/         OPC_MoveParent,
/*51049*/         OPC_CheckType, MVT::i1,
/*51051*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51054*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51070*/       /*Scope*/ 24, /*->51095*/
/*51071*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*51073*/         OPC_MoveParent,
/*51074*/         OPC_CheckType, MVT::i1,
/*51076*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51079*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51082*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51095*/       /*Scope*/ 24, /*->51120*/
/*51096*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*51098*/         OPC_MoveParent,
/*51099*/         OPC_CheckType, MVT::i1,
/*51101*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51104*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51120*/       /*Scope*/ 24, /*->51145*/
/*51121*/         OPC_CheckPredicate, 136, // Predicate_COND_UNE
/*51123*/         OPC_MoveParent,
/*51124*/         OPC_CheckType, MVT::i1,
/*51126*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51129*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51132*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51145*/       /*Scope*/ 24, /*->51170*/
/*51146*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*51148*/         OPC_MoveParent,
/*51149*/         OPC_CheckType, MVT::i1,
/*51151*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51154*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51157*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51170*/       /*Scope*/ 59|128,5/*699*/, /*->51871*/
/*51172*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*51174*/         OPC_MoveParent,
/*51175*/         OPC_CheckType, MVT::i1,
/*51177*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51180*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51183*/         OPC_Scope, 13, /*->51198*/ // 49 children in Scope
/*51185*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51198*/         /*Scope*/ 13, /*->51212*/
/*51199*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51212*/         /*Scope*/ 13, /*->51226*/
/*51213*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51226*/         /*Scope*/ 13, /*->51240*/
/*51227*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51240*/         /*Scope*/ 13, /*->51254*/
/*51241*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51254*/         /*Scope*/ 13, /*->51268*/
/*51255*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51268*/         /*Scope*/ 13, /*->51282*/
/*51269*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51282*/         /*Scope*/ 13, /*->51296*/
/*51283*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51296*/         /*Scope*/ 13, /*->51310*/
/*51297*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51310*/         /*Scope*/ 13, /*->51324*/
/*51311*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51324*/         /*Scope*/ 13, /*->51338*/
/*51325*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51338*/         /*Scope*/ 13, /*->51352*/
/*51339*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51352*/         /*Scope*/ 13, /*->51366*/
/*51353*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51366*/         /*Scope*/ 13, /*->51380*/
/*51367*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51380*/         /*Scope*/ 13, /*->51394*/
/*51381*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51394*/         /*Scope*/ 13, /*->51408*/
/*51395*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51408*/         /*Scope*/ 13, /*->51422*/
/*51409*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51422*/         /*Scope*/ 13, /*->51436*/
/*51423*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51436*/         /*Scope*/ 13, /*->51450*/
/*51437*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51450*/         /*Scope*/ 13, /*->51464*/
/*51451*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51464*/         /*Scope*/ 13, /*->51478*/
/*51465*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51478*/         /*Scope*/ 13, /*->51492*/
/*51479*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51492*/         /*Scope*/ 13, /*->51506*/
/*51493*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51506*/         /*Scope*/ 13, /*->51520*/
/*51507*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51520*/         /*Scope*/ 13, /*->51534*/
/*51521*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51534*/         /*Scope*/ 13, /*->51548*/
/*51535*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51548*/         /*Scope*/ 13, /*->51562*/
/*51549*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51562*/         /*Scope*/ 13, /*->51576*/
/*51563*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51576*/         /*Scope*/ 13, /*->51590*/
/*51577*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51590*/         /*Scope*/ 13, /*->51604*/
/*51591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51604*/         /*Scope*/ 13, /*->51618*/
/*51605*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51618*/         /*Scope*/ 13, /*->51632*/
/*51619*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51632*/         /*Scope*/ 13, /*->51646*/
/*51633*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51646*/         /*Scope*/ 13, /*->51660*/
/*51647*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51660*/         /*Scope*/ 13, /*->51674*/
/*51661*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51674*/         /*Scope*/ 13, /*->51688*/
/*51675*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51688*/         /*Scope*/ 13, /*->51702*/
/*51689*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51702*/         /*Scope*/ 13, /*->51716*/
/*51703*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51716*/         /*Scope*/ 13, /*->51730*/
/*51717*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51730*/         /*Scope*/ 13, /*->51744*/
/*51731*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51744*/         /*Scope*/ 13, /*->51758*/
/*51745*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51758*/         /*Scope*/ 13, /*->51772*/
/*51759*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51772*/         /*Scope*/ 13, /*->51786*/
/*51773*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51786*/         /*Scope*/ 13, /*->51800*/
/*51787*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51800*/         /*Scope*/ 13, /*->51814*/
/*51801*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51814*/         /*Scope*/ 13, /*->51828*/
/*51815*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51828*/         /*Scope*/ 13, /*->51842*/
/*51829*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51842*/         /*Scope*/ 13, /*->51856*/
/*51843*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51856*/         /*Scope*/ 13, /*->51870*/
/*51857*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51870*/         0, /*End of Scope*/
/*51871*/       0, /*End of Scope*/
/*51872*/     /*Scope*/ 27|128,3/*411*/, /*->52285*/
/*51874*/       OPC_CheckChild0Type, MVT::i32,
/*51876*/       OPC_RecordChild1, // #1 = $src1
/*51877*/       OPC_MoveChild, 2,
/*51879*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51882*/       OPC_Scope, 14, /*->51898*/ // 15 children in Scope
/*51884*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*51886*/         OPC_MoveParent,
/*51887*/         OPC_CheckType, MVT::i1,
/*51889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51898*/       /*Scope*/ 14, /*->51913*/
/*51899*/         OPC_CheckPredicate, 138, // Predicate_COND_SLT
/*51901*/         OPC_MoveParent,
/*51902*/         OPC_CheckType, MVT::i1,
/*51904*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51913*/       /*Scope*/ 14, /*->51928*/
/*51914*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*51916*/         OPC_MoveParent,
/*51917*/         OPC_CheckType, MVT::i1,
/*51919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51928*/       /*Scope*/ 14, /*->51943*/
/*51929*/         OPC_CheckPredicate, 139, // Predicate_COND_SLE
/*51931*/         OPC_MoveParent,
/*51932*/         OPC_CheckType, MVT::i1,
/*51934*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51943*/       /*Scope*/ 14, /*->51958*/
/*51944*/         OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*51946*/         OPC_MoveParent,
/*51947*/         OPC_CheckType, MVT::i1,
/*51949*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51958*/       /*Scope*/ 14, /*->51973*/
/*51959*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*51961*/         OPC_MoveParent,
/*51962*/         OPC_CheckType, MVT::i1,
/*51964*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51973*/       /*Scope*/ 14, /*->51988*/
/*51974*/         OPC_CheckPredicate, 110, // Predicate_COND_SGE
/*51976*/         OPC_MoveParent,
/*51977*/         OPC_CheckType, MVT::i1,
/*51979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51988*/       /*Scope*/ 107, /*->52096*/
/*51989*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*51991*/         OPC_MoveParent,
/*51992*/         OPC_CheckType, MVT::i1,
/*51994*/         OPC_Scope, 9, /*->52005*/ // 10 children in Scope
/*51996*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52005*/         /*Scope*/ 9, /*->52015*/
/*52006*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52015*/         /*Scope*/ 9, /*->52025*/
/*52016*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52025*/         /*Scope*/ 9, /*->52035*/
/*52026*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52035*/         /*Scope*/ 9, /*->52045*/
/*52036*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52045*/         /*Scope*/ 9, /*->52055*/
/*52046*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52055*/         /*Scope*/ 9, /*->52065*/
/*52056*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52065*/         /*Scope*/ 9, /*->52075*/
/*52066*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52075*/         /*Scope*/ 9, /*->52085*/
/*52076*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52085*/         /*Scope*/ 9, /*->52095*/
/*52086*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52095*/         0, /*End of Scope*/
/*52096*/       /*Scope*/ 14, /*->52111*/
/*52097*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*52099*/         OPC_MoveParent,
/*52100*/         OPC_CheckType, MVT::i1,
/*52102*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52111*/       /*Scope*/ 14, /*->52126*/
/*52112*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*52114*/         OPC_MoveParent,
/*52115*/         OPC_CheckType, MVT::i1,
/*52117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52126*/       /*Scope*/ 14, /*->52141*/
/*52127*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*52129*/         OPC_MoveParent,
/*52130*/         OPC_CheckType, MVT::i1,
/*52132*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52141*/       /*Scope*/ 14, /*->52156*/
/*52142*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*52144*/         OPC_MoveParent,
/*52145*/         OPC_CheckType, MVT::i1,
/*52147*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52156*/       /*Scope*/ 14, /*->52171*/
/*52157*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*52159*/         OPC_MoveParent,
/*52160*/         OPC_CheckType, MVT::i1,
/*52162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52171*/       /*Scope*/ 14, /*->52186*/
/*52172*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*52174*/         OPC_MoveParent,
/*52175*/         OPC_CheckType, MVT::i1,
/*52177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52186*/       /*Scope*/ 97, /*->52284*/
/*52187*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52189*/         OPC_MoveParent,
/*52190*/         OPC_CheckType, MVT::i1,
/*52192*/         OPC_Scope, 9, /*->52203*/ // 9 children in Scope
/*52194*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52203*/         /*Scope*/ 9, /*->52213*/
/*52204*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52213*/         /*Scope*/ 9, /*->52223*/
/*52214*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52223*/         /*Scope*/ 9, /*->52233*/
/*52224*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52233*/         /*Scope*/ 9, /*->52243*/
/*52234*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52243*/         /*Scope*/ 9, /*->52253*/
/*52244*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52253*/         /*Scope*/ 9, /*->52263*/
/*52254*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52263*/         /*Scope*/ 9, /*->52273*/
/*52264*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52273*/         /*Scope*/ 9, /*->52283*/
/*52274*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52283*/         0, /*End of Scope*/
/*52284*/       0, /*End of Scope*/
/*52285*/     /*Scope*/ 27|128,3/*411*/, /*->52698*/
/*52287*/       OPC_CheckChild0Type, MVT::i64,
/*52289*/       OPC_RecordChild1, // #1 = $src1
/*52290*/       OPC_MoveChild, 2,
/*52292*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52295*/       OPC_Scope, 14, /*->52311*/ // 15 children in Scope
/*52297*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52299*/         OPC_MoveParent,
/*52300*/         OPC_CheckType, MVT::i1,
/*52302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52311*/       /*Scope*/ 14, /*->52326*/
/*52312*/         OPC_CheckPredicate, 138, // Predicate_COND_SLT
/*52314*/         OPC_MoveParent,
/*52315*/         OPC_CheckType, MVT::i1,
/*52317*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52326*/       /*Scope*/ 14, /*->52341*/
/*52327*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*52329*/         OPC_MoveParent,
/*52330*/         OPC_CheckType, MVT::i1,
/*52332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52341*/       /*Scope*/ 14, /*->52356*/
/*52342*/         OPC_CheckPredicate, 139, // Predicate_COND_SLE
/*52344*/         OPC_MoveParent,
/*52345*/         OPC_CheckType, MVT::i1,
/*52347*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52356*/       /*Scope*/ 14, /*->52371*/
/*52357*/         OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*52359*/         OPC_MoveParent,
/*52360*/         OPC_CheckType, MVT::i1,
/*52362*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52371*/       /*Scope*/ 14, /*->52386*/
/*52372*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*52374*/         OPC_MoveParent,
/*52375*/         OPC_CheckType, MVT::i1,
/*52377*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52386*/       /*Scope*/ 14, /*->52401*/
/*52387*/         OPC_CheckPredicate, 110, // Predicate_COND_SGE
/*52389*/         OPC_MoveParent,
/*52390*/         OPC_CheckType, MVT::i1,
/*52392*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52401*/       /*Scope*/ 107, /*->52509*/
/*52402*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52404*/         OPC_MoveParent,
/*52405*/         OPC_CheckType, MVT::i1,
/*52407*/         OPC_Scope, 9, /*->52418*/ // 10 children in Scope
/*52409*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52418*/         /*Scope*/ 9, /*->52428*/
/*52419*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52428*/         /*Scope*/ 9, /*->52438*/
/*52429*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52438*/         /*Scope*/ 9, /*->52448*/
/*52439*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52448*/         /*Scope*/ 9, /*->52458*/
/*52449*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52458*/         /*Scope*/ 9, /*->52468*/
/*52459*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52468*/         /*Scope*/ 9, /*->52478*/
/*52469*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52478*/         /*Scope*/ 9, /*->52488*/
/*52479*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52488*/         /*Scope*/ 9, /*->52498*/
/*52489*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52498*/         /*Scope*/ 9, /*->52508*/
/*52499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52508*/         0, /*End of Scope*/
/*52509*/       /*Scope*/ 14, /*->52524*/
/*52510*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*52512*/         OPC_MoveParent,
/*52513*/         OPC_CheckType, MVT::i1,
/*52515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52524*/       /*Scope*/ 14, /*->52539*/
/*52525*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*52527*/         OPC_MoveParent,
/*52528*/         OPC_CheckType, MVT::i1,
/*52530*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52539*/       /*Scope*/ 14, /*->52554*/
/*52540*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*52542*/         OPC_MoveParent,
/*52543*/         OPC_CheckType, MVT::i1,
/*52545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52554*/       /*Scope*/ 14, /*->52569*/
/*52555*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*52557*/         OPC_MoveParent,
/*52558*/         OPC_CheckType, MVT::i1,
/*52560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52569*/       /*Scope*/ 14, /*->52584*/
/*52570*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*52572*/         OPC_MoveParent,
/*52573*/         OPC_CheckType, MVT::i1,
/*52575*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52584*/       /*Scope*/ 14, /*->52599*/
/*52585*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*52587*/         OPC_MoveParent,
/*52588*/         OPC_CheckType, MVT::i1,
/*52590*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52599*/       /*Scope*/ 97, /*->52697*/
/*52600*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52602*/         OPC_MoveParent,
/*52603*/         OPC_CheckType, MVT::i1,
/*52605*/         OPC_Scope, 9, /*->52616*/ // 9 children in Scope
/*52607*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52616*/         /*Scope*/ 9, /*->52626*/
/*52617*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52626*/         /*Scope*/ 9, /*->52636*/
/*52627*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52636*/         /*Scope*/ 9, /*->52646*/
/*52637*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52646*/         /*Scope*/ 9, /*->52656*/
/*52647*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52656*/         /*Scope*/ 9, /*->52666*/
/*52657*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52666*/         /*Scope*/ 9, /*->52676*/
/*52667*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52676*/         /*Scope*/ 9, /*->52686*/
/*52677*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52686*/         /*Scope*/ 9, /*->52696*/
/*52687*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52696*/         0, /*End of Scope*/
/*52697*/       0, /*End of Scope*/
/*52698*/     0, /*End of Scope*/
/*52699*/   /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->52773
/*52702*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*52703*/     OPC_CheckType, MVT::i1,
/*52705*/     OPC_Scope, 32, /*->52739*/ // 2 children in Scope
/*52707*/       OPC_CheckChild0Type, MVT::f32,
/*52709*/       OPC_RecordChild1, // #1 = $src1
/*52710*/       OPC_CheckChild1Type, MVT::i32,
/*52712*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52715*/       OPC_Scope, 10, /*->52727*/ // 2 children in Scope
/*52717*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52727*/       /*Scope*/ 10, /*->52738*/
/*52728*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52738*/       0, /*End of Scope*/
/*52739*/     /*Scope*/ 32, /*->52772*/
/*52740*/       OPC_CheckChild0Type, MVT::f64,
/*52742*/       OPC_RecordChild1, // #1 = $src1
/*52743*/       OPC_CheckChild1Type, MVT::i32,
/*52745*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52748*/       OPC_Scope, 10, /*->52760*/ // 2 children in Scope
/*52750*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52760*/       /*Scope*/ 10, /*->52771*/
/*52761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52771*/       0, /*End of Scope*/
/*52772*/     0, /*End of Scope*/
/*52773*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_TO_FP16),// ->52795
/*52776*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*52777*/     OPC_CheckChild0Type, MVT::f32,
/*52779*/     OPC_CheckType, MVT::i32,
/*52781*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*52784*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*52795*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMIN3),// ->52815
/*52798*/     OPC_RecordChild0, // #0 = $src0
/*52799*/     OPC_RecordChild1, // #1 = $src1
/*52800*/     OPC_RecordChild2, // #2 = $src2
/*52801*/     OPC_CheckChild2Type, MVT::i32,
/*52803*/     OPC_CheckType, MVT::i32,
/*52805*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52815*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMIN3),// ->52835
/*52818*/     OPC_RecordChild0, // #0 = $src0
/*52819*/     OPC_RecordChild1, // #1 = $src1
/*52820*/     OPC_RecordChild2, // #2 = $src2
/*52821*/     OPC_CheckChild2Type, MVT::i32,
/*52823*/     OPC_CheckType, MVT::i32,
/*52825*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52835*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMAX3),// ->52855
/*52838*/     OPC_RecordChild0, // #0 = $src0
/*52839*/     OPC_RecordChild1, // #1 = $src1
/*52840*/     OPC_RecordChild2, // #2 = $src2
/*52841*/     OPC_CheckChild2Type, MVT::i32,
/*52843*/     OPC_CheckType, MVT::i32,
/*52845*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52855*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMAX3),// ->52875
/*52858*/     OPC_RecordChild0, // #0 = $src0
/*52859*/     OPC_RecordChild1, // #1 = $src1
/*52860*/     OPC_RecordChild2, // #2 = $src2
/*52861*/     OPC_CheckChild2Type, MVT::i32,
/*52863*/     OPC_CheckType, MVT::i32,
/*52865*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52875*/   /*SwitchOpcode*/ 115|128,3/*499*/, TARGET_VAL(ISD::FADD),// ->53378
/*52879*/     OPC_Scope, 39, /*->52920*/ // 5 children in Scope
/*52881*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52882*/       OPC_MoveChild, 1,
/*52884*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52887*/       OPC_MoveChild, 0,
/*52889*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52892*/       OPC_CheckChild0Same, 0,
/*52894*/       OPC_MoveParent,
/*52895*/       OPC_MoveParent,
/*52896*/       OPC_CheckType, MVT::f64,
/*52898*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*52900*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52903*/       OPC_EmitInteger, MVT::i1, 0, 
/*52906*/       OPC_EmitInteger, MVT::i32, 0, 
/*52909*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*52920*/     /*Scope*/ 39, /*->52960*/
/*52921*/       OPC_MoveChild, 0,
/*52923*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52926*/       OPC_MoveChild, 0,
/*52928*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52931*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52932*/       OPC_MoveParent,
/*52933*/       OPC_MoveParent,
/*52934*/       OPC_CheckChild1Same, 0,
/*52936*/       OPC_CheckType, MVT::f64,
/*52938*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*52940*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52943*/       OPC_EmitInteger, MVT::i1, 0, 
/*52946*/       OPC_EmitInteger, MVT::i32, 0, 
/*52949*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*52960*/     /*Scope*/ 109, /*->53070*/
/*52961*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52962*/       OPC_MoveChild, 1,
/*52964*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52967*/       OPC_MoveChild, 0,
/*52969*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52972*/       OPC_CheckChild0Same, 0,
/*52974*/       OPC_MoveParent,
/*52975*/       OPC_MoveParent,
/*52976*/       OPC_CheckType, MVT::f64,
/*52978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52980*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52983*/       OPC_EmitInteger, MVT::i32, 0, 
/*52986*/       OPC_EmitInteger, MVT::i1, 0, 
/*52989*/       OPC_EmitInteger, MVT::i32, 0, 
/*52992*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53003*/       OPC_EmitInteger, MVT::i32, 0, 
/*53006*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53017*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53025*/       OPC_EmitInteger, MVT::i1, 0, 
/*53028*/       OPC_EmitInteger, MVT::i32, 0, 
/*53031*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53044*/       OPC_EmitInteger, MVT::i32, 0, 
/*53047*/       OPC_EmitInteger, MVT::i32, 3, 
/*53050*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53060*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 12, 15, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 ?:f64:$x, (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53070*/     /*Scope*/ 109, /*->53180*/
/*53071*/       OPC_MoveChild, 0,
/*53073*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53076*/       OPC_MoveChild, 0,
/*53078*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53081*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53082*/       OPC_MoveParent,
/*53083*/       OPC_MoveParent,
/*53084*/       OPC_CheckChild1Same, 0,
/*53086*/       OPC_CheckType, MVT::f64,
/*53088*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53090*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53093*/       OPC_EmitInteger, MVT::i32, 0, 
/*53096*/       OPC_EmitInteger, MVT::i1, 0, 
/*53099*/       OPC_EmitInteger, MVT::i32, 0, 
/*53102*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53113*/       OPC_EmitInteger, MVT::i32, 0, 
/*53116*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53127*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53135*/       OPC_EmitInteger, MVT::i1, 0, 
/*53138*/       OPC_EmitInteger, MVT::i32, 0, 
/*53141*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53154*/       OPC_EmitInteger, MVT::i32, 0, 
/*53157*/       OPC_EmitInteger, MVT::i32, 3, 
/*53160*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53170*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 12, 15, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 ?:f64:$x, (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53180*/     /*Scope*/ 67|128,1/*195*/, /*->53377*/
/*53182*/       OPC_RecordChild0, // #0 = $src0
/*53183*/       OPC_RecordChild1, // #1 = $src1
/*53184*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->53332
/*53188*/         OPC_Scope, 101, /*->53291*/ // 3 children in Scope
/*53190*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53192*/           OPC_EmitInteger, MVT::i32, 0, 
/*53195*/           OPC_EmitInteger, MVT::i32, 0, 
/*53198*/           OPC_EmitInteger, MVT::i32, 1, 
/*53201*/           OPC_EmitInteger, MVT::i32, 0, 
/*53204*/           OPC_EmitInteger, MVT::i32, 0, 
/*53207*/           OPC_EmitInteger, MVT::i32, 0, 
/*53210*/           OPC_EmitInteger, MVT::i32, 0, 
/*53213*/           OPC_EmitInteger, MVT::i32, 0, 
/*53216*/           OPC_EmitInteger, MVT::i32, 0, 
/*53219*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53231*/           OPC_EmitInteger, MVT::i32, 0, 
/*53234*/           OPC_EmitInteger, MVT::i32, 0, 
/*53237*/           OPC_EmitInteger, MVT::i32, 0, 
/*53240*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53252*/           OPC_EmitInteger, MVT::i32, 1, 
/*53255*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53258*/           OPC_EmitInteger, MVT::i32, 0, 
/*53261*/           OPC_EmitInteger, MVT::i32, 0, 
/*53264*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53291*/         /*Scope*/ 19, /*->53311*/
/*53292*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53295*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53298*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53311*/         /*Scope*/ 19, /*->53331*/
/*53312*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53315*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53318*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53331*/         0, /*End of Scope*/
/*53332*/       /*SwitchType*/ 42, MVT::f64,// ->53376
/*53334*/         OPC_Scope, 19, /*->53355*/ // 2 children in Scope
/*53336*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53339*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53342*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53355*/         /*Scope*/ 19, /*->53375*/
/*53356*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53359*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53362*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53375*/         0, /*End of Scope*/
/*53376*/       0, // EndSwitchType
/*53377*/     0, /*End of Scope*/
/*53378*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FSUB),// ->53440
/*53381*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53382*/     OPC_Scope, 32, /*->53416*/ // 2 children in Scope
/*53384*/       OPC_MoveChild, 1,
/*53386*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53389*/       OPC_CheckChild0Same, 0,
/*53391*/       OPC_MoveParent,
/*53392*/       OPC_CheckType, MVT::f32,
/*53394*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53396*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53399*/       OPC_EmitInteger, MVT::i1, 0, 
/*53402*/       OPC_EmitInteger, MVT::i32, 0, 
/*53405*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*53416*/     /*Scope*/ 22, /*->53439*/
/*53417*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53418*/       OPC_CheckType, MVT::f32,
/*53420*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53423*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53426*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53439*/     0, /*End of Scope*/
/*53440*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->53503
/*53443*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*53444*/     OPC_MoveChild, 1,
/*53446*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53449*/     OPC_CheckPredicate, 108, // Predicate_FP_ZERO
/*53451*/     OPC_MoveParent,
/*53452*/     OPC_MoveChild, 2,
/*53454*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53457*/     OPC_CheckPredicate, 107, // Predicate_FP_ONE
/*53459*/     OPC_MoveParent,
/*53460*/     OPC_CheckType, MVT::f32,
/*53462*/     OPC_Scope, 27, /*->53491*/ // 2 children in Scope
/*53464*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53466*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*53469*/       OPC_EmitInteger, MVT::i32, 0, 
/*53472*/       OPC_EmitInteger, MVT::i32, 0, 
/*53475*/       OPC_EmitInteger, MVT::i1, 1, 
/*53478*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*53491*/     /*Scope*/ 10, /*->53502*/
/*53492*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53494*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*53502*/     0, /*End of Scope*/
/*53503*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->53554
/*53506*/     OPC_CaptureGlueInput,
/*53507*/     OPC_RecordChild0, // #0 = $src0
/*53508*/     OPC_MoveChild, 0,
/*53510*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53513*/     OPC_CheckType, MVT::i32,
/*53515*/     OPC_MoveParent,
/*53516*/     OPC_RecordChild1, // #1 = $attr_chan
/*53517*/     OPC_MoveChild, 1,
/*53519*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53522*/     OPC_CheckType, MVT::i32,
/*53524*/     OPC_MoveParent,
/*53525*/     OPC_RecordChild2, // #2 = $attr
/*53526*/     OPC_MoveChild, 2,
/*53528*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53531*/     OPC_CheckType, MVT::i32,
/*53533*/     OPC_MoveParent,
/*53534*/     OPC_CheckType, MVT::f32,
/*53536*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*53538*/     OPC_EmitConvertToTarget, 0,
/*53540*/     OPC_EmitConvertToTarget, 1,
/*53542*/     OPC_EmitConvertToTarget, 2,
/*53544*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53554*/   /*SwitchOpcode*/ 97|128,1/*225*/, TARGET_VAL(ISD::FFLOOR),// ->53783
/*53558*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53559*/     OPC_SwitchType /*2 cases */, 4|128,1/*132*/, MVT::f64,// ->53695
/*53563*/       OPC_Scope, 114, /*->53679*/ // 2 children in Scope
/*53565*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53567*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53570*/         OPC_EmitInteger, MVT::i32, 1, 
/*53573*/         OPC_EmitInteger, MVT::i32, 0, 
/*53576*/         OPC_EmitInteger, MVT::i1, 0, 
/*53579*/         OPC_EmitInteger, MVT::i32, 0, 
/*53582*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*53593*/         OPC_EmitInteger, MVT::i32, 0, 
/*53596*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53607*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*53615*/         OPC_EmitInteger, MVT::i1, 0, 
/*53618*/         OPC_EmitInteger, MVT::i32, 0, 
/*53621*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*53634*/         OPC_EmitInteger, MVT::i32, 0, 
/*53637*/         OPC_EmitInteger, MVT::i32, 3, 
/*53640*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*53650*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 13, 16,  // Results = #17
/*53660*/         OPC_EmitInteger, MVT::i1, 0, 
/*53663*/         OPC_EmitInteger, MVT::i32, 0, 
/*53666*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 ?:f64:$x, (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*53679*/       /*Scope*/ 14, /*->53694*/
/*53680*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53683*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53694*/       0, /*End of Scope*/
/*53695*/     /*SwitchType*/ 85, MVT::f32,// ->53782
/*53697*/       OPC_Scope, 67, /*->53766*/ // 2 children in Scope
/*53699*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53701*/         OPC_EmitInteger, MVT::i32, 1, 
/*53704*/         OPC_EmitInteger, MVT::i32, 0, 
/*53707*/         OPC_EmitInteger, MVT::i32, 0, 
/*53710*/         OPC_EmitInteger, MVT::i32, 0, 
/*53713*/         OPC_EmitInteger, MVT::i32, 0, 
/*53716*/         OPC_EmitInteger, MVT::i32, 0, 
/*53719*/         OPC_EmitInteger, MVT::i32, 0, 
/*53722*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53734*/         OPC_EmitInteger, MVT::i32, 1, 
/*53737*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53740*/         OPC_EmitInteger, MVT::i32, 0, 
/*53743*/         OPC_EmitInteger, MVT::i32, 0, 
/*53746*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*53766*/       /*Scope*/ 14, /*->53781*/
/*53767*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53770*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53781*/       0, /*End of Scope*/
/*53782*/     0, // EndSwitchType
/*53783*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->53846
/*53786*/     OPC_CaptureGlueInput,
/*53787*/     OPC_RecordChild0, // #0 = $i
/*53788*/     OPC_CheckChild0Type, MVT::i32,
/*53790*/     OPC_RecordChild1, // #1 = $attr_chan
/*53791*/     OPC_MoveChild, 1,
/*53793*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53796*/     OPC_CheckType, MVT::i32,
/*53798*/     OPC_MoveParent,
/*53799*/     OPC_RecordChild2, // #2 = $attr
/*53800*/     OPC_MoveChild, 2,
/*53802*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53805*/     OPC_CheckType, MVT::i32,
/*53807*/     OPC_MoveParent,
/*53808*/     OPC_CheckType, MVT::f32,
/*53810*/     OPC_Scope, 16, /*->53828*/ // 2 children in Scope
/*53812*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 32)
/*53814*/       OPC_EmitConvertToTarget, 1,
/*53816*/       OPC_EmitConvertToTarget, 2,
/*53818*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53828*/     /*Scope*/ 16, /*->53845*/
/*53829*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 16)
/*53831*/       OPC_EmitConvertToTarget, 1,
/*53833*/       OPC_EmitConvertToTarget, 2,
/*53835*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53845*/     0, /*End of Scope*/
/*53846*/   /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->53893
/*53849*/     OPC_CaptureGlueInput,
/*53850*/     OPC_RecordChild0, // #0 = $src0
/*53851*/     OPC_CheckChild0Type, MVT::f32,
/*53853*/     OPC_RecordChild1, // #1 = $j
/*53854*/     OPC_CheckChild1Type, MVT::i32,
/*53856*/     OPC_RecordChild2, // #2 = $attr_chan
/*53857*/     OPC_MoveChild, 2,
/*53859*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53862*/     OPC_CheckType, MVT::i32,
/*53864*/     OPC_MoveParent,
/*53865*/     OPC_RecordChild3, // #3 = $attr
/*53866*/     OPC_MoveChild, 3,
/*53868*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53871*/     OPC_CheckType, MVT::i32,
/*53873*/     OPC_MoveParent,
/*53874*/     OPC_CheckType, MVT::f32,
/*53876*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*53878*/     OPC_EmitConvertToTarget, 2,
/*53880*/     OPC_EmitConvertToTarget, 3,
/*53882*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53893*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FDIV),// ->54630
/*53897*/     OPC_Scope, 89|128,1/*217*/, /*->54117*/ // 2 children in Scope
/*53900*/       OPC_MoveChild, 0,
/*53902*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53905*/       OPC_CheckPredicate, 107, // Predicate_FP_ONE
/*53907*/       OPC_MoveParent,
/*53908*/       OPC_RecordChild1, // #0 = $src
/*53909*/       OPC_CheckType, MVT::f32,
/*53911*/       OPC_Scope, 67, /*->53980*/ // 3 children in Scope
/*53913*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*53915*/         OPC_EmitInteger, MVT::i32, 1, 
/*53918*/         OPC_EmitInteger, MVT::i32, 0, 
/*53921*/         OPC_EmitInteger, MVT::i32, 0, 
/*53924*/         OPC_EmitInteger, MVT::i32, 0, 
/*53927*/         OPC_EmitInteger, MVT::i32, 0, 
/*53930*/         OPC_EmitInteger, MVT::i32, 0, 
/*53933*/         OPC_EmitInteger, MVT::i32, 0, 
/*53936*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53948*/         OPC_EmitInteger, MVT::i32, 1, 
/*53951*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53954*/         OPC_EmitInteger, MVT::i32, 0, 
/*53957*/         OPC_EmitInteger, MVT::i32, 0, 
/*53960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*53980*/       /*Scope*/ 67, /*->54048*/
/*53981*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*53983*/         OPC_EmitInteger, MVT::i32, 1, 
/*53986*/         OPC_EmitInteger, MVT::i32, 0, 
/*53989*/         OPC_EmitInteger, MVT::i32, 0, 
/*53992*/         OPC_EmitInteger, MVT::i32, 0, 
/*53995*/         OPC_EmitInteger, MVT::i32, 0, 
/*53998*/         OPC_EmitInteger, MVT::i32, 0, 
/*54001*/         OPC_EmitInteger, MVT::i32, 0, 
/*54004*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54016*/         OPC_EmitInteger, MVT::i32, 1, 
/*54019*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54022*/         OPC_EmitInteger, MVT::i32, 0, 
/*54025*/         OPC_EmitInteger, MVT::i32, 0, 
/*54028*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54048*/       /*Scope*/ 67, /*->54116*/
/*54049*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54051*/         OPC_EmitInteger, MVT::i32, 1, 
/*54054*/         OPC_EmitInteger, MVT::i32, 0, 
/*54057*/         OPC_EmitInteger, MVT::i32, 0, 
/*54060*/         OPC_EmitInteger, MVT::i32, 0, 
/*54063*/         OPC_EmitInteger, MVT::i32, 0, 
/*54066*/         OPC_EmitInteger, MVT::i32, 0, 
/*54069*/         OPC_EmitInteger, MVT::i32, 0, 
/*54072*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54084*/         OPC_EmitInteger, MVT::i32, 1, 
/*54087*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54090*/         OPC_EmitInteger, MVT::i32, 0, 
/*54093*/         OPC_EmitInteger, MVT::i32, 0, 
/*54096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54116*/       0, /*End of Scope*/
/*54117*/     /*Scope*/ 126|128,3/*510*/, /*->54629*/
/*54119*/       OPC_RecordChild0, // #0 = $src0
/*54120*/       OPC_RecordChild1, // #1 = $src1
/*54121*/       OPC_CheckType, MVT::f32,
/*54123*/       OPC_Scope, 38|128,1/*166*/, /*->54292*/ // 3 children in Scope
/*54126*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54128*/         OPC_EmitInteger, MVT::i32, 0, 
/*54131*/         OPC_EmitInteger, MVT::i32, 0, 
/*54134*/         OPC_EmitInteger, MVT::i32, 1, 
/*54137*/         OPC_EmitInteger, MVT::i32, 0, 
/*54140*/         OPC_EmitInteger, MVT::i32, 0, 
/*54143*/         OPC_EmitInteger, MVT::i32, 0, 
/*54146*/         OPC_EmitInteger, MVT::i32, 0, 
/*54149*/         OPC_EmitInteger, MVT::i32, 0, 
/*54152*/         OPC_EmitInteger, MVT::i32, 0, 
/*54155*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54167*/         OPC_EmitInteger, MVT::i32, 1, 
/*54170*/         OPC_EmitInteger, MVT::i32, 0, 
/*54173*/         OPC_EmitInteger, MVT::i32, 0, 
/*54176*/         OPC_EmitInteger, MVT::i32, 0, 
/*54179*/         OPC_EmitInteger, MVT::i32, 0, 
/*54182*/         OPC_EmitInteger, MVT::i32, 0, 
/*54185*/         OPC_EmitInteger, MVT::i32, 0, 
/*54188*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54200*/         OPC_EmitInteger, MVT::i32, 1, 
/*54203*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54206*/         OPC_EmitInteger, MVT::i32, 0, 
/*54209*/         OPC_EmitInteger, MVT::i32, 0, 
/*54212*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54232*/         OPC_EmitInteger, MVT::i32, 0, 
/*54235*/         OPC_EmitInteger, MVT::i32, 0, 
/*54238*/         OPC_EmitInteger, MVT::i32, 0, 
/*54241*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54253*/         OPC_EmitInteger, MVT::i32, 1, 
/*54256*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54259*/         OPC_EmitInteger, MVT::i32, 0, 
/*54262*/         OPC_EmitInteger, MVT::i32, 0, 
/*54265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54292*/       /*Scope*/ 38|128,1/*166*/, /*->54460*/
/*54294*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54296*/         OPC_EmitInteger, MVT::i32, 0, 
/*54299*/         OPC_EmitInteger, MVT::i32, 0, 
/*54302*/         OPC_EmitInteger, MVT::i32, 1, 
/*54305*/         OPC_EmitInteger, MVT::i32, 0, 
/*54308*/         OPC_EmitInteger, MVT::i32, 0, 
/*54311*/         OPC_EmitInteger, MVT::i32, 0, 
/*54314*/         OPC_EmitInteger, MVT::i32, 0, 
/*54317*/         OPC_EmitInteger, MVT::i32, 0, 
/*54320*/         OPC_EmitInteger, MVT::i32, 0, 
/*54323*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54335*/         OPC_EmitInteger, MVT::i32, 1, 
/*54338*/         OPC_EmitInteger, MVT::i32, 0, 
/*54341*/         OPC_EmitInteger, MVT::i32, 0, 
/*54344*/         OPC_EmitInteger, MVT::i32, 0, 
/*54347*/         OPC_EmitInteger, MVT::i32, 0, 
/*54350*/         OPC_EmitInteger, MVT::i32, 0, 
/*54353*/         OPC_EmitInteger, MVT::i32, 0, 
/*54356*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54368*/         OPC_EmitInteger, MVT::i32, 1, 
/*54371*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54374*/         OPC_EmitInteger, MVT::i32, 0, 
/*54377*/         OPC_EmitInteger, MVT::i32, 0, 
/*54380*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54400*/         OPC_EmitInteger, MVT::i32, 0, 
/*54403*/         OPC_EmitInteger, MVT::i32, 0, 
/*54406*/         OPC_EmitInteger, MVT::i32, 0, 
/*54409*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54421*/         OPC_EmitInteger, MVT::i32, 1, 
/*54424*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54427*/         OPC_EmitInteger, MVT::i32, 0, 
/*54430*/         OPC_EmitInteger, MVT::i32, 0, 
/*54433*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*54460*/       /*Scope*/ 38|128,1/*166*/, /*->54628*/
/*54462*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54464*/         OPC_EmitInteger, MVT::i32, 0, 
/*54467*/         OPC_EmitInteger, MVT::i32, 0, 
/*54470*/         OPC_EmitInteger, MVT::i32, 1, 
/*54473*/         OPC_EmitInteger, MVT::i32, 0, 
/*54476*/         OPC_EmitInteger, MVT::i32, 0, 
/*54479*/         OPC_EmitInteger, MVT::i32, 0, 
/*54482*/         OPC_EmitInteger, MVT::i32, 0, 
/*54485*/         OPC_EmitInteger, MVT::i32, 0, 
/*54488*/         OPC_EmitInteger, MVT::i32, 0, 
/*54491*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54503*/         OPC_EmitInteger, MVT::i32, 1, 
/*54506*/         OPC_EmitInteger, MVT::i32, 0, 
/*54509*/         OPC_EmitInteger, MVT::i32, 0, 
/*54512*/         OPC_EmitInteger, MVT::i32, 0, 
/*54515*/         OPC_EmitInteger, MVT::i32, 0, 
/*54518*/         OPC_EmitInteger, MVT::i32, 0, 
/*54521*/         OPC_EmitInteger, MVT::i32, 0, 
/*54524*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54536*/         OPC_EmitInteger, MVT::i32, 1, 
/*54539*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54542*/         OPC_EmitInteger, MVT::i32, 0, 
/*54545*/         OPC_EmitInteger, MVT::i32, 0, 
/*54548*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54568*/         OPC_EmitInteger, MVT::i32, 0, 
/*54571*/         OPC_EmitInteger, MVT::i32, 0, 
/*54574*/         OPC_EmitInteger, MVT::i32, 0, 
/*54577*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54589*/         OPC_EmitInteger, MVT::i32, 1, 
/*54592*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54595*/         OPC_EmitInteger, MVT::i32, 0, 
/*54598*/         OPC_EmitInteger, MVT::i32, 0, 
/*54601*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*54628*/       0, /*End of Scope*/
/*54629*/     0, /*End of Scope*/
/*54630*/   /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->54737
/*54633*/     OPC_RecordMemRef,
/*54634*/     OPC_RecordChild0, // #0 = $sbase
/*54635*/     OPC_RecordChild1, // #1 = $offset
/*54636*/     OPC_Scope, 66, /*->54704*/ // 2 children in Scope
/*54638*/       OPC_MoveChild, 1,
/*54640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54643*/       OPC_Scope, 17, /*->54662*/ // 3 children in Scope
/*54645*/         OPC_CheckPredicate, 57, // Predicate_IMM8bitDWORD
/*54647*/         OPC_MoveParent,
/*54648*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*54650*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*54653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*54662*/       /*Scope*/ 17, /*->54680*/
/*54663*/         OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*54665*/         OPC_MoveParent,
/*54666*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*54668*/         OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*54671*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*54680*/       /*Scope*/ 22, /*->54703*/
/*54681*/         OPC_MoveParent,
/*54682*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54684*/         OPC_EmitConvertToTarget, 1,
/*54686*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*54694*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*54703*/       0, /*End of Scope*/
/*54704*/     /*Scope*/ 31, /*->54736*/
/*54705*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54707*/       OPC_EmitInteger, MVT::i32, 0, 
/*54710*/       OPC_EmitInteger, MVT::i16, 0, 
/*54713*/       OPC_EmitInteger, MVT::i1, 0, 
/*54716*/       OPC_EmitInteger, MVT::i1, 0, 
/*54719*/       OPC_EmitInteger, MVT::i1, 0, 
/*54722*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*54736*/     0, /*End of Scope*/
/*54737*/   /*SwitchOpcode*/ 106|128,3/*490*/, TARGET_VAL(AMDGPUISD::RCP),// ->55231
/*54741*/     OPC_Scope, 113|128,1/*241*/, /*->54985*/ // 2 children in Scope
/*54744*/       OPC_MoveChild, 0,
/*54746*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*54749*/       OPC_RecordChild0, // #0 = $src
/*54750*/       OPC_MoveParent,
/*54751*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->54972
/*54755*/         OPC_Scope, 67, /*->54824*/ // 4 children in Scope
/*54757*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54759*/           OPC_EmitInteger, MVT::i32, 1, 
/*54762*/           OPC_EmitInteger, MVT::i32, 0, 
/*54765*/           OPC_EmitInteger, MVT::i32, 0, 
/*54768*/           OPC_EmitInteger, MVT::i32, 0, 
/*54771*/           OPC_EmitInteger, MVT::i32, 0, 
/*54774*/           OPC_EmitInteger, MVT::i32, 0, 
/*54777*/           OPC_EmitInteger, MVT::i32, 0, 
/*54780*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54792*/           OPC_EmitInteger, MVT::i32, 1, 
/*54795*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54798*/           OPC_EmitInteger, MVT::i32, 0, 
/*54801*/           OPC_EmitInteger, MVT::i32, 0, 
/*54804*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*54824*/         /*Scope*/ 67, /*->54892*/
/*54825*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54827*/           OPC_EmitInteger, MVT::i32, 1, 
/*54830*/           OPC_EmitInteger, MVT::i32, 0, 
/*54833*/           OPC_EmitInteger, MVT::i32, 0, 
/*54836*/           OPC_EmitInteger, MVT::i32, 0, 
/*54839*/           OPC_EmitInteger, MVT::i32, 0, 
/*54842*/           OPC_EmitInteger, MVT::i32, 0, 
/*54845*/           OPC_EmitInteger, MVT::i32, 0, 
/*54848*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54860*/           OPC_EmitInteger, MVT::i32, 1, 
/*54863*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54866*/           OPC_EmitInteger, MVT::i32, 0, 
/*54869*/           OPC_EmitInteger, MVT::i32, 0, 
/*54872*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*54892*/         /*Scope*/ 67, /*->54960*/
/*54893*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54895*/           OPC_EmitInteger, MVT::i32, 1, 
/*54898*/           OPC_EmitInteger, MVT::i32, 0, 
/*54901*/           OPC_EmitInteger, MVT::i32, 0, 
/*54904*/           OPC_EmitInteger, MVT::i32, 0, 
/*54907*/           OPC_EmitInteger, MVT::i32, 0, 
/*54910*/           OPC_EmitInteger, MVT::i32, 0, 
/*54913*/           OPC_EmitInteger, MVT::i32, 0, 
/*54916*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54928*/           OPC_EmitInteger, MVT::i32, 1, 
/*54931*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54934*/           OPC_EmitInteger, MVT::i32, 0, 
/*54937*/           OPC_EmitInteger, MVT::i32, 0, 
/*54940*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*54960*/         /*Scope*/ 10, /*->54971*/
/*54961*/           OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*54963*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*54971*/         0, /*End of Scope*/
/*54972*/       /*SwitchType*/ 10, MVT::f64,// ->54984
/*54974*/         OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*54976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*54984*/       0, // EndSwitchType
/*54985*/     /*Scope*/ 115|128,1/*243*/, /*->55230*/
/*54987*/       OPC_RecordChild0, // #0 = $src0
/*54988*/       OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->55213
/*54992*/         OPC_Scope, 67, /*->55061*/ // 4 children in Scope
/*54994*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54996*/           OPC_EmitInteger, MVT::i32, 1, 
/*54999*/           OPC_EmitInteger, MVT::i32, 0, 
/*55002*/           OPC_EmitInteger, MVT::i32, 0, 
/*55005*/           OPC_EmitInteger, MVT::i32, 0, 
/*55008*/           OPC_EmitInteger, MVT::i32, 0, 
/*55011*/           OPC_EmitInteger, MVT::i32, 0, 
/*55014*/           OPC_EmitInteger, MVT::i32, 0, 
/*55017*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55029*/           OPC_EmitInteger, MVT::i32, 1, 
/*55032*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55035*/           OPC_EmitInteger, MVT::i32, 0, 
/*55038*/           OPC_EmitInteger, MVT::i32, 0, 
/*55041*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*55061*/         /*Scope*/ 67, /*->55129*/
/*55062*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55064*/           OPC_EmitInteger, MVT::i32, 1, 
/*55067*/           OPC_EmitInteger, MVT::i32, 0, 
/*55070*/           OPC_EmitInteger, MVT::i32, 0, 
/*55073*/           OPC_EmitInteger, MVT::i32, 0, 
/*55076*/           OPC_EmitInteger, MVT::i32, 0, 
/*55079*/           OPC_EmitInteger, MVT::i32, 0, 
/*55082*/           OPC_EmitInteger, MVT::i32, 0, 
/*55085*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55097*/           OPC_EmitInteger, MVT::i32, 1, 
/*55100*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55103*/           OPC_EmitInteger, MVT::i32, 0, 
/*55106*/           OPC_EmitInteger, MVT::i32, 0, 
/*55109*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55129*/         /*Scope*/ 67, /*->55197*/
/*55130*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55132*/           OPC_EmitInteger, MVT::i32, 1, 
/*55135*/           OPC_EmitInteger, MVT::i32, 0, 
/*55138*/           OPC_EmitInteger, MVT::i32, 0, 
/*55141*/           OPC_EmitInteger, MVT::i32, 0, 
/*55144*/           OPC_EmitInteger, MVT::i32, 0, 
/*55147*/           OPC_EmitInteger, MVT::i32, 0, 
/*55150*/           OPC_EmitInteger, MVT::i32, 0, 
/*55153*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55165*/           OPC_EmitInteger, MVT::i32, 1, 
/*55168*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55171*/           OPC_EmitInteger, MVT::i32, 0, 
/*55174*/           OPC_EmitInteger, MVT::i32, 0, 
/*55177*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*55197*/         /*Scope*/ 14, /*->55212*/
/*55198*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55201*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55212*/         0, /*End of Scope*/
/*55213*/       /*SwitchType*/ 14, MVT::f64,// ->55229
/*55215*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55218*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55229*/       0, // EndSwitchType
/*55230*/     0, /*End of Scope*/
/*55231*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FNEG),// ->55467
/*55235*/     OPC_Scope, 110, /*->55347*/ // 2 children in Scope
/*55237*/       OPC_MoveChild, 0,
/*55239*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*55242*/       OPC_RecordChild0, // #0 = $src
/*55243*/       OPC_MoveParent,
/*55244*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->55273
/*55247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55249*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55256*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55264*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55273*/       /*SwitchType*/ 71, MVT::f64,// ->55346
/*55275*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55277*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55280*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55283*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55292*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55295*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55298*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55307*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55314*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55322*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55331*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55334*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55346*/       0, // EndSwitchType
/*55347*/     /*Scope*/ 118, /*->55466*/
/*55348*/       OPC_RecordChild0, // #0 = $src
/*55349*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->55392
/*55352*/         OPC_Scope, 26, /*->55380*/ // 2 children in Scope
/*55354*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55356*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55363*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55371*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55380*/         /*Scope*/ 10, /*->55391*/
/*55381*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55383*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*55391*/         0, /*End of Scope*/
/*55392*/       /*SwitchType*/ 71, MVT::f64,// ->55465
/*55394*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55396*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55399*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55402*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55411*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55414*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55417*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55426*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55433*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55441*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55450*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55453*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55465*/       0, // EndSwitchType
/*55466*/     0, /*End of Scope*/
/*55467*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->55542
/*55470*/     OPC_RecordNode, // #0 = $imm
/*55471*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->55522
/*55474*/       OPC_Scope, 15, /*->55491*/ // 2 children in Scope
/*55476*/         OPC_CheckPredicate, 141, // Predicate_anonymous_1456
/*55478*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55480*/         OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*55483*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1456>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55491*/       /*Scope*/ 29, /*->55521*/
/*55492*/         OPC_Scope, 13, /*->55507*/ // 2 children in Scope
/*55494*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55496*/           OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*55499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55507*/         /*Scope*/ 12, /*->55520*/
/*55508*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55510*/           OPC_EmitConvertToTarget, 0,
/*55512*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*55520*/         0, /*End of Scope*/
/*55521*/       0, /*End of Scope*/
/*55522*/     /*SwitchType*/ 17, MVT::f64,// ->55541
/*55524*/       OPC_CheckPredicate, 142, // Predicate_anonymous_1464
/*55526*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55528*/       OPC_EmitConvertToTarget, 0,
/*55530*/       OPC_EmitNodeXForm, 8, 1, // bitcast_fpimm_to_i64
/*55533*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1464>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1465>>:$imm))
/*55541*/     0, // EndSwitchType
/*55542*/   /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::FMUL),// ->55741
/*55546*/     OPC_RecordChild0, // #0 = $src0
/*55547*/     OPC_RecordChild1, // #1 = $src1
/*55548*/     OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->55696
/*55552*/       OPC_Scope, 101, /*->55655*/ // 3 children in Scope
/*55554*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55556*/         OPC_EmitInteger, MVT::i32, 0, 
/*55559*/         OPC_EmitInteger, MVT::i32, 0, 
/*55562*/         OPC_EmitInteger, MVT::i32, 1, 
/*55565*/         OPC_EmitInteger, MVT::i32, 0, 
/*55568*/         OPC_EmitInteger, MVT::i32, 0, 
/*55571*/         OPC_EmitInteger, MVT::i32, 0, 
/*55574*/         OPC_EmitInteger, MVT::i32, 0, 
/*55577*/         OPC_EmitInteger, MVT::i32, 0, 
/*55580*/         OPC_EmitInteger, MVT::i32, 0, 
/*55583*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55595*/         OPC_EmitInteger, MVT::i32, 0, 
/*55598*/         OPC_EmitInteger, MVT::i32, 0, 
/*55601*/         OPC_EmitInteger, MVT::i32, 0, 
/*55604*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55616*/         OPC_EmitInteger, MVT::i32, 1, 
/*55619*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55622*/         OPC_EmitInteger, MVT::i32, 0, 
/*55625*/         OPC_EmitInteger, MVT::i32, 0, 
/*55628*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55655*/       /*Scope*/ 19, /*->55675*/
/*55656*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55659*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55675*/       /*Scope*/ 19, /*->55695*/
/*55676*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55679*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55695*/       0, /*End of Scope*/
/*55696*/     /*SwitchType*/ 42, MVT::f64,// ->55740
/*55698*/       OPC_Scope, 19, /*->55719*/ // 2 children in Scope
/*55700*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55703*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55706*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55719*/       /*Scope*/ 19, /*->55739*/
/*55720*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55723*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55739*/       0, /*End of Scope*/
/*55740*/     0, // EndSwitchType
/*55741*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->55873
/*55745*/     OPC_RecordChild0, // #0 = $src0
/*55746*/     OPC_RecordChild1, // #1 = $src1
/*55747*/     OPC_CheckType, MVT::f32,
/*55749*/     OPC_Scope, 101, /*->55852*/ // 2 children in Scope
/*55751*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55753*/       OPC_EmitInteger, MVT::i32, 0, 
/*55756*/       OPC_EmitInteger, MVT::i32, 0, 
/*55759*/       OPC_EmitInteger, MVT::i32, 1, 
/*55762*/       OPC_EmitInteger, MVT::i32, 0, 
/*55765*/       OPC_EmitInteger, MVT::i32, 0, 
/*55768*/       OPC_EmitInteger, MVT::i32, 0, 
/*55771*/       OPC_EmitInteger, MVT::i32, 0, 
/*55774*/       OPC_EmitInteger, MVT::i32, 0, 
/*55777*/       OPC_EmitInteger, MVT::i32, 0, 
/*55780*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55792*/       OPC_EmitInteger, MVT::i32, 0, 
/*55795*/       OPC_EmitInteger, MVT::i32, 0, 
/*55798*/       OPC_EmitInteger, MVT::i32, 0, 
/*55801*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55813*/       OPC_EmitInteger, MVT::i32, 1, 
/*55816*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55819*/       OPC_EmitInteger, MVT::i32, 0, 
/*55822*/       OPC_EmitInteger, MVT::i32, 0, 
/*55825*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55852*/     /*Scope*/ 19, /*->55872*/
/*55853*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55856*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55859*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55872*/     0, /*End of Scope*/
/*55873*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->56005
/*55877*/     OPC_RecordChild0, // #0 = $src0
/*55878*/     OPC_RecordChild1, // #1 = $src1
/*55879*/     OPC_CheckType, MVT::f32,
/*55881*/     OPC_Scope, 101, /*->55984*/ // 2 children in Scope
/*55883*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55885*/       OPC_EmitInteger, MVT::i32, 0, 
/*55888*/       OPC_EmitInteger, MVT::i32, 0, 
/*55891*/       OPC_EmitInteger, MVT::i32, 1, 
/*55894*/       OPC_EmitInteger, MVT::i32, 0, 
/*55897*/       OPC_EmitInteger, MVT::i32, 0, 
/*55900*/       OPC_EmitInteger, MVT::i32, 0, 
/*55903*/       OPC_EmitInteger, MVT::i32, 0, 
/*55906*/       OPC_EmitInteger, MVT::i32, 0, 
/*55909*/       OPC_EmitInteger, MVT::i32, 0, 
/*55912*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55924*/       OPC_EmitInteger, MVT::i32, 0, 
/*55927*/       OPC_EmitInteger, MVT::i32, 0, 
/*55930*/       OPC_EmitInteger, MVT::i32, 0, 
/*55933*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55945*/       OPC_EmitInteger, MVT::i32, 1, 
/*55948*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55951*/       OPC_EmitInteger, MVT::i32, 0, 
/*55954*/       OPC_EmitInteger, MVT::i32, 0, 
/*55957*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55984*/     /*Scope*/ 19, /*->56004*/
/*55985*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55988*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55991*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56004*/     0, /*End of Scope*/
/*56005*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMAXNUM),// ->56160
/*56009*/     OPC_RecordChild0, // #0 = $src0
/*56010*/     OPC_RecordChild1, // #1 = $src1
/*56011*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56138
/*56014*/       OPC_Scope, 101, /*->56117*/ // 2 children in Scope
/*56016*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56018*/         OPC_EmitInteger, MVT::i32, 0, 
/*56021*/         OPC_EmitInteger, MVT::i32, 0, 
/*56024*/         OPC_EmitInteger, MVT::i32, 1, 
/*56027*/         OPC_EmitInteger, MVT::i32, 0, 
/*56030*/         OPC_EmitInteger, MVT::i32, 0, 
/*56033*/         OPC_EmitInteger, MVT::i32, 0, 
/*56036*/         OPC_EmitInteger, MVT::i32, 0, 
/*56039*/         OPC_EmitInteger, MVT::i32, 0, 
/*56042*/         OPC_EmitInteger, MVT::i32, 0, 
/*56045*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56057*/         OPC_EmitInteger, MVT::i32, 0, 
/*56060*/         OPC_EmitInteger, MVT::i32, 0, 
/*56063*/         OPC_EmitInteger, MVT::i32, 0, 
/*56066*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56078*/         OPC_EmitInteger, MVT::i32, 1, 
/*56081*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56084*/         OPC_EmitInteger, MVT::i32, 0, 
/*56087*/         OPC_EmitInteger, MVT::i32, 0, 
/*56090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56117*/       /*Scope*/ 19, /*->56137*/
/*56118*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56121*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56137*/       0, /*End of Scope*/
/*56138*/     /*SwitchType*/ 19, MVT::f64,// ->56159
/*56140*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56143*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56146*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56159*/     0, // EndSwitchType
/*56160*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMINNUM),// ->56315
/*56164*/     OPC_RecordChild0, // #0 = $src0
/*56165*/     OPC_RecordChild1, // #1 = $src1
/*56166*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56293
/*56169*/       OPC_Scope, 101, /*->56272*/ // 2 children in Scope
/*56171*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56173*/         OPC_EmitInteger, MVT::i32, 0, 
/*56176*/         OPC_EmitInteger, MVT::i32, 0, 
/*56179*/         OPC_EmitInteger, MVT::i32, 1, 
/*56182*/         OPC_EmitInteger, MVT::i32, 0, 
/*56185*/         OPC_EmitInteger, MVT::i32, 0, 
/*56188*/         OPC_EmitInteger, MVT::i32, 0, 
/*56191*/         OPC_EmitInteger, MVT::i32, 0, 
/*56194*/         OPC_EmitInteger, MVT::i32, 0, 
/*56197*/         OPC_EmitInteger, MVT::i32, 0, 
/*56200*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56212*/         OPC_EmitInteger, MVT::i32, 0, 
/*56215*/         OPC_EmitInteger, MVT::i32, 0, 
/*56218*/         OPC_EmitInteger, MVT::i32, 0, 
/*56221*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56233*/         OPC_EmitInteger, MVT::i32, 1, 
/*56236*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56239*/         OPC_EmitInteger, MVT::i32, 0, 
/*56242*/         OPC_EmitInteger, MVT::i32, 0, 
/*56245*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56272*/       /*Scope*/ 19, /*->56292*/
/*56273*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56276*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56279*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56292*/       0, /*End of Scope*/
/*56293*/     /*SwitchType*/ 19, MVT::f64,// ->56314
/*56295*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56298*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56301*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56314*/     0, // EndSwitchType
/*56315*/   /*SwitchOpcode*/ 88, TARGET_VAL(AMDGPUISD::FRACT),// ->56406
/*56318*/     OPC_RecordChild0, // #0 = $src0
/*56319*/     OPC_CheckType, MVT::f32,
/*56321*/     OPC_Scope, 67, /*->56390*/ // 2 children in Scope
/*56323*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56325*/       OPC_EmitInteger, MVT::i32, 1, 
/*56328*/       OPC_EmitInteger, MVT::i32, 0, 
/*56331*/       OPC_EmitInteger, MVT::i32, 0, 
/*56334*/       OPC_EmitInteger, MVT::i32, 0, 
/*56337*/       OPC_EmitInteger, MVT::i32, 0, 
/*56340*/       OPC_EmitInteger, MVT::i32, 0, 
/*56343*/       OPC_EmitInteger, MVT::i32, 0, 
/*56346*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56358*/       OPC_EmitInteger, MVT::i32, 1, 
/*56361*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56364*/       OPC_EmitInteger, MVT::i32, 0, 
/*56367*/       OPC_EmitInteger, MVT::i32, 0, 
/*56370*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*56390*/     /*Scope*/ 14, /*->56405*/
/*56391*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56394*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56405*/     0, /*End of Scope*/
/*56406*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FTRUNC),// ->56515
/*56409*/     OPC_RecordChild0, // #0 = $src0
/*56410*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56498
/*56413*/       OPC_Scope, 67, /*->56482*/ // 2 children in Scope
/*56415*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56417*/         OPC_EmitInteger, MVT::i32, 1, 
/*56420*/         OPC_EmitInteger, MVT::i32, 0, 
/*56423*/         OPC_EmitInteger, MVT::i32, 0, 
/*56426*/         OPC_EmitInteger, MVT::i32, 0, 
/*56429*/         OPC_EmitInteger, MVT::i32, 0, 
/*56432*/         OPC_EmitInteger, MVT::i32, 0, 
/*56435*/         OPC_EmitInteger, MVT::i32, 0, 
/*56438*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56450*/         OPC_EmitInteger, MVT::i32, 1, 
/*56453*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56456*/         OPC_EmitInteger, MVT::i32, 0, 
/*56459*/         OPC_EmitInteger, MVT::i32, 0, 
/*56462*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*56482*/       /*Scope*/ 14, /*->56497*/
/*56483*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56497*/       0, /*End of Scope*/
/*56498*/     /*SwitchType*/ 14, MVT::f64,// ->56514
/*56500*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56503*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56514*/     0, // EndSwitchType
/*56515*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FCEIL),// ->56624
/*56518*/     OPC_RecordChild0, // #0 = $src0
/*56519*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56607
/*56522*/       OPC_Scope, 67, /*->56591*/ // 2 children in Scope
/*56524*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56526*/         OPC_EmitInteger, MVT::i32, 1, 
/*56529*/         OPC_EmitInteger, MVT::i32, 0, 
/*56532*/         OPC_EmitInteger, MVT::i32, 0, 
/*56535*/         OPC_EmitInteger, MVT::i32, 0, 
/*56538*/         OPC_EmitInteger, MVT::i32, 0, 
/*56541*/         OPC_EmitInteger, MVT::i32, 0, 
/*56544*/         OPC_EmitInteger, MVT::i32, 0, 
/*56547*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56559*/         OPC_EmitInteger, MVT::i32, 1, 
/*56562*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56565*/         OPC_EmitInteger, MVT::i32, 0, 
/*56568*/         OPC_EmitInteger, MVT::i32, 0, 
/*56571*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*56591*/       /*Scope*/ 14, /*->56606*/
/*56592*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56606*/       0, /*End of Scope*/
/*56607*/     /*SwitchType*/ 14, MVT::f64,// ->56623
/*56609*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56612*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56623*/     0, // EndSwitchType
/*56624*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FRINT),// ->56733
/*56627*/     OPC_RecordChild0, // #0 = $src0
/*56628*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56716
/*56631*/       OPC_Scope, 67, /*->56700*/ // 2 children in Scope
/*56633*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56635*/         OPC_EmitInteger, MVT::i32, 1, 
/*56638*/         OPC_EmitInteger, MVT::i32, 0, 
/*56641*/         OPC_EmitInteger, MVT::i32, 0, 
/*56644*/         OPC_EmitInteger, MVT::i32, 0, 
/*56647*/         OPC_EmitInteger, MVT::i32, 0, 
/*56650*/         OPC_EmitInteger, MVT::i32, 0, 
/*56653*/         OPC_EmitInteger, MVT::i32, 0, 
/*56656*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56668*/         OPC_EmitInteger, MVT::i32, 1, 
/*56671*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56674*/         OPC_EmitInteger, MVT::i32, 0, 
/*56677*/         OPC_EmitInteger, MVT::i32, 0, 
/*56680*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*56700*/       /*Scope*/ 14, /*->56715*/
/*56701*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56704*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56715*/       0, /*End of Scope*/
/*56716*/     /*SwitchType*/ 14, MVT::f64,// ->56732
/*56718*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56721*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56732*/     0, // EndSwitchType
/*56733*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->57084
/*56737*/     OPC_RecordChild0, // #0 = $src0_X
/*56738*/     OPC_RecordChild1, // #1 = $src1_X
/*56739*/     OPC_RecordChild2, // #2 = $src0_Y
/*56740*/     OPC_RecordChild3, // #3 = $src1_Y
/*56741*/     OPC_RecordChild4, // #4 = $src0_Z
/*56742*/     OPC_RecordChild5, // #5 = $src1_Z
/*56743*/     OPC_RecordChild6, // #6 = $src0_W
/*56744*/     OPC_RecordChild7, // #7 = $src1_W
/*56745*/     OPC_CheckType, MVT::f32,
/*56747*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56749*/     OPC_EmitInteger, MVT::i32, 0, 
/*56752*/     OPC_EmitInteger, MVT::i32, 0, 
/*56755*/     OPC_EmitInteger, MVT::i32, 1, 
/*56758*/     OPC_EmitInteger, MVT::i32, 0, 
/*56761*/     OPC_EmitInteger, MVT::i32, 0, 
/*56764*/     OPC_EmitInteger, MVT::i32, 0, 
/*56767*/     OPC_EmitInteger, MVT::i32, 0, 
/*56770*/     OPC_EmitInteger, MVT::i32, 0, 
/*56773*/     OPC_EmitInteger, MVT::i32, 0, 
/*56776*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56788*/     OPC_EmitInteger, MVT::i32, 0, 
/*56791*/     OPC_EmitInteger, MVT::i32, 0, 
/*56794*/     OPC_EmitInteger, MVT::i32, 0, 
/*56797*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56809*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56812*/     OPC_EmitInteger, MVT::i32, 0, 
/*56815*/     OPC_EmitInteger, MVT::i32, 0, 
/*56818*/     OPC_EmitInteger, MVT::i32, 1, 
/*56821*/     OPC_EmitInteger, MVT::i32, 0, 
/*56824*/     OPC_EmitInteger, MVT::i32, 0, 
/*56827*/     OPC_EmitInteger, MVT::i32, 0, 
/*56830*/     OPC_EmitInteger, MVT::i32, 0, 
/*56833*/     OPC_EmitInteger, MVT::i32, 0, 
/*56836*/     OPC_EmitInteger, MVT::i32, 0, 
/*56839*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56851*/     OPC_EmitInteger, MVT::i32, 0, 
/*56854*/     OPC_EmitInteger, MVT::i32, 0, 
/*56857*/     OPC_EmitInteger, MVT::i32, 0, 
/*56860*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56872*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56875*/     OPC_EmitInteger, MVT::i32, 0, 
/*56878*/     OPC_EmitInteger, MVT::i32, 0, 
/*56881*/     OPC_EmitInteger, MVT::i32, 1, 
/*56884*/     OPC_EmitInteger, MVT::i32, 0, 
/*56887*/     OPC_EmitInteger, MVT::i32, 0, 
/*56890*/     OPC_EmitInteger, MVT::i32, 0, 
/*56893*/     OPC_EmitInteger, MVT::i32, 0, 
/*56896*/     OPC_EmitInteger, MVT::i32, 0, 
/*56899*/     OPC_EmitInteger, MVT::i32, 0, 
/*56902*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56914*/     OPC_EmitInteger, MVT::i32, 0, 
/*56917*/     OPC_EmitInteger, MVT::i32, 0, 
/*56920*/     OPC_EmitInteger, MVT::i32, 0, 
/*56923*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56935*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56938*/     OPC_EmitInteger, MVT::i32, 0, 
/*56941*/     OPC_EmitInteger, MVT::i32, 0, 
/*56944*/     OPC_EmitInteger, MVT::i32, 1, 
/*56947*/     OPC_EmitInteger, MVT::i32, 0, 
/*56950*/     OPC_EmitInteger, MVT::i32, 0, 
/*56953*/     OPC_EmitInteger, MVT::i32, 0, 
/*56956*/     OPC_EmitInteger, MVT::i32, 0, 
/*56959*/     OPC_EmitInteger, MVT::i32, 0, 
/*56962*/     OPC_EmitInteger, MVT::i32, 0, 
/*56965*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56977*/     OPC_EmitInteger, MVT::i32, 0, 
/*56980*/     OPC_EmitInteger, MVT::i32, 0, 
/*56983*/     OPC_EmitInteger, MVT::i32, 0, 
/*56986*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56998*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57001*/     OPC_EmitInteger, MVT::i32, 0, 
/*57004*/     OPC_EmitInteger, MVT::i32, 0, 
/*57007*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*57084*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMAD),// ->57320
/*57088*/     OPC_RecordChild0, // #0 = $src0
/*57089*/     OPC_RecordChild1, // #1 = $src1
/*57090*/     OPC_RecordChild2, // #2 = $src2
/*57091*/     OPC_CheckType, MVT::f32,
/*57093*/     OPC_Scope, 99, /*->57194*/ // 3 children in Scope
/*57095*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57097*/       OPC_EmitInteger, MVT::i32, 0, 
/*57100*/       OPC_EmitInteger, MVT::i32, 0, 
/*57103*/       OPC_EmitInteger, MVT::i32, 0, 
/*57106*/       OPC_EmitInteger, MVT::i32, 0, 
/*57109*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57121*/       OPC_EmitInteger, MVT::i32, 0, 
/*57124*/       OPC_EmitInteger, MVT::i32, 0, 
/*57127*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57139*/       OPC_EmitInteger, MVT::i32, 0, 
/*57142*/       OPC_EmitInteger, MVT::i32, 0, 
/*57145*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57157*/       OPC_EmitInteger, MVT::i32, 1, 
/*57160*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57163*/       OPC_EmitInteger, MVT::i32, 0, 
/*57166*/       OPC_EmitInteger, MVT::i32, 0, 
/*57169*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57194*/     /*Scope*/ 99, /*->57294*/
/*57195*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57197*/       OPC_EmitInteger, MVT::i32, 0, 
/*57200*/       OPC_EmitInteger, MVT::i32, 0, 
/*57203*/       OPC_EmitInteger, MVT::i32, 0, 
/*57206*/       OPC_EmitInteger, MVT::i32, 0, 
/*57209*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57221*/       OPC_EmitInteger, MVT::i32, 0, 
/*57224*/       OPC_EmitInteger, MVT::i32, 0, 
/*57227*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57239*/       OPC_EmitInteger, MVT::i32, 0, 
/*57242*/       OPC_EmitInteger, MVT::i32, 0, 
/*57245*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57257*/       OPC_EmitInteger, MVT::i32, 1, 
/*57260*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57263*/       OPC_EmitInteger, MVT::i32, 0, 
/*57266*/       OPC_EmitInteger, MVT::i32, 0, 
/*57269*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57294*/     /*Scope*/ 24, /*->57319*/
/*57295*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*57298*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*57301*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*57304*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*57319*/     0, /*End of Scope*/
/*57320*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FEXP2),// ->57548
/*57324*/     OPC_RecordChild0, // #0 = $src0
/*57325*/     OPC_CheckType, MVT::f32,
/*57327*/     OPC_Scope, 67, /*->57396*/ // 4 children in Scope
/*57329*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57331*/       OPC_EmitInteger, MVT::i32, 1, 
/*57334*/       OPC_EmitInteger, MVT::i32, 0, 
/*57337*/       OPC_EmitInteger, MVT::i32, 0, 
/*57340*/       OPC_EmitInteger, MVT::i32, 0, 
/*57343*/       OPC_EmitInteger, MVT::i32, 0, 
/*57346*/       OPC_EmitInteger, MVT::i32, 0, 
/*57349*/       OPC_EmitInteger, MVT::i32, 0, 
/*57352*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57364*/       OPC_EmitInteger, MVT::i32, 1, 
/*57367*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57370*/       OPC_EmitInteger, MVT::i32, 0, 
/*57373*/       OPC_EmitInteger, MVT::i32, 0, 
/*57376*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57396*/     /*Scope*/ 67, /*->57464*/
/*57397*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57399*/       OPC_EmitInteger, MVT::i32, 1, 
/*57402*/       OPC_EmitInteger, MVT::i32, 0, 
/*57405*/       OPC_EmitInteger, MVT::i32, 0, 
/*57408*/       OPC_EmitInteger, MVT::i32, 0, 
/*57411*/       OPC_EmitInteger, MVT::i32, 0, 
/*57414*/       OPC_EmitInteger, MVT::i32, 0, 
/*57417*/       OPC_EmitInteger, MVT::i32, 0, 
/*57420*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57432*/       OPC_EmitInteger, MVT::i32, 1, 
/*57435*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57438*/       OPC_EmitInteger, MVT::i32, 0, 
/*57441*/       OPC_EmitInteger, MVT::i32, 0, 
/*57444*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57464*/     /*Scope*/ 67, /*->57532*/
/*57465*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57467*/       OPC_EmitInteger, MVT::i32, 1, 
/*57470*/       OPC_EmitInteger, MVT::i32, 0, 
/*57473*/       OPC_EmitInteger, MVT::i32, 0, 
/*57476*/       OPC_EmitInteger, MVT::i32, 0, 
/*57479*/       OPC_EmitInteger, MVT::i32, 0, 
/*57482*/       OPC_EmitInteger, MVT::i32, 0, 
/*57485*/       OPC_EmitInteger, MVT::i32, 0, 
/*57488*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57500*/       OPC_EmitInteger, MVT::i32, 1, 
/*57503*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57506*/       OPC_EmitInteger, MVT::i32, 0, 
/*57509*/       OPC_EmitInteger, MVT::i32, 0, 
/*57512*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57532*/     /*Scope*/ 14, /*->57547*/
/*57533*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57536*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57547*/     0, /*End of Scope*/
/*57548*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FLOG2),// ->57776
/*57552*/     OPC_RecordChild0, // #0 = $src0
/*57553*/     OPC_CheckType, MVT::f32,
/*57555*/     OPC_Scope, 67, /*->57624*/ // 4 children in Scope
/*57557*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57559*/       OPC_EmitInteger, MVT::i32, 1, 
/*57562*/       OPC_EmitInteger, MVT::i32, 0, 
/*57565*/       OPC_EmitInteger, MVT::i32, 0, 
/*57568*/       OPC_EmitInteger, MVT::i32, 0, 
/*57571*/       OPC_EmitInteger, MVT::i32, 0, 
/*57574*/       OPC_EmitInteger, MVT::i32, 0, 
/*57577*/       OPC_EmitInteger, MVT::i32, 0, 
/*57580*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57592*/       OPC_EmitInteger, MVT::i32, 1, 
/*57595*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57598*/       OPC_EmitInteger, MVT::i32, 0, 
/*57601*/       OPC_EmitInteger, MVT::i32, 0, 
/*57604*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57624*/     /*Scope*/ 67, /*->57692*/
/*57625*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57627*/       OPC_EmitInteger, MVT::i32, 1, 
/*57630*/       OPC_EmitInteger, MVT::i32, 0, 
/*57633*/       OPC_EmitInteger, MVT::i32, 0, 
/*57636*/       OPC_EmitInteger, MVT::i32, 0, 
/*57639*/       OPC_EmitInteger, MVT::i32, 0, 
/*57642*/       OPC_EmitInteger, MVT::i32, 0, 
/*57645*/       OPC_EmitInteger, MVT::i32, 0, 
/*57648*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57660*/       OPC_EmitInteger, MVT::i32, 1, 
/*57663*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57666*/       OPC_EmitInteger, MVT::i32, 0, 
/*57669*/       OPC_EmitInteger, MVT::i32, 0, 
/*57672*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57692*/     /*Scope*/ 67, /*->57760*/
/*57693*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57695*/       OPC_EmitInteger, MVT::i32, 1, 
/*57698*/       OPC_EmitInteger, MVT::i32, 0, 
/*57701*/       OPC_EmitInteger, MVT::i32, 0, 
/*57704*/       OPC_EmitInteger, MVT::i32, 0, 
/*57707*/       OPC_EmitInteger, MVT::i32, 0, 
/*57710*/       OPC_EmitInteger, MVT::i32, 0, 
/*57713*/       OPC_EmitInteger, MVT::i32, 0, 
/*57716*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57728*/       OPC_EmitInteger, MVT::i32, 1, 
/*57731*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57734*/       OPC_EmitInteger, MVT::i32, 0, 
/*57737*/       OPC_EmitInteger, MVT::i32, 0, 
/*57740*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57760*/     /*Scope*/ 14, /*->57775*/
/*57761*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57764*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57775*/     0, /*End of Scope*/
/*57776*/   /*SwitchOpcode*/ 115|128,1/*243*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->58023
/*57780*/     OPC_RecordChild0, // #0 = $src0
/*57781*/     OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->58006
/*57785*/       OPC_Scope, 67, /*->57854*/ // 4 children in Scope
/*57787*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57789*/         OPC_EmitInteger, MVT::i32, 1, 
/*57792*/         OPC_EmitInteger, MVT::i32, 0, 
/*57795*/         OPC_EmitInteger, MVT::i32, 0, 
/*57798*/         OPC_EmitInteger, MVT::i32, 0, 
/*57801*/         OPC_EmitInteger, MVT::i32, 0, 
/*57804*/         OPC_EmitInteger, MVT::i32, 0, 
/*57807*/         OPC_EmitInteger, MVT::i32, 0, 
/*57810*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57822*/         OPC_EmitInteger, MVT::i32, 1, 
/*57825*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57828*/         OPC_EmitInteger, MVT::i32, 0, 
/*57831*/         OPC_EmitInteger, MVT::i32, 0, 
/*57834*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*57854*/       /*Scope*/ 67, /*->57922*/
/*57855*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57857*/         OPC_EmitInteger, MVT::i32, 1, 
/*57860*/         OPC_EmitInteger, MVT::i32, 0, 
/*57863*/         OPC_EmitInteger, MVT::i32, 0, 
/*57866*/         OPC_EmitInteger, MVT::i32, 0, 
/*57869*/         OPC_EmitInteger, MVT::i32, 0, 
/*57872*/         OPC_EmitInteger, MVT::i32, 0, 
/*57875*/         OPC_EmitInteger, MVT::i32, 0, 
/*57878*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57890*/         OPC_EmitInteger, MVT::i32, 1, 
/*57893*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57896*/         OPC_EmitInteger, MVT::i32, 0, 
/*57899*/         OPC_EmitInteger, MVT::i32, 0, 
/*57902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*57922*/       /*Scope*/ 67, /*->57990*/
/*57923*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57925*/         OPC_EmitInteger, MVT::i32, 1, 
/*57928*/         OPC_EmitInteger, MVT::i32, 0, 
/*57931*/         OPC_EmitInteger, MVT::i32, 0, 
/*57934*/         OPC_EmitInteger, MVT::i32, 0, 
/*57937*/         OPC_EmitInteger, MVT::i32, 0, 
/*57940*/         OPC_EmitInteger, MVT::i32, 0, 
/*57943*/         OPC_EmitInteger, MVT::i32, 0, 
/*57946*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57958*/         OPC_EmitInteger, MVT::i32, 1, 
/*57961*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57964*/         OPC_EmitInteger, MVT::i32, 0, 
/*57967*/         OPC_EmitInteger, MVT::i32, 0, 
/*57970*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*57990*/       /*Scope*/ 14, /*->58005*/
/*57991*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57994*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58005*/       0, /*End of Scope*/
/*58006*/     /*SwitchType*/ 14, MVT::f64,// ->58022
/*58008*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58011*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58022*/     0, // EndSwitchType
/*58023*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->58251
/*58027*/     OPC_RecordChild0, // #0 = $src0
/*58028*/     OPC_CheckType, MVT::f32,
/*58030*/     OPC_Scope, 67, /*->58099*/ // 4 children in Scope
/*58032*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58034*/       OPC_EmitInteger, MVT::i32, 1, 
/*58037*/       OPC_EmitInteger, MVT::i32, 0, 
/*58040*/       OPC_EmitInteger, MVT::i32, 0, 
/*58043*/       OPC_EmitInteger, MVT::i32, 0, 
/*58046*/       OPC_EmitInteger, MVT::i32, 0, 
/*58049*/       OPC_EmitInteger, MVT::i32, 0, 
/*58052*/       OPC_EmitInteger, MVT::i32, 0, 
/*58055*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58067*/       OPC_EmitInteger, MVT::i32, 1, 
/*58070*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58073*/       OPC_EmitInteger, MVT::i32, 0, 
/*58076*/       OPC_EmitInteger, MVT::i32, 0, 
/*58079*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58099*/     /*Scope*/ 67, /*->58167*/
/*58100*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58102*/       OPC_EmitInteger, MVT::i32, 1, 
/*58105*/       OPC_EmitInteger, MVT::i32, 0, 
/*58108*/       OPC_EmitInteger, MVT::i32, 0, 
/*58111*/       OPC_EmitInteger, MVT::i32, 0, 
/*58114*/       OPC_EmitInteger, MVT::i32, 0, 
/*58117*/       OPC_EmitInteger, MVT::i32, 0, 
/*58120*/       OPC_EmitInteger, MVT::i32, 0, 
/*58123*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58135*/       OPC_EmitInteger, MVT::i32, 1, 
/*58138*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58141*/       OPC_EmitInteger, MVT::i32, 0, 
/*58144*/       OPC_EmitInteger, MVT::i32, 0, 
/*58147*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58167*/     /*Scope*/ 67, /*->58235*/
/*58168*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58170*/       OPC_EmitInteger, MVT::i32, 1, 
/*58173*/       OPC_EmitInteger, MVT::i32, 0, 
/*58176*/       OPC_EmitInteger, MVT::i32, 0, 
/*58179*/       OPC_EmitInteger, MVT::i32, 0, 
/*58182*/       OPC_EmitInteger, MVT::i32, 0, 
/*58185*/       OPC_EmitInteger, MVT::i32, 0, 
/*58188*/       OPC_EmitInteger, MVT::i32, 0, 
/*58191*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58203*/       OPC_EmitInteger, MVT::i32, 1, 
/*58206*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58209*/       OPC_EmitInteger, MVT::i32, 0, 
/*58212*/       OPC_EmitInteger, MVT::i32, 0, 
/*58215*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58235*/     /*Scope*/ 14, /*->58250*/
/*58236*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58239*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58250*/     0, /*End of Scope*/
/*58251*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(ISD::SINT_TO_FP),// ->58490
/*58255*/     OPC_RecordChild0, // #0 = $src0
/*58256*/     OPC_Scope, 36|128,1/*164*/, /*->58423*/ // 2 children in Scope
/*58259*/       OPC_CheckChild0Type, MVT::i32,
/*58261*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58412
/*58265*/         OPC_Scope, 67, /*->58334*/ // 3 children in Scope
/*58267*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58269*/           OPC_EmitInteger, MVT::i32, 1, 
/*58272*/           OPC_EmitInteger, MVT::i32, 0, 
/*58275*/           OPC_EmitInteger, MVT::i32, 0, 
/*58278*/           OPC_EmitInteger, MVT::i32, 0, 
/*58281*/           OPC_EmitInteger, MVT::i32, 0, 
/*58284*/           OPC_EmitInteger, MVT::i32, 0, 
/*58287*/           OPC_EmitInteger, MVT::i32, 0, 
/*58290*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58302*/           OPC_EmitInteger, MVT::i32, 1, 
/*58305*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58308*/           OPC_EmitInteger, MVT::i32, 0, 
/*58311*/           OPC_EmitInteger, MVT::i32, 0, 
/*58314*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58334*/         /*Scope*/ 67, /*->58402*/
/*58335*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58337*/           OPC_EmitInteger, MVT::i32, 1, 
/*58340*/           OPC_EmitInteger, MVT::i32, 0, 
/*58343*/           OPC_EmitInteger, MVT::i32, 0, 
/*58346*/           OPC_EmitInteger, MVT::i32, 0, 
/*58349*/           OPC_EmitInteger, MVT::i32, 0, 
/*58352*/           OPC_EmitInteger, MVT::i32, 0, 
/*58355*/           OPC_EmitInteger, MVT::i32, 0, 
/*58358*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58370*/           OPC_EmitInteger, MVT::i32, 1, 
/*58373*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58376*/           OPC_EmitInteger, MVT::i32, 0, 
/*58379*/           OPC_EmitInteger, MVT::i32, 0, 
/*58382*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58402*/         /*Scope*/ 8, /*->58411*/
/*58403*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*58411*/         0, /*End of Scope*/
/*58412*/       /*SwitchType*/ 8, MVT::f64,// ->58422
/*58414*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*58422*/       0, // EndSwitchType
/*58423*/     /*Scope*/ 65, /*->58489*/
/*58424*/       OPC_CheckChild0Type, MVT::i1,
/*58426*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58451
/*58429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58431*/         OPC_EmitInteger, MVT::i32, 0, 
/*58434*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*58441*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*58451*/       /*SwitchType*/ 35, MVT::f64,// ->58488
/*58453*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58455*/         OPC_EmitInteger, MVT::i32, 0, 
/*58458*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58470*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*58488*/       0, // EndSwitchType
/*58489*/     0, /*End of Scope*/
/*58490*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::UINT_TO_FP),// ->58720
/*58494*/     OPC_RecordChild0, // #0 = $src0
/*58495*/     OPC_Scope, 36|128,1/*164*/, /*->58662*/ // 2 children in Scope
/*58498*/       OPC_CheckChild0Type, MVT::i32,
/*58500*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58651
/*58504*/         OPC_Scope, 67, /*->58573*/ // 3 children in Scope
/*58506*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58508*/           OPC_EmitInteger, MVT::i32, 1, 
/*58511*/           OPC_EmitInteger, MVT::i32, 0, 
/*58514*/           OPC_EmitInteger, MVT::i32, 0, 
/*58517*/           OPC_EmitInteger, MVT::i32, 0, 
/*58520*/           OPC_EmitInteger, MVT::i32, 0, 
/*58523*/           OPC_EmitInteger, MVT::i32, 0, 
/*58526*/           OPC_EmitInteger, MVT::i32, 0, 
/*58529*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58541*/           OPC_EmitInteger, MVT::i32, 1, 
/*58544*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58547*/           OPC_EmitInteger, MVT::i32, 0, 
/*58550*/           OPC_EmitInteger, MVT::i32, 0, 
/*58553*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58573*/         /*Scope*/ 67, /*->58641*/
/*58574*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58576*/           OPC_EmitInteger, MVT::i32, 1, 
/*58579*/           OPC_EmitInteger, MVT::i32, 0, 
/*58582*/           OPC_EmitInteger, MVT::i32, 0, 
/*58585*/           OPC_EmitInteger, MVT::i32, 0, 
/*58588*/           OPC_EmitInteger, MVT::i32, 0, 
/*58591*/           OPC_EmitInteger, MVT::i32, 0, 
/*58594*/           OPC_EmitInteger, MVT::i32, 0, 
/*58597*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58609*/           OPC_EmitInteger, MVT::i32, 1, 
/*58612*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58615*/           OPC_EmitInteger, MVT::i32, 0, 
/*58618*/           OPC_EmitInteger, MVT::i32, 0, 
/*58621*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58641*/         /*Scope*/ 8, /*->58650*/
/*58642*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*58650*/         0, /*End of Scope*/
/*58651*/       /*SwitchType*/ 8, MVT::f64,// ->58661
/*58653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*58661*/       0, // EndSwitchType
/*58662*/     /*Scope*/ 56, /*->58719*/
/*58663*/       OPC_CheckChild0Type, MVT::i1,
/*58665*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58690
/*58668*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58670*/         OPC_EmitInteger, MVT::i32, 0, 
/*58673*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*58680*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*58690*/       /*SwitchType*/ 26, MVT::f64,// ->58718
/*58692*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58694*/         OPC_EmitInteger, MVT::i32, 0, 
/*58697*/         OPC_EmitInteger, MVT::i32, 1, 
/*58700*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58710*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*58718*/       0, // EndSwitchType
/*58719*/     0, /*End of Scope*/
/*58720*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->59022
/*58724*/     OPC_RecordChild0, // #0 = $src0
/*58725*/     OPC_CheckType, MVT::f32,
/*58727*/     OPC_Scope, 20|128,2/*276*/, /*->59006*/ // 2 children in Scope
/*58730*/       OPC_CheckChild0Type, MVT::f32,
/*58732*/       OPC_Scope, 67, /*->58801*/ // 4 children in Scope
/*58734*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58736*/         OPC_EmitInteger, MVT::i32, 1, 
/*58739*/         OPC_EmitInteger, MVT::i32, 0, 
/*58742*/         OPC_EmitInteger, MVT::i32, 0, 
/*58745*/         OPC_EmitInteger, MVT::i32, 0, 
/*58748*/         OPC_EmitInteger, MVT::i32, 0, 
/*58751*/         OPC_EmitInteger, MVT::i32, 0, 
/*58754*/         OPC_EmitInteger, MVT::i32, 0, 
/*58757*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58769*/         OPC_EmitInteger, MVT::i32, 1, 
/*58772*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58775*/         OPC_EmitInteger, MVT::i32, 0, 
/*58778*/         OPC_EmitInteger, MVT::i32, 0, 
/*58781*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*58801*/       /*Scope*/ 67, /*->58869*/
/*58802*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58804*/         OPC_EmitInteger, MVT::i32, 1, 
/*58807*/         OPC_EmitInteger, MVT::i32, 0, 
/*58810*/         OPC_EmitInteger, MVT::i32, 0, 
/*58813*/         OPC_EmitInteger, MVT::i32, 0, 
/*58816*/         OPC_EmitInteger, MVT::i32, 0, 
/*58819*/         OPC_EmitInteger, MVT::i32, 0, 
/*58822*/         OPC_EmitInteger, MVT::i32, 0, 
/*58825*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58837*/         OPC_EmitInteger, MVT::i32, 1, 
/*58840*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58843*/         OPC_EmitInteger, MVT::i32, 0, 
/*58846*/         OPC_EmitInteger, MVT::i32, 0, 
/*58849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*58869*/       /*Scope*/ 67, /*->58937*/
/*58870*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58872*/         OPC_EmitInteger, MVT::i32, 1, 
/*58875*/         OPC_EmitInteger, MVT::i32, 0, 
/*58878*/         OPC_EmitInteger, MVT::i32, 0, 
/*58881*/         OPC_EmitInteger, MVT::i32, 0, 
/*58884*/         OPC_EmitInteger, MVT::i32, 0, 
/*58887*/         OPC_EmitInteger, MVT::i32, 0, 
/*58890*/         OPC_EmitInteger, MVT::i32, 0, 
/*58893*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58905*/         OPC_EmitInteger, MVT::i32, 1, 
/*58908*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58911*/         OPC_EmitInteger, MVT::i32, 0, 
/*58914*/         OPC_EmitInteger, MVT::i32, 0, 
/*58917*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*58937*/       /*Scope*/ 67, /*->59005*/
/*58938*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58940*/         OPC_EmitInteger, MVT::i32, 1, 
/*58943*/         OPC_EmitInteger, MVT::i32, 0, 
/*58946*/         OPC_EmitInteger, MVT::i32, 0, 
/*58949*/         OPC_EmitInteger, MVT::i32, 0, 
/*58952*/         OPC_EmitInteger, MVT::i32, 0, 
/*58955*/         OPC_EmitInteger, MVT::i32, 0, 
/*58958*/         OPC_EmitInteger, MVT::i32, 0, 
/*58961*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58973*/         OPC_EmitInteger, MVT::i32, 1, 
/*58976*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58979*/         OPC_EmitInteger, MVT::i32, 0, 
/*58982*/         OPC_EmitInteger, MVT::i32, 0, 
/*58985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*59005*/       0, /*End of Scope*/
/*59006*/     /*Scope*/ 14, /*->59021*/
/*59007*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59010*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59021*/     0, /*End of Scope*/
/*59022*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->59324
/*59026*/     OPC_RecordChild0, // #0 = $src0
/*59027*/     OPC_CheckType, MVT::f32,
/*59029*/     OPC_Scope, 20|128,2/*276*/, /*->59308*/ // 2 children in Scope
/*59032*/       OPC_CheckChild0Type, MVT::f32,
/*59034*/       OPC_Scope, 67, /*->59103*/ // 4 children in Scope
/*59036*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59038*/         OPC_EmitInteger, MVT::i32, 1, 
/*59041*/         OPC_EmitInteger, MVT::i32, 0, 
/*59044*/         OPC_EmitInteger, MVT::i32, 0, 
/*59047*/         OPC_EmitInteger, MVT::i32, 0, 
/*59050*/         OPC_EmitInteger, MVT::i32, 0, 
/*59053*/         OPC_EmitInteger, MVT::i32, 0, 
/*59056*/         OPC_EmitInteger, MVT::i32, 0, 
/*59059*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59071*/         OPC_EmitInteger, MVT::i32, 1, 
/*59074*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59077*/         OPC_EmitInteger, MVT::i32, 0, 
/*59080*/         OPC_EmitInteger, MVT::i32, 0, 
/*59083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*59103*/       /*Scope*/ 67, /*->59171*/
/*59104*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59106*/         OPC_EmitInteger, MVT::i32, 1, 
/*59109*/         OPC_EmitInteger, MVT::i32, 0, 
/*59112*/         OPC_EmitInteger, MVT::i32, 0, 
/*59115*/         OPC_EmitInteger, MVT::i32, 0, 
/*59118*/         OPC_EmitInteger, MVT::i32, 0, 
/*59121*/         OPC_EmitInteger, MVT::i32, 0, 
/*59124*/         OPC_EmitInteger, MVT::i32, 0, 
/*59127*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59139*/         OPC_EmitInteger, MVT::i32, 1, 
/*59142*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59145*/         OPC_EmitInteger, MVT::i32, 0, 
/*59148*/         OPC_EmitInteger, MVT::i32, 0, 
/*59151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*59171*/       /*Scope*/ 67, /*->59239*/
/*59172*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59174*/         OPC_EmitInteger, MVT::i32, 1, 
/*59177*/         OPC_EmitInteger, MVT::i32, 0, 
/*59180*/         OPC_EmitInteger, MVT::i32, 0, 
/*59183*/         OPC_EmitInteger, MVT::i32, 0, 
/*59186*/         OPC_EmitInteger, MVT::i32, 0, 
/*59189*/         OPC_EmitInteger, MVT::i32, 0, 
/*59192*/         OPC_EmitInteger, MVT::i32, 0, 
/*59195*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59207*/         OPC_EmitInteger, MVT::i32, 1, 
/*59210*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59213*/         OPC_EmitInteger, MVT::i32, 0, 
/*59216*/         OPC_EmitInteger, MVT::i32, 0, 
/*59219*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*59239*/       /*Scope*/ 67, /*->59307*/
/*59240*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59242*/         OPC_EmitInteger, MVT::i32, 1, 
/*59245*/         OPC_EmitInteger, MVT::i32, 0, 
/*59248*/         OPC_EmitInteger, MVT::i32, 0, 
/*59251*/         OPC_EmitInteger, MVT::i32, 0, 
/*59254*/         OPC_EmitInteger, MVT::i32, 0, 
/*59257*/         OPC_EmitInteger, MVT::i32, 0, 
/*59260*/         OPC_EmitInteger, MVT::i32, 0, 
/*59263*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59275*/         OPC_EmitInteger, MVT::i32, 1, 
/*59278*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59281*/         OPC_EmitInteger, MVT::i32, 0, 
/*59284*/         OPC_EmitInteger, MVT::i32, 0, 
/*59287*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*59307*/       0, /*End of Scope*/
/*59308*/     /*Scope*/ 14, /*->59323*/
/*59309*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59312*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59323*/     0, /*End of Scope*/
/*59324*/   /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FMA),// ->59488
/*59328*/     OPC_RecordChild0, // #0 = $src0
/*59329*/     OPC_RecordChild1, // #1 = $src1
/*59330*/     OPC_RecordChild2, // #2 = $src2
/*59331*/     OPC_SwitchType /*2 cases */, 127, MVT::f32,// ->59461
/*59334*/       OPC_Scope, 99, /*->59435*/ // 2 children in Scope
/*59336*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59338*/         OPC_EmitInteger, MVT::i32, 0, 
/*59341*/         OPC_EmitInteger, MVT::i32, 0, 
/*59344*/         OPC_EmitInteger, MVT::i32, 0, 
/*59347*/         OPC_EmitInteger, MVT::i32, 0, 
/*59350*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59362*/         OPC_EmitInteger, MVT::i32, 0, 
/*59365*/         OPC_EmitInteger, MVT::i32, 0, 
/*59368*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59380*/         OPC_EmitInteger, MVT::i32, 0, 
/*59383*/         OPC_EmitInteger, MVT::i32, 0, 
/*59386*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59398*/         OPC_EmitInteger, MVT::i32, 1, 
/*59401*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59404*/         OPC_EmitInteger, MVT::i32, 0, 
/*59407*/         OPC_EmitInteger, MVT::i32, 0, 
/*59410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59435*/       /*Scope*/ 24, /*->59460*/
/*59436*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59439*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59442*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59445*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59460*/       0, /*End of Scope*/
/*59461*/     /*SwitchType*/ 24, MVT::f64,// ->59487
/*59463*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59466*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59469*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59472*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59487*/     0, // EndSwitchType
/*59488*/   /*SwitchOpcode*/ 31|128,4/*543*/, TARGET_VAL(ISD::FSQRT),// ->60035
/*59492*/     OPC_RecordChild0, // #0 = $src
/*59493*/     OPC_SwitchType /*2 cases */, 9|128,4/*521*/, MVT::f32,// ->60018
/*59497*/       OPC_Scope, 38|128,1/*166*/, /*->59666*/ // 4 children in Scope
/*59500*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59502*/         OPC_EmitInteger, MVT::i32, 0, 
/*59505*/         OPC_EmitInteger, MVT::i32, 0, 
/*59508*/         OPC_EmitInteger, MVT::i32, 1, 
/*59511*/         OPC_EmitInteger, MVT::i32, 0, 
/*59514*/         OPC_EmitInteger, MVT::i32, 0, 
/*59517*/         OPC_EmitInteger, MVT::i32, 0, 
/*59520*/         OPC_EmitInteger, MVT::i32, 0, 
/*59523*/         OPC_EmitInteger, MVT::i32, 0, 
/*59526*/         OPC_EmitInteger, MVT::i32, 0, 
/*59529*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59541*/         OPC_EmitInteger, MVT::i32, 1, 
/*59544*/         OPC_EmitInteger, MVT::i32, 0, 
/*59547*/         OPC_EmitInteger, MVT::i32, 0, 
/*59550*/         OPC_EmitInteger, MVT::i32, 0, 
/*59553*/         OPC_EmitInteger, MVT::i32, 0, 
/*59556*/         OPC_EmitInteger, MVT::i32, 0, 
/*59559*/         OPC_EmitInteger, MVT::i32, 0, 
/*59562*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59574*/         OPC_EmitInteger, MVT::i32, 1, 
/*59577*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59580*/         OPC_EmitInteger, MVT::i32, 0, 
/*59583*/         OPC_EmitInteger, MVT::i32, 0, 
/*59586*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59606*/         OPC_EmitInteger, MVT::i32, 0, 
/*59609*/         OPC_EmitInteger, MVT::i32, 0, 
/*59612*/         OPC_EmitInteger, MVT::i32, 0, 
/*59615*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59627*/         OPC_EmitInteger, MVT::i32, 1, 
/*59630*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59633*/         OPC_EmitInteger, MVT::i32, 0, 
/*59636*/         OPC_EmitInteger, MVT::i32, 0, 
/*59639*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*59666*/       /*Scope*/ 38|128,1/*166*/, /*->59834*/
/*59668*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59670*/         OPC_EmitInteger, MVT::i32, 0, 
/*59673*/         OPC_EmitInteger, MVT::i32, 0, 
/*59676*/         OPC_EmitInteger, MVT::i32, 1, 
/*59679*/         OPC_EmitInteger, MVT::i32, 0, 
/*59682*/         OPC_EmitInteger, MVT::i32, 0, 
/*59685*/         OPC_EmitInteger, MVT::i32, 0, 
/*59688*/         OPC_EmitInteger, MVT::i32, 0, 
/*59691*/         OPC_EmitInteger, MVT::i32, 0, 
/*59694*/         OPC_EmitInteger, MVT::i32, 0, 
/*59697*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59709*/         OPC_EmitInteger, MVT::i32, 1, 
/*59712*/         OPC_EmitInteger, MVT::i32, 0, 
/*59715*/         OPC_EmitInteger, MVT::i32, 0, 
/*59718*/         OPC_EmitInteger, MVT::i32, 0, 
/*59721*/         OPC_EmitInteger, MVT::i32, 0, 
/*59724*/         OPC_EmitInteger, MVT::i32, 0, 
/*59727*/         OPC_EmitInteger, MVT::i32, 0, 
/*59730*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59742*/         OPC_EmitInteger, MVT::i32, 1, 
/*59745*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59748*/         OPC_EmitInteger, MVT::i32, 0, 
/*59751*/         OPC_EmitInteger, MVT::i32, 0, 
/*59754*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59774*/         OPC_EmitInteger, MVT::i32, 0, 
/*59777*/         OPC_EmitInteger, MVT::i32, 0, 
/*59780*/         OPC_EmitInteger, MVT::i32, 0, 
/*59783*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59795*/         OPC_EmitInteger, MVT::i32, 1, 
/*59798*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59801*/         OPC_EmitInteger, MVT::i32, 0, 
/*59804*/         OPC_EmitInteger, MVT::i32, 0, 
/*59807*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*59834*/       /*Scope*/ 38|128,1/*166*/, /*->60002*/
/*59836*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59838*/         OPC_EmitInteger, MVT::i32, 0, 
/*59841*/         OPC_EmitInteger, MVT::i32, 0, 
/*59844*/         OPC_EmitInteger, MVT::i32, 1, 
/*59847*/         OPC_EmitInteger, MVT::i32, 0, 
/*59850*/         OPC_EmitInteger, MVT::i32, 0, 
/*59853*/         OPC_EmitInteger, MVT::i32, 0, 
/*59856*/         OPC_EmitInteger, MVT::i32, 0, 
/*59859*/         OPC_EmitInteger, MVT::i32, 0, 
/*59862*/         OPC_EmitInteger, MVT::i32, 0, 
/*59865*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59877*/         OPC_EmitInteger, MVT::i32, 1, 
/*59880*/         OPC_EmitInteger, MVT::i32, 0, 
/*59883*/         OPC_EmitInteger, MVT::i32, 0, 
/*59886*/         OPC_EmitInteger, MVT::i32, 0, 
/*59889*/         OPC_EmitInteger, MVT::i32, 0, 
/*59892*/         OPC_EmitInteger, MVT::i32, 0, 
/*59895*/         OPC_EmitInteger, MVT::i32, 0, 
/*59898*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59910*/         OPC_EmitInteger, MVT::i32, 1, 
/*59913*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59916*/         OPC_EmitInteger, MVT::i32, 0, 
/*59919*/         OPC_EmitInteger, MVT::i32, 0, 
/*59922*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59942*/         OPC_EmitInteger, MVT::i32, 0, 
/*59945*/         OPC_EmitInteger, MVT::i32, 0, 
/*59948*/         OPC_EmitInteger, MVT::i32, 0, 
/*59951*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59963*/         OPC_EmitInteger, MVT::i32, 1, 
/*59966*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59969*/         OPC_EmitInteger, MVT::i32, 0, 
/*59972*/         OPC_EmitInteger, MVT::i32, 0, 
/*59975*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*60002*/       /*Scope*/ 14, /*->60017*/
/*60003*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60017*/       0, /*End of Scope*/
/*60018*/     /*SwitchType*/ 14, MVT::f64,// ->60034
/*60020*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60023*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60034*/     0, // EndSwitchType
/*60035*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->60156
/*60038*/     OPC_RecordChild0, // #0 = $src
/*60039*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->60082
/*60042*/       OPC_Scope, 26, /*->60070*/ // 2 children in Scope
/*60044*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60046*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60053*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*60061*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*60070*/       /*Scope*/ 10, /*->60081*/
/*60071*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60073*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*60081*/       0, /*End of Scope*/
/*60082*/     /*SwitchType*/ 71, MVT::f64,// ->60155
/*60084*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60086*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*60089*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60092*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60101*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60104*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60107*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*60116*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60123*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*60131*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*60140*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60143*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*60155*/     0, // EndSwitchType
/*60156*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->60579
/*60160*/     OPC_RecordChild0, // #0 = $src0
/*60161*/     OPC_RecordChild1, // #1 = $src1
/*60162*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->60313
/*60166*/       OPC_CheckChild1Type, MVT::f32,
/*60168*/       OPC_Scope, 27, /*->60197*/ // 2 children in Scope
/*60170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60172*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60179*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*60187*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60197*/       /*Scope*/ 114, /*->60312*/
/*60198*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60200*/         OPC_EmitInteger, MVT::i32, 0, 
/*60203*/         OPC_EmitInteger, MVT::i32, 0, 
/*60206*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60213*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*60221*/         OPC_EmitInteger, MVT::i32, 0, 
/*60224*/         OPC_EmitInteger, MVT::i32, 0, 
/*60227*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60239*/         OPC_EmitInteger, MVT::i32, 0, 
/*60242*/         OPC_EmitInteger, MVT::i32, 0, 
/*60245*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60257*/         OPC_EmitInteger, MVT::i32, 0, 
/*60260*/         OPC_EmitInteger, MVT::i32, 0, 
/*60263*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60275*/         OPC_EmitInteger, MVT::i32, 1, 
/*60278*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60281*/         OPC_EmitInteger, MVT::i32, 0, 
/*60284*/         OPC_EmitInteger, MVT::i32, 0, 
/*60287*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60312*/       0, /*End of Scope*/
/*60313*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->60578
/*60316*/       OPC_CheckChild1Type, MVT::f64,
/*60318*/       OPC_Scope, 84, /*->60404*/ // 2 children in Scope
/*60320*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60322*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*60325*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60328*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60337*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60340*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60347*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60355*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60358*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60367*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60370*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60379*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60389*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60392*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60404*/       /*Scope*/ 43|128,1/*171*/, /*->60577*/
/*60406*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60408*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*60411*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60414*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60423*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60426*/         OPC_EmitInteger, MVT::i32, 0, 
/*60429*/         OPC_EmitInteger, MVT::i32, 0, 
/*60432*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60439*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*60447*/         OPC_EmitInteger, MVT::i32, 0, 
/*60450*/         OPC_EmitInteger, MVT::i32, 0, 
/*60453*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60465*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60468*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*60477*/         OPC_EmitInteger, MVT::i32, 0, 
/*60480*/         OPC_EmitInteger, MVT::i32, 0, 
/*60483*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60495*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60498*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*60507*/         OPC_EmitInteger, MVT::i32, 0, 
/*60510*/         OPC_EmitInteger, MVT::i32, 0, 
/*60513*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60525*/         OPC_EmitInteger, MVT::i32, 1, 
/*60528*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60531*/         OPC_EmitInteger, MVT::i32, 0, 
/*60534*/         OPC_EmitInteger, MVT::i32, 0, 
/*60537*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*60562*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60565*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60577*/       0, /*End of Scope*/
/*60578*/     0, // EndSwitchType
/*60579*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->61316
/*60583*/     OPC_RecordChild0, // #0 = $src0
/*60584*/     OPC_RecordChild1, // #1 = $src1
/*60585*/     OPC_CheckType, MVT::f32,
/*60587*/     OPC_Scope, 103|128,1/*231*/, /*->60821*/ // 4 children in Scope
/*60590*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60592*/       OPC_EmitInteger, MVT::i32, 1, 
/*60595*/       OPC_EmitInteger, MVT::i32, 0, 
/*60598*/       OPC_EmitInteger, MVT::i32, 0, 
/*60601*/       OPC_EmitInteger, MVT::i32, 0, 
/*60604*/       OPC_EmitInteger, MVT::i32, 0, 
/*60607*/       OPC_EmitInteger, MVT::i32, 0, 
/*60610*/       OPC_EmitInteger, MVT::i32, 1, 
/*60613*/       OPC_EmitInteger, MVT::i32, 0, 
/*60616*/       OPC_EmitInteger, MVT::i32, 0, 
/*60619*/       OPC_EmitInteger, MVT::i32, 0, 
/*60622*/       OPC_EmitInteger, MVT::i32, 0, 
/*60625*/       OPC_EmitInteger, MVT::i32, 0, 
/*60628*/       OPC_EmitInteger, MVT::i32, 0, 
/*60631*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60643*/       OPC_EmitInteger, MVT::i32, 1, 
/*60646*/       OPC_EmitInteger, MVT::i32, 0, 
/*60649*/       OPC_EmitInteger, MVT::i32, 0, 
/*60652*/       OPC_EmitInteger, MVT::i32, 0, 
/*60655*/       OPC_EmitInteger, MVT::i32, 0, 
/*60658*/       OPC_EmitInteger, MVT::i32, 0, 
/*60661*/       OPC_EmitInteger, MVT::i32, 0, 
/*60664*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60676*/       OPC_EmitInteger, MVT::i32, 1, 
/*60679*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60682*/       OPC_EmitInteger, MVT::i32, 0, 
/*60685*/       OPC_EmitInteger, MVT::i32, 0, 
/*60688*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60708*/       OPC_EmitInteger, MVT::i32, 0, 
/*60711*/       OPC_EmitInteger, MVT::i32, 0, 
/*60714*/       OPC_EmitInteger, MVT::i32, 0, 
/*60717*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60729*/       OPC_EmitInteger, MVT::i32, 1, 
/*60732*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60735*/       OPC_EmitInteger, MVT::i32, 0, 
/*60738*/       OPC_EmitInteger, MVT::i32, 0, 
/*60741*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60768*/       OPC_EmitInteger, MVT::i32, 0, 
/*60771*/       OPC_EmitInteger, MVT::i32, 0, 
/*60774*/       OPC_EmitInteger, MVT::i32, 0, 
/*60777*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60789*/       OPC_EmitInteger, MVT::i32, 1, 
/*60792*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60795*/       OPC_EmitInteger, MVT::i32, 0, 
/*60798*/       OPC_EmitInteger, MVT::i32, 0, 
/*60801*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*60821*/     /*Scope*/ 103|128,1/*231*/, /*->61054*/
/*60823*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60825*/       OPC_EmitInteger, MVT::i32, 1, 
/*60828*/       OPC_EmitInteger, MVT::i32, 0, 
/*60831*/       OPC_EmitInteger, MVT::i32, 0, 
/*60834*/       OPC_EmitInteger, MVT::i32, 0, 
/*60837*/       OPC_EmitInteger, MVT::i32, 0, 
/*60840*/       OPC_EmitInteger, MVT::i32, 0, 
/*60843*/       OPC_EmitInteger, MVT::i32, 1, 
/*60846*/       OPC_EmitInteger, MVT::i32, 0, 
/*60849*/       OPC_EmitInteger, MVT::i32, 0, 
/*60852*/       OPC_EmitInteger, MVT::i32, 0, 
/*60855*/       OPC_EmitInteger, MVT::i32, 0, 
/*60858*/       OPC_EmitInteger, MVT::i32, 0, 
/*60861*/       OPC_EmitInteger, MVT::i32, 0, 
/*60864*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60876*/       OPC_EmitInteger, MVT::i32, 1, 
/*60879*/       OPC_EmitInteger, MVT::i32, 0, 
/*60882*/       OPC_EmitInteger, MVT::i32, 0, 
/*60885*/       OPC_EmitInteger, MVT::i32, 0, 
/*60888*/       OPC_EmitInteger, MVT::i32, 0, 
/*60891*/       OPC_EmitInteger, MVT::i32, 0, 
/*60894*/       OPC_EmitInteger, MVT::i32, 0, 
/*60897*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60909*/       OPC_EmitInteger, MVT::i32, 1, 
/*60912*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60915*/       OPC_EmitInteger, MVT::i32, 0, 
/*60918*/       OPC_EmitInteger, MVT::i32, 0, 
/*60921*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60941*/       OPC_EmitInteger, MVT::i32, 0, 
/*60944*/       OPC_EmitInteger, MVT::i32, 0, 
/*60947*/       OPC_EmitInteger, MVT::i32, 0, 
/*60950*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60962*/       OPC_EmitInteger, MVT::i32, 1, 
/*60965*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60968*/       OPC_EmitInteger, MVT::i32, 0, 
/*60971*/       OPC_EmitInteger, MVT::i32, 0, 
/*60974*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61001*/       OPC_EmitInteger, MVT::i32, 0, 
/*61004*/       OPC_EmitInteger, MVT::i32, 0, 
/*61007*/       OPC_EmitInteger, MVT::i32, 0, 
/*61010*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61022*/       OPC_EmitInteger, MVT::i32, 1, 
/*61025*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61028*/       OPC_EmitInteger, MVT::i32, 0, 
/*61031*/       OPC_EmitInteger, MVT::i32, 0, 
/*61034*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*61054*/     /*Scope*/ 103|128,1/*231*/, /*->61287*/
/*61056*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*61058*/       OPC_EmitInteger, MVT::i32, 1, 
/*61061*/       OPC_EmitInteger, MVT::i32, 0, 
/*61064*/       OPC_EmitInteger, MVT::i32, 0, 
/*61067*/       OPC_EmitInteger, MVT::i32, 0, 
/*61070*/       OPC_EmitInteger, MVT::i32, 0, 
/*61073*/       OPC_EmitInteger, MVT::i32, 0, 
/*61076*/       OPC_EmitInteger, MVT::i32, 1, 
/*61079*/       OPC_EmitInteger, MVT::i32, 0, 
/*61082*/       OPC_EmitInteger, MVT::i32, 0, 
/*61085*/       OPC_EmitInteger, MVT::i32, 0, 
/*61088*/       OPC_EmitInteger, MVT::i32, 0, 
/*61091*/       OPC_EmitInteger, MVT::i32, 0, 
/*61094*/       OPC_EmitInteger, MVT::i32, 0, 
/*61097*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61109*/       OPC_EmitInteger, MVT::i32, 1, 
/*61112*/       OPC_EmitInteger, MVT::i32, 0, 
/*61115*/       OPC_EmitInteger, MVT::i32, 0, 
/*61118*/       OPC_EmitInteger, MVT::i32, 0, 
/*61121*/       OPC_EmitInteger, MVT::i32, 0, 
/*61124*/       OPC_EmitInteger, MVT::i32, 0, 
/*61127*/       OPC_EmitInteger, MVT::i32, 0, 
/*61130*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61142*/       OPC_EmitInteger, MVT::i32, 1, 
/*61145*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61148*/       OPC_EmitInteger, MVT::i32, 0, 
/*61151*/       OPC_EmitInteger, MVT::i32, 0, 
/*61154*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61174*/       OPC_EmitInteger, MVT::i32, 0, 
/*61177*/       OPC_EmitInteger, MVT::i32, 0, 
/*61180*/       OPC_EmitInteger, MVT::i32, 0, 
/*61183*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61195*/       OPC_EmitInteger, MVT::i32, 1, 
/*61198*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61201*/       OPC_EmitInteger, MVT::i32, 0, 
/*61204*/       OPC_EmitInteger, MVT::i32, 0, 
/*61207*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61234*/       OPC_EmitInteger, MVT::i32, 0, 
/*61237*/       OPC_EmitInteger, MVT::i32, 0, 
/*61240*/       OPC_EmitInteger, MVT::i32, 0, 
/*61243*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61255*/       OPC_EmitInteger, MVT::i32, 1, 
/*61258*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61261*/       OPC_EmitInteger, MVT::i32, 0, 
/*61264*/       OPC_EmitInteger, MVT::i32, 0, 
/*61267*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*61287*/     /*Scope*/ 27, /*->61315*/
/*61288*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61290*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*61298*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61307*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*61315*/     0, /*End of Scope*/
/*61316*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMIN3),// ->61348
/*61319*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61320*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61321*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61322*/     OPC_CheckType, MVT::f32,
/*61324*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61327*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61330*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61333*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61348*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMAX3),// ->61380
/*61351*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61352*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61353*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61354*/     OPC_CheckType, MVT::f32,
/*61356*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61359*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61362*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61365*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61380*/   /*SwitchOpcode*/ 57, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->61440
/*61383*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61384*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61385*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61386*/     OPC_SwitchType /*2 cases */, 24, MVT::f32,// ->61413
/*61389*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61392*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61395*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61398*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61413*/     /*SwitchType*/ 24, MVT::f64,// ->61439
/*61415*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61418*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61421*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61424*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61439*/     0, // EndSwitchType
/*61440*/   /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->61509
/*61443*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61444*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61445*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61446*/     OPC_RecordChild3, // #3 = physreg input VCC
/*61447*/     OPC_CheckChild3Type, MVT::i1,
/*61449*/     OPC_SwitchType /*2 cases */, 27, MVT::f32,// ->61479
/*61452*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61455*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61458*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61461*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61464*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61479*/     /*SwitchType*/ 27, MVT::f64,// ->61508
/*61481*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61484*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61487*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61490*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61493*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61508*/     0, // EndSwitchType
/*61509*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::LDEXP),// ->61560
/*61512*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61513*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61514*/     OPC_CheckChild1Type, MVT::i32,
/*61516*/     OPC_SwitchType /*2 cases */, 19, MVT::f32,// ->61538
/*61519*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61522*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61525*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61538*/     /*SwitchType*/ 19, MVT::f64,// ->61559
/*61540*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61543*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61546*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61559*/     0, // EndSwitchType
/*61560*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->61588
/*61563*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61564*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61565*/     OPC_CheckChild1Type, MVT::i32,
/*61567*/     OPC_CheckType, MVT::f64,
/*61569*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61572*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61575*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61588*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_ROUND),// ->61606
/*61591*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61592*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61595*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61606*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_EXTEND),// ->61624
/*61609*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61610*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61613*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61624*/   /*SwitchOpcode*/ 35, TARGET_VAL(AMDGPUISD::RSQ),// ->61662
/*61627*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61628*/     OPC_SwitchType /*2 cases */, 14, MVT::f32,// ->61645
/*61631*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61634*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61645*/     /*SwitchType*/ 14, MVT::f64,// ->61661
/*61647*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61650*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61661*/     0, // EndSwitchType
/*61662*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP16_TO_FP),// ->61678
/*61665*/     OPC_RecordChild0, // #0 = $src0
/*61666*/     OPC_CheckChild0Type, MVT::i32,
/*61668*/     OPC_CheckType, MVT::f32,
/*61670*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*61678*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->61694
/*61681*/     OPC_RecordChild0, // #0 = $src0
/*61682*/     OPC_CheckChild0Type, MVT::i32,
/*61684*/     OPC_CheckType, MVT::f32,
/*61686*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*61694*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->61710
/*61697*/     OPC_RecordChild0, // #0 = $src0
/*61698*/     OPC_CheckChild0Type, MVT::i32,
/*61700*/     OPC_CheckType, MVT::f32,
/*61702*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*61710*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->61726
/*61713*/     OPC_RecordChild0, // #0 = $src0
/*61714*/     OPC_CheckChild0Type, MVT::i32,
/*61716*/     OPC_CheckType, MVT::f32,
/*61718*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*61726*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->61742
/*61729*/     OPC_RecordChild0, // #0 = $src0
/*61730*/     OPC_CheckChild0Type, MVT::i32,
/*61732*/     OPC_CheckType, MVT::f32,
/*61734*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*61742*/   /*SwitchOpcode*/ 52|128,14/*1844*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->63590
/*61746*/     OPC_RecordChild0, // #0 = $vec
/*61747*/     OPC_RecordChild1, // #1 = $val
/*61748*/     OPC_Scope, 32|128,6/*800*/, /*->62551*/ // 6 children in Scope
/*61751*/       OPC_CheckChild1Type, MVT::i32,
/*61753*/       OPC_Scope, 90, /*->61845*/ // 17 children in Scope
/*61755*/         OPC_MoveChild, 2,
/*61757*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*61760*/         OPC_RecordChild0, // #2 = $idx
/*61761*/         OPC_RecordChild1, // #3 = $off
/*61762*/         OPC_MoveChild, 1,
/*61764*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61767*/         OPC_MoveParent,
/*61768*/         OPC_CheckType, MVT::i32,
/*61770*/         OPC_MoveParent,
/*61771*/         OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->61790
/*61774*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61776*/           OPC_EmitConvertToTarget, 3,
/*61778*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61790*/         /*SwitchType*/ 16, MVT::v4i32,// ->61808
/*61792*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61794*/           OPC_EmitConvertToTarget, 3,
/*61796*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61808*/         /*SwitchType*/ 16, MVT::v8i32,// ->61826
/*61810*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61812*/           OPC_EmitConvertToTarget, 3,
/*61814*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61826*/         /*SwitchType*/ 16, MVT::v16i32,// ->61844
/*61828*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61830*/           OPC_EmitConvertToTarget, 3,
/*61832*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61844*/         0, // EndSwitchType
/*61845*/       /*Scope*/ 110, /*->61956*/
/*61846*/         OPC_CheckChild2Integer, 0, 
/*61848*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61885
/*61851*/           OPC_Scope, 15, /*->61868*/ // 2 children in Scope
/*61853*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61855*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61858*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61868*/           /*Scope*/ 15, /*->61884*/
/*61869*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61871*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61874*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61884*/           0, /*End of Scope*/
/*61885*/         /*SwitchType*/ 34, MVT::v2i32,// ->61921
/*61887*/           OPC_Scope, 15, /*->61904*/ // 2 children in Scope
/*61889*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61891*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61894*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61904*/           /*Scope*/ 15, /*->61920*/
/*61905*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61907*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61910*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61920*/           0, /*End of Scope*/
/*61921*/         /*SwitchType*/ 15, MVT::v8i32,// ->61938
/*61923*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61925*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61928*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*61938*/         /*SwitchType*/ 15, MVT::v16i32,// ->61955
/*61940*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61942*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61945*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*61955*/         0, // EndSwitchType
/*61956*/       /*Scope*/ 110, /*->62067*/
/*61957*/         OPC_CheckChild2Integer, 1, 
/*61959*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61996
/*61962*/           OPC_Scope, 15, /*->61979*/ // 2 children in Scope
/*61964*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61966*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61969*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*61979*/           /*Scope*/ 15, /*->61995*/
/*61980*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61982*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61985*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*61995*/           0, /*End of Scope*/
/*61996*/         /*SwitchType*/ 34, MVT::v2i32,// ->62032
/*61998*/           OPC_Scope, 15, /*->62015*/ // 2 children in Scope
/*62000*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62002*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62005*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62015*/           /*Scope*/ 15, /*->62031*/
/*62016*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62018*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62021*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62031*/           0, /*End of Scope*/
/*62032*/         /*SwitchType*/ 15, MVT::v8i32,// ->62049
/*62034*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62036*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62039*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*62049*/         /*SwitchType*/ 15, MVT::v16i32,// ->62066
/*62051*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62053*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62056*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*62066*/         0, // EndSwitchType
/*62067*/       /*Scope*/ 91, /*->62159*/
/*62068*/         OPC_CheckChild2Integer, 2, 
/*62070*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62107
/*62073*/           OPC_Scope, 15, /*->62090*/ // 2 children in Scope
/*62075*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62077*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62080*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62090*/           /*Scope*/ 15, /*->62106*/
/*62091*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62093*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62096*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62106*/           0, /*End of Scope*/
/*62107*/         /*SwitchType*/ 15, MVT::v2i32,// ->62124
/*62109*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62111*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62114*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*62124*/         /*SwitchType*/ 15, MVT::v8i32,// ->62141
/*62126*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62128*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62131*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*62141*/         /*SwitchType*/ 15, MVT::v16i32,// ->62158
/*62143*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62145*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62148*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*62158*/         0, // EndSwitchType
/*62159*/       /*Scope*/ 74, /*->62234*/
/*62160*/         OPC_CheckChild2Integer, 3, 
/*62162*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->62199
/*62165*/           OPC_Scope, 15, /*->62182*/ // 2 children in Scope
/*62167*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62169*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62172*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62182*/           /*Scope*/ 15, /*->62198*/
/*62183*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62185*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62188*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62198*/           0, /*End of Scope*/
/*62199*/         /*SwitchType*/ 15, MVT::v8i32,// ->62216
/*62201*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62203*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62206*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*62216*/         /*SwitchType*/ 15, MVT::v16i32,// ->62233
/*62218*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62220*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62223*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*62233*/         0, // EndSwitchType
/*62234*/       /*Scope*/ 38, /*->62273*/
/*62235*/         OPC_CheckChild2Integer, 4, 
/*62237*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62255
/*62240*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62242*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62245*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*62255*/         /*SwitchType*/ 15, MVT::v16i32,// ->62272
/*62257*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62259*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62262*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*62272*/         0, // EndSwitchType
/*62273*/       /*Scope*/ 38, /*->62312*/
/*62274*/         OPC_CheckChild2Integer, 5, 
/*62276*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62294
/*62279*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62281*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62284*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*62294*/         /*SwitchType*/ 15, MVT::v16i32,// ->62311
/*62296*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62298*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62301*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*62311*/         0, // EndSwitchType
/*62312*/       /*Scope*/ 38, /*->62351*/
/*62313*/         OPC_CheckChild2Integer, 6, 
/*62315*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62333
/*62318*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62320*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62323*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*62333*/         /*SwitchType*/ 15, MVT::v16i32,// ->62350
/*62335*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62337*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62340*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*62350*/         0, // EndSwitchType
/*62351*/       /*Scope*/ 38, /*->62390*/
/*62352*/         OPC_CheckChild2Integer, 7, 
/*62354*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62372
/*62357*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62359*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62362*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62372*/         /*SwitchType*/ 15, MVT::v16i32,// ->62389
/*62374*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62376*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62379*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62389*/         0, // EndSwitchType
/*62390*/       /*Scope*/ 19, /*->62410*/
/*62391*/         OPC_CheckChild2Integer, 8, 
/*62393*/         OPC_CheckType, MVT::v16i32,
/*62395*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62397*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62400*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*62410*/       /*Scope*/ 19, /*->62430*/
/*62411*/         OPC_CheckChild2Integer, 9, 
/*62413*/         OPC_CheckType, MVT::v16i32,
/*62415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62417*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62420*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*62430*/       /*Scope*/ 19, /*->62450*/
/*62431*/         OPC_CheckChild2Integer, 10, 
/*62433*/         OPC_CheckType, MVT::v16i32,
/*62435*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62437*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62440*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*62450*/       /*Scope*/ 19, /*->62470*/
/*62451*/         OPC_CheckChild2Integer, 11, 
/*62453*/         OPC_CheckType, MVT::v16i32,
/*62455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62457*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*62460*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*62470*/       /*Scope*/ 19, /*->62490*/
/*62471*/         OPC_CheckChild2Integer, 12, 
/*62473*/         OPC_CheckType, MVT::v16i32,
/*62475*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62477*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*62480*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*62490*/       /*Scope*/ 19, /*->62510*/
/*62491*/         OPC_CheckChild2Integer, 13, 
/*62493*/         OPC_CheckType, MVT::v16i32,
/*62495*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62497*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*62500*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*62510*/       /*Scope*/ 19, /*->62530*/
/*62511*/         OPC_CheckChild2Integer, 14, 
/*62513*/         OPC_CheckType, MVT::v16i32,
/*62515*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62517*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*62520*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*62530*/       /*Scope*/ 19, /*->62550*/
/*62531*/         OPC_CheckChild2Integer, 15, 
/*62533*/         OPC_CheckType, MVT::v16i32,
/*62535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62537*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*62540*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*62550*/       0, /*End of Scope*/
/*62551*/     /*Scope*/ 33, /*->62585*/
/*62552*/       OPC_RecordChild2, // #2 = $index
/*62553*/       OPC_CheckChild2Type, MVT::i32,
/*62555*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->62570
/*62558*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*62570*/       /*SwitchType*/ 12, MVT::v4i32,// ->62584
/*62572*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*62584*/       0, // EndSwitchType
/*62585*/     /*Scope*/ 83, /*->62669*/
/*62586*/       OPC_CheckChild1Type, MVT::i32,
/*62588*/       OPC_RecordChild2, // #2 = $idx
/*62589*/       OPC_CheckChild2Type, MVT::i32,
/*62591*/       OPC_SwitchType /*4 cases */, 17, MVT::v2i32,// ->62611
/*62594*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62596*/         OPC_EmitInteger, MVT::i32, 0, 
/*62599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62611*/       /*SwitchType*/ 17, MVT::v4i32,// ->62630
/*62613*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62615*/         OPC_EmitInteger, MVT::i32, 0, 
/*62618*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62630*/       /*SwitchType*/ 17, MVT::v8i32,// ->62649
/*62632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62634*/         OPC_EmitInteger, MVT::i32, 0, 
/*62637*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62649*/       /*SwitchType*/ 17, MVT::v16i32,// ->62668
/*62651*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62653*/         OPC_EmitInteger, MVT::i32, 0, 
/*62656*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62668*/       0, // EndSwitchType
/*62669*/     /*Scope*/ 32|128,6/*800*/, /*->63471*/
/*62671*/       OPC_CheckChild1Type, MVT::f32,
/*62673*/       OPC_Scope, 90, /*->62765*/ // 17 children in Scope
/*62675*/         OPC_MoveChild, 2,
/*62677*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62680*/         OPC_RecordChild0, // #2 = $idx
/*62681*/         OPC_RecordChild1, // #3 = $off
/*62682*/         OPC_MoveChild, 1,
/*62684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62687*/         OPC_MoveParent,
/*62688*/         OPC_CheckType, MVT::i32,
/*62690*/         OPC_MoveParent,
/*62691*/         OPC_SwitchType /*4 cases */, 16, MVT::v2f32,// ->62710
/*62694*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62696*/           OPC_EmitConvertToTarget, 3,
/*62698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62710*/         /*SwitchType*/ 16, MVT::v4f32,// ->62728
/*62712*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62714*/           OPC_EmitConvertToTarget, 3,
/*62716*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62728*/         /*SwitchType*/ 16, MVT::v8f32,// ->62746
/*62730*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62732*/           OPC_EmitConvertToTarget, 3,
/*62734*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62746*/         /*SwitchType*/ 16, MVT::v16f32,// ->62764
/*62748*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62750*/           OPC_EmitConvertToTarget, 3,
/*62752*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62764*/         0, // EndSwitchType
/*62765*/       /*Scope*/ 110, /*->62876*/
/*62766*/         OPC_CheckChild2Integer, 0, 
/*62768*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62805
/*62771*/           OPC_Scope, 15, /*->62788*/ // 2 children in Scope
/*62773*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62775*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62778*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62788*/           /*Scope*/ 15, /*->62804*/
/*62789*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62791*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62794*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62804*/           0, /*End of Scope*/
/*62805*/         /*SwitchType*/ 34, MVT::v2f32,// ->62841
/*62807*/           OPC_Scope, 15, /*->62824*/ // 2 children in Scope
/*62809*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62811*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62814*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62824*/           /*Scope*/ 15, /*->62840*/
/*62825*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62827*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62830*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62840*/           0, /*End of Scope*/
/*62841*/         /*SwitchType*/ 15, MVT::v8f32,// ->62858
/*62843*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62845*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62848*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*62858*/         /*SwitchType*/ 15, MVT::v16f32,// ->62875
/*62860*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62862*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62865*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*62875*/         0, // EndSwitchType
/*62876*/       /*Scope*/ 110, /*->62987*/
/*62877*/         OPC_CheckChild2Integer, 1, 
/*62879*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62916
/*62882*/           OPC_Scope, 15, /*->62899*/ // 2 children in Scope
/*62884*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62886*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62889*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62899*/           /*Scope*/ 15, /*->62915*/
/*62900*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62902*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62905*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62915*/           0, /*End of Scope*/
/*62916*/         /*SwitchType*/ 34, MVT::v2f32,// ->62952
/*62918*/           OPC_Scope, 15, /*->62935*/ // 2 children in Scope
/*62920*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62922*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62925*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62935*/           /*Scope*/ 15, /*->62951*/
/*62936*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62938*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62941*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62951*/           0, /*End of Scope*/
/*62952*/         /*SwitchType*/ 15, MVT::v8f32,// ->62969
/*62954*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62956*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62959*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*62969*/         /*SwitchType*/ 15, MVT::v16f32,// ->62986
/*62971*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62973*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62976*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*62986*/         0, // EndSwitchType
/*62987*/       /*Scope*/ 91, /*->63079*/
/*62988*/         OPC_CheckChild2Integer, 2, 
/*62990*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63027
/*62993*/           OPC_Scope, 15, /*->63010*/ // 2 children in Scope
/*62995*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62997*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63000*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63010*/           /*Scope*/ 15, /*->63026*/
/*63011*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63013*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63016*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63026*/           0, /*End of Scope*/
/*63027*/         /*SwitchType*/ 15, MVT::v2f32,// ->63044
/*63029*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63031*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63034*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*63044*/         /*SwitchType*/ 15, MVT::v8f32,// ->63061
/*63046*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63048*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63051*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*63061*/         /*SwitchType*/ 15, MVT::v16f32,// ->63078
/*63063*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63065*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63068*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*63078*/         0, // EndSwitchType
/*63079*/       /*Scope*/ 74, /*->63154*/
/*63080*/         OPC_CheckChild2Integer, 3, 
/*63082*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->63119
/*63085*/           OPC_Scope, 15, /*->63102*/ // 2 children in Scope
/*63087*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63089*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63092*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63102*/           /*Scope*/ 15, /*->63118*/
/*63103*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63105*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63108*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63118*/           0, /*End of Scope*/
/*63119*/         /*SwitchType*/ 15, MVT::v8f32,// ->63136
/*63121*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63123*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63126*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*63136*/         /*SwitchType*/ 15, MVT::v16f32,// ->63153
/*63138*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63140*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63143*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*63153*/         0, // EndSwitchType
/*63154*/       /*Scope*/ 38, /*->63193*/
/*63155*/         OPC_CheckChild2Integer, 4, 
/*63157*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63175
/*63160*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63162*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63165*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*63175*/         /*SwitchType*/ 15, MVT::v16f32,// ->63192
/*63177*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63179*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63182*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*63192*/         0, // EndSwitchType
/*63193*/       /*Scope*/ 38, /*->63232*/
/*63194*/         OPC_CheckChild2Integer, 5, 
/*63196*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63214
/*63199*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63201*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63204*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*63214*/         /*SwitchType*/ 15, MVT::v16f32,// ->63231
/*63216*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63218*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63221*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*63231*/         0, // EndSwitchType
/*63232*/       /*Scope*/ 38, /*->63271*/
/*63233*/         OPC_CheckChild2Integer, 6, 
/*63235*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63253
/*63238*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63240*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63243*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*63253*/         /*SwitchType*/ 15, MVT::v16f32,// ->63270
/*63255*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63257*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63260*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*63270*/         0, // EndSwitchType
/*63271*/       /*Scope*/ 38, /*->63310*/
/*63272*/         OPC_CheckChild2Integer, 7, 
/*63274*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63292
/*63277*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63279*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63282*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*63292*/         /*SwitchType*/ 15, MVT::v16f32,// ->63309
/*63294*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63296*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63299*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*63309*/         0, // EndSwitchType
/*63310*/       /*Scope*/ 19, /*->63330*/
/*63311*/         OPC_CheckChild2Integer, 8, 
/*63313*/         OPC_CheckType, MVT::v16f32,
/*63315*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63317*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63320*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*63330*/       /*Scope*/ 19, /*->63350*/
/*63331*/         OPC_CheckChild2Integer, 9, 
/*63333*/         OPC_CheckType, MVT::v16f32,
/*63335*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63337*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63340*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*63350*/       /*Scope*/ 19, /*->63370*/
/*63351*/         OPC_CheckChild2Integer, 10, 
/*63353*/         OPC_CheckType, MVT::v16f32,
/*63355*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63357*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63360*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63370*/       /*Scope*/ 19, /*->63390*/
/*63371*/         OPC_CheckChild2Integer, 11, 
/*63373*/         OPC_CheckType, MVT::v16f32,
/*63375*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63377*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63380*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63390*/       /*Scope*/ 19, /*->63410*/
/*63391*/         OPC_CheckChild2Integer, 12, 
/*63393*/         OPC_CheckType, MVT::v16f32,
/*63395*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63397*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63400*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*63410*/       /*Scope*/ 19, /*->63430*/
/*63411*/         OPC_CheckChild2Integer, 13, 
/*63413*/         OPC_CheckType, MVT::v16f32,
/*63415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63417*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63420*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*63430*/       /*Scope*/ 19, /*->63450*/
/*63431*/         OPC_CheckChild2Integer, 14, 
/*63433*/         OPC_CheckType, MVT::v16f32,
/*63435*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63437*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63440*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*63450*/       /*Scope*/ 19, /*->63470*/
/*63451*/         OPC_CheckChild2Integer, 15, 
/*63453*/         OPC_CheckType, MVT::v16f32,
/*63455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63457*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63460*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*63470*/       0, /*End of Scope*/
/*63471*/     /*Scope*/ 33, /*->63505*/
/*63472*/       OPC_RecordChild2, // #2 = $index
/*63473*/       OPC_CheckChild2Type, MVT::i32,
/*63475*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->63490
/*63478*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*63490*/       /*SwitchType*/ 12, MVT::v4f32,// ->63504
/*63492*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63494*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*63504*/       0, // EndSwitchType
/*63505*/     /*Scope*/ 83, /*->63589*/
/*63506*/       OPC_CheckChild1Type, MVT::f32,
/*63508*/       OPC_RecordChild2, // #2 = $idx
/*63509*/       OPC_CheckChild2Type, MVT::i32,
/*63511*/       OPC_SwitchType /*4 cases */, 17, MVT::v2f32,// ->63531
/*63514*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63516*/         OPC_EmitInteger, MVT::i32, 0, 
/*63519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63531*/       /*SwitchType*/ 17, MVT::v4f32,// ->63550
/*63533*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63535*/         OPC_EmitInteger, MVT::i32, 0, 
/*63538*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63550*/       /*SwitchType*/ 17, MVT::v8f32,// ->63569
/*63552*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63554*/         OPC_EmitInteger, MVT::i32, 0, 
/*63557*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63569*/       /*SwitchType*/ 17, MVT::v16f32,// ->63588
/*63571*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63573*/         OPC_EmitInteger, MVT::i32, 0, 
/*63576*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63588*/       0, // EndSwitchType
/*63589*/     0, /*End of Scope*/
/*63590*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->66071
/*63594*/     OPC_Scope, 95|128,1/*223*/, /*->63820*/ // 11 children in Scope
/*63597*/       OPC_CheckChild0Integer, 0, 
/*63599*/       OPC_CheckChild0Type, MVT::i32,
/*63601*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63602*/       OPC_CheckChild1Type, MVT::v4f32,
/*63604*/       OPC_RecordChild2, // #1 = $srcx
/*63605*/       OPC_MoveChild, 2,
/*63607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63610*/       OPC_CheckType, MVT::i32,
/*63612*/       OPC_MoveParent,
/*63613*/       OPC_RecordChild3, // #2 = $srcy
/*63614*/       OPC_MoveChild, 3,
/*63616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63619*/       OPC_CheckType, MVT::i32,
/*63621*/       OPC_MoveParent,
/*63622*/       OPC_RecordChild4, // #3 = $srcz
/*63623*/       OPC_MoveChild, 4,
/*63625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63628*/       OPC_CheckType, MVT::i32,
/*63630*/       OPC_MoveParent,
/*63631*/       OPC_RecordChild5, // #4 = $srcw
/*63632*/       OPC_MoveChild, 5,
/*63634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63637*/       OPC_CheckType, MVT::i32,
/*63639*/       OPC_MoveParent,
/*63640*/       OPC_RecordChild6, // #5 = $offsetx
/*63641*/       OPC_MoveChild, 6,
/*63643*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63646*/       OPC_CheckType, MVT::i32,
/*63648*/       OPC_MoveParent,
/*63649*/       OPC_RecordChild7, // #6 = $offsety
/*63650*/       OPC_MoveChild, 7,
/*63652*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63655*/       OPC_CheckType, MVT::i32,
/*63657*/       OPC_MoveParent,
/*63658*/       OPC_MoveChild, 8,
/*63660*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63663*/       OPC_RecordNode, // #7 = $offsetz
/*63664*/       OPC_CheckType, MVT::i32,
/*63666*/       OPC_MoveParent,
/*63667*/       OPC_MoveChild, 9,
/*63669*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63672*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63673*/       OPC_CheckType, MVT::i32,
/*63675*/       OPC_MoveParent,
/*63676*/       OPC_MoveChild, 10,
/*63678*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63681*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63682*/       OPC_CheckType, MVT::i32,
/*63684*/       OPC_MoveParent,
/*63685*/       OPC_MoveChild, 11,
/*63687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63690*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63691*/       OPC_CheckType, MVT::i32,
/*63693*/       OPC_MoveParent,
/*63694*/       OPC_MoveChild, 12,
/*63696*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63699*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63700*/       OPC_CheckType, MVT::i32,
/*63702*/       OPC_MoveParent,
/*63703*/       OPC_MoveChild, 13,
/*63705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63708*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63709*/       OPC_CheckType, MVT::i32,
/*63711*/       OPC_MoveParent,
/*63712*/       OPC_MoveChild, 14,
/*63714*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63717*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63718*/       OPC_CheckType, MVT::i32,
/*63720*/       OPC_MoveParent,
/*63721*/       OPC_MoveChild, 15,
/*63723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63726*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63727*/       OPC_CheckType, MVT::i32,
/*63729*/       OPC_MoveParent,
/*63730*/       OPC_MoveChild, 16,
/*63732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63735*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63736*/       OPC_CheckType, MVT::i32,
/*63738*/       OPC_MoveParent,
/*63739*/       OPC_MoveChild, 17,
/*63741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63744*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63745*/       OPC_CheckType, MVT::i32,
/*63747*/       OPC_MoveParent,
/*63748*/       OPC_MoveChild, 18,
/*63750*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63753*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63754*/       OPC_CheckType, MVT::i32,
/*63756*/       OPC_MoveParent,
/*63757*/       OPC_CheckType, MVT::v4f32,
/*63759*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63761*/       OPC_EmitConvertToTarget, 1,
/*63763*/       OPC_EmitConvertToTarget, 2,
/*63765*/       OPC_EmitConvertToTarget, 3,
/*63767*/       OPC_EmitConvertToTarget, 4,
/*63769*/       OPC_EmitConvertToTarget, 5,
/*63771*/       OPC_EmitConvertToTarget, 6,
/*63773*/       OPC_EmitConvertToTarget, 7,
/*63775*/       OPC_EmitConvertToTarget, 8,
/*63777*/       OPC_EmitConvertToTarget, 9,
/*63779*/       OPC_EmitConvertToTarget, 10,
/*63781*/       OPC_EmitConvertToTarget, 11,
/*63783*/       OPC_EmitConvertToTarget, 12,
/*63785*/       OPC_EmitConvertToTarget, 13,
/*63787*/       OPC_EmitConvertToTarget, 14,
/*63789*/       OPC_EmitConvertToTarget, 15,
/*63791*/       OPC_EmitConvertToTarget, 16,
/*63793*/       OPC_EmitConvertToTarget, 17,
/*63795*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63820*/     /*Scope*/ 95|128,1/*223*/, /*->64045*/
/*63822*/       OPC_CheckChild0Integer, 1, 
/*63824*/       OPC_CheckChild0Type, MVT::i32,
/*63826*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63827*/       OPC_CheckChild1Type, MVT::v4f32,
/*63829*/       OPC_RecordChild2, // #1 = $srcx
/*63830*/       OPC_MoveChild, 2,
/*63832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63835*/       OPC_CheckType, MVT::i32,
/*63837*/       OPC_MoveParent,
/*63838*/       OPC_RecordChild3, // #2 = $srcy
/*63839*/       OPC_MoveChild, 3,
/*63841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63844*/       OPC_CheckType, MVT::i32,
/*63846*/       OPC_MoveParent,
/*63847*/       OPC_RecordChild4, // #3 = $srcz
/*63848*/       OPC_MoveChild, 4,
/*63850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63853*/       OPC_CheckType, MVT::i32,
/*63855*/       OPC_MoveParent,
/*63856*/       OPC_RecordChild5, // #4 = $srcw
/*63857*/       OPC_MoveChild, 5,
/*63859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63862*/       OPC_CheckType, MVT::i32,
/*63864*/       OPC_MoveParent,
/*63865*/       OPC_RecordChild6, // #5 = $offsetx
/*63866*/       OPC_MoveChild, 6,
/*63868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63871*/       OPC_CheckType, MVT::i32,
/*63873*/       OPC_MoveParent,
/*63874*/       OPC_RecordChild7, // #6 = $offsety
/*63875*/       OPC_MoveChild, 7,
/*63877*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63880*/       OPC_CheckType, MVT::i32,
/*63882*/       OPC_MoveParent,
/*63883*/       OPC_MoveChild, 8,
/*63885*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63888*/       OPC_RecordNode, // #7 = $offsetz
/*63889*/       OPC_CheckType, MVT::i32,
/*63891*/       OPC_MoveParent,
/*63892*/       OPC_MoveChild, 9,
/*63894*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63897*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63898*/       OPC_CheckType, MVT::i32,
/*63900*/       OPC_MoveParent,
/*63901*/       OPC_MoveChild, 10,
/*63903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63906*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63907*/       OPC_CheckType, MVT::i32,
/*63909*/       OPC_MoveParent,
/*63910*/       OPC_MoveChild, 11,
/*63912*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63915*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63916*/       OPC_CheckType, MVT::i32,
/*63918*/       OPC_MoveParent,
/*63919*/       OPC_MoveChild, 12,
/*63921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63924*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63925*/       OPC_CheckType, MVT::i32,
/*63927*/       OPC_MoveParent,
/*63928*/       OPC_MoveChild, 13,
/*63930*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63933*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63934*/       OPC_CheckType, MVT::i32,
/*63936*/       OPC_MoveParent,
/*63937*/       OPC_MoveChild, 14,
/*63939*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63942*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63943*/       OPC_CheckType, MVT::i32,
/*63945*/       OPC_MoveParent,
/*63946*/       OPC_MoveChild, 15,
/*63948*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63951*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63952*/       OPC_CheckType, MVT::i32,
/*63954*/       OPC_MoveParent,
/*63955*/       OPC_MoveChild, 16,
/*63957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63960*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63961*/       OPC_CheckType, MVT::i32,
/*63963*/       OPC_MoveParent,
/*63964*/       OPC_MoveChild, 17,
/*63966*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63969*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63970*/       OPC_CheckType, MVT::i32,
/*63972*/       OPC_MoveParent,
/*63973*/       OPC_MoveChild, 18,
/*63975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63978*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63979*/       OPC_CheckType, MVT::i32,
/*63981*/       OPC_MoveParent,
/*63982*/       OPC_CheckType, MVT::v4f32,
/*63984*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63986*/       OPC_EmitConvertToTarget, 1,
/*63988*/       OPC_EmitConvertToTarget, 2,
/*63990*/       OPC_EmitConvertToTarget, 3,
/*63992*/       OPC_EmitConvertToTarget, 4,
/*63994*/       OPC_EmitConvertToTarget, 5,
/*63996*/       OPC_EmitConvertToTarget, 6,
/*63998*/       OPC_EmitConvertToTarget, 7,
/*64000*/       OPC_EmitConvertToTarget, 8,
/*64002*/       OPC_EmitConvertToTarget, 9,
/*64004*/       OPC_EmitConvertToTarget, 10,
/*64006*/       OPC_EmitConvertToTarget, 11,
/*64008*/       OPC_EmitConvertToTarget, 12,
/*64010*/       OPC_EmitConvertToTarget, 13,
/*64012*/       OPC_EmitConvertToTarget, 14,
/*64014*/       OPC_EmitConvertToTarget, 15,
/*64016*/       OPC_EmitConvertToTarget, 16,
/*64018*/       OPC_EmitConvertToTarget, 17,
/*64020*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64045*/     /*Scope*/ 95|128,1/*223*/, /*->64270*/
/*64047*/       OPC_CheckChild0Integer, 2, 
/*64049*/       OPC_CheckChild0Type, MVT::i32,
/*64051*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64052*/       OPC_CheckChild1Type, MVT::v4f32,
/*64054*/       OPC_RecordChild2, // #1 = $srcx
/*64055*/       OPC_MoveChild, 2,
/*64057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64060*/       OPC_CheckType, MVT::i32,
/*64062*/       OPC_MoveParent,
/*64063*/       OPC_RecordChild3, // #2 = $srcy
/*64064*/       OPC_MoveChild, 3,
/*64066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64069*/       OPC_CheckType, MVT::i32,
/*64071*/       OPC_MoveParent,
/*64072*/       OPC_RecordChild4, // #3 = $srcz
/*64073*/       OPC_MoveChild, 4,
/*64075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64078*/       OPC_CheckType, MVT::i32,
/*64080*/       OPC_MoveParent,
/*64081*/       OPC_RecordChild5, // #4 = $srcw
/*64082*/       OPC_MoveChild, 5,
/*64084*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64087*/       OPC_CheckType, MVT::i32,
/*64089*/       OPC_MoveParent,
/*64090*/       OPC_RecordChild6, // #5 = $offsetx
/*64091*/       OPC_MoveChild, 6,
/*64093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64096*/       OPC_CheckType, MVT::i32,
/*64098*/       OPC_MoveParent,
/*64099*/       OPC_RecordChild7, // #6 = $offsety
/*64100*/       OPC_MoveChild, 7,
/*64102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64105*/       OPC_CheckType, MVT::i32,
/*64107*/       OPC_MoveParent,
/*64108*/       OPC_MoveChild, 8,
/*64110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64113*/       OPC_RecordNode, // #7 = $offsetz
/*64114*/       OPC_CheckType, MVT::i32,
/*64116*/       OPC_MoveParent,
/*64117*/       OPC_MoveChild, 9,
/*64119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64122*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64123*/       OPC_CheckType, MVT::i32,
/*64125*/       OPC_MoveParent,
/*64126*/       OPC_MoveChild, 10,
/*64128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64131*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64132*/       OPC_CheckType, MVT::i32,
/*64134*/       OPC_MoveParent,
/*64135*/       OPC_MoveChild, 11,
/*64137*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64140*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64141*/       OPC_CheckType, MVT::i32,
/*64143*/       OPC_MoveParent,
/*64144*/       OPC_MoveChild, 12,
/*64146*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64149*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64150*/       OPC_CheckType, MVT::i32,
/*64152*/       OPC_MoveParent,
/*64153*/       OPC_MoveChild, 13,
/*64155*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64158*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64159*/       OPC_CheckType, MVT::i32,
/*64161*/       OPC_MoveParent,
/*64162*/       OPC_MoveChild, 14,
/*64164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64167*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64168*/       OPC_CheckType, MVT::i32,
/*64170*/       OPC_MoveParent,
/*64171*/       OPC_MoveChild, 15,
/*64173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64176*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64177*/       OPC_CheckType, MVT::i32,
/*64179*/       OPC_MoveParent,
/*64180*/       OPC_MoveChild, 16,
/*64182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64185*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64186*/       OPC_CheckType, MVT::i32,
/*64188*/       OPC_MoveParent,
/*64189*/       OPC_MoveChild, 17,
/*64191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64194*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64195*/       OPC_CheckType, MVT::i32,
/*64197*/       OPC_MoveParent,
/*64198*/       OPC_MoveChild, 18,
/*64200*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64203*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64204*/       OPC_CheckType, MVT::i32,
/*64206*/       OPC_MoveParent,
/*64207*/       OPC_CheckType, MVT::v4f32,
/*64209*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64211*/       OPC_EmitConvertToTarget, 1,
/*64213*/       OPC_EmitConvertToTarget, 2,
/*64215*/       OPC_EmitConvertToTarget, 3,
/*64217*/       OPC_EmitConvertToTarget, 4,
/*64219*/       OPC_EmitConvertToTarget, 5,
/*64221*/       OPC_EmitConvertToTarget, 6,
/*64223*/       OPC_EmitConvertToTarget, 7,
/*64225*/       OPC_EmitConvertToTarget, 8,
/*64227*/       OPC_EmitConvertToTarget, 9,
/*64229*/       OPC_EmitConvertToTarget, 10,
/*64231*/       OPC_EmitConvertToTarget, 11,
/*64233*/       OPC_EmitConvertToTarget, 12,
/*64235*/       OPC_EmitConvertToTarget, 13,
/*64237*/       OPC_EmitConvertToTarget, 14,
/*64239*/       OPC_EmitConvertToTarget, 15,
/*64241*/       OPC_EmitConvertToTarget, 16,
/*64243*/       OPC_EmitConvertToTarget, 17,
/*64245*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64270*/     /*Scope*/ 95|128,1/*223*/, /*->64495*/
/*64272*/       OPC_CheckChild0Integer, 3, 
/*64274*/       OPC_CheckChild0Type, MVT::i32,
/*64276*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64277*/       OPC_CheckChild1Type, MVT::v4f32,
/*64279*/       OPC_RecordChild2, // #1 = $srcx
/*64280*/       OPC_MoveChild, 2,
/*64282*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64285*/       OPC_CheckType, MVT::i32,
/*64287*/       OPC_MoveParent,
/*64288*/       OPC_RecordChild3, // #2 = $srcy
/*64289*/       OPC_MoveChild, 3,
/*64291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64294*/       OPC_CheckType, MVT::i32,
/*64296*/       OPC_MoveParent,
/*64297*/       OPC_RecordChild4, // #3 = $srcz
/*64298*/       OPC_MoveChild, 4,
/*64300*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64303*/       OPC_CheckType, MVT::i32,
/*64305*/       OPC_MoveParent,
/*64306*/       OPC_RecordChild5, // #4 = $srcw
/*64307*/       OPC_MoveChild, 5,
/*64309*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64312*/       OPC_CheckType, MVT::i32,
/*64314*/       OPC_MoveParent,
/*64315*/       OPC_RecordChild6, // #5 = $offsetx
/*64316*/       OPC_MoveChild, 6,
/*64318*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64321*/       OPC_CheckType, MVT::i32,
/*64323*/       OPC_MoveParent,
/*64324*/       OPC_RecordChild7, // #6 = $offsety
/*64325*/       OPC_MoveChild, 7,
/*64327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64330*/       OPC_CheckType, MVT::i32,
/*64332*/       OPC_MoveParent,
/*64333*/       OPC_MoveChild, 8,
/*64335*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64338*/       OPC_RecordNode, // #7 = $offsetz
/*64339*/       OPC_CheckType, MVT::i32,
/*64341*/       OPC_MoveParent,
/*64342*/       OPC_MoveChild, 9,
/*64344*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64347*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64348*/       OPC_CheckType, MVT::i32,
/*64350*/       OPC_MoveParent,
/*64351*/       OPC_MoveChild, 10,
/*64353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64356*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64357*/       OPC_CheckType, MVT::i32,
/*64359*/       OPC_MoveParent,
/*64360*/       OPC_MoveChild, 11,
/*64362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64365*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64366*/       OPC_CheckType, MVT::i32,
/*64368*/       OPC_MoveParent,
/*64369*/       OPC_MoveChild, 12,
/*64371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64374*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64375*/       OPC_CheckType, MVT::i32,
/*64377*/       OPC_MoveParent,
/*64378*/       OPC_MoveChild, 13,
/*64380*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64383*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64384*/       OPC_CheckType, MVT::i32,
/*64386*/       OPC_MoveParent,
/*64387*/       OPC_MoveChild, 14,
/*64389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64392*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64393*/       OPC_CheckType, MVT::i32,
/*64395*/       OPC_MoveParent,
/*64396*/       OPC_MoveChild, 15,
/*64398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64401*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64402*/       OPC_CheckType, MVT::i32,
/*64404*/       OPC_MoveParent,
/*64405*/       OPC_MoveChild, 16,
/*64407*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64410*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64411*/       OPC_CheckType, MVT::i32,
/*64413*/       OPC_MoveParent,
/*64414*/       OPC_MoveChild, 17,
/*64416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64419*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64420*/       OPC_CheckType, MVT::i32,
/*64422*/       OPC_MoveParent,
/*64423*/       OPC_MoveChild, 18,
/*64425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64428*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64429*/       OPC_CheckType, MVT::i32,
/*64431*/       OPC_MoveParent,
/*64432*/       OPC_CheckType, MVT::v4f32,
/*64434*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64436*/       OPC_EmitConvertToTarget, 1,
/*64438*/       OPC_EmitConvertToTarget, 2,
/*64440*/       OPC_EmitConvertToTarget, 3,
/*64442*/       OPC_EmitConvertToTarget, 4,
/*64444*/       OPC_EmitConvertToTarget, 5,
/*64446*/       OPC_EmitConvertToTarget, 6,
/*64448*/       OPC_EmitConvertToTarget, 7,
/*64450*/       OPC_EmitConvertToTarget, 8,
/*64452*/       OPC_EmitConvertToTarget, 9,
/*64454*/       OPC_EmitConvertToTarget, 10,
/*64456*/       OPC_EmitConvertToTarget, 11,
/*64458*/       OPC_EmitConvertToTarget, 12,
/*64460*/       OPC_EmitConvertToTarget, 13,
/*64462*/       OPC_EmitConvertToTarget, 14,
/*64464*/       OPC_EmitConvertToTarget, 15,
/*64466*/       OPC_EmitConvertToTarget, 16,
/*64468*/       OPC_EmitConvertToTarget, 17,
/*64470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64495*/     /*Scope*/ 95|128,1/*223*/, /*->64720*/
/*64497*/       OPC_CheckChild0Integer, 4, 
/*64499*/       OPC_CheckChild0Type, MVT::i32,
/*64501*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64502*/       OPC_CheckChild1Type, MVT::v4f32,
/*64504*/       OPC_RecordChild2, // #1 = $srcx
/*64505*/       OPC_MoveChild, 2,
/*64507*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64510*/       OPC_CheckType, MVT::i32,
/*64512*/       OPC_MoveParent,
/*64513*/       OPC_RecordChild3, // #2 = $srcy
/*64514*/       OPC_MoveChild, 3,
/*64516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64519*/       OPC_CheckType, MVT::i32,
/*64521*/       OPC_MoveParent,
/*64522*/       OPC_RecordChild4, // #3 = $srcz
/*64523*/       OPC_MoveChild, 4,
/*64525*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64528*/       OPC_CheckType, MVT::i32,
/*64530*/       OPC_MoveParent,
/*64531*/       OPC_RecordChild5, // #4 = $srcw
/*64532*/       OPC_MoveChild, 5,
/*64534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64537*/       OPC_CheckType, MVT::i32,
/*64539*/       OPC_MoveParent,
/*64540*/       OPC_RecordChild6, // #5 = $offsetx
/*64541*/       OPC_MoveChild, 6,
/*64543*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64546*/       OPC_CheckType, MVT::i32,
/*64548*/       OPC_MoveParent,
/*64549*/       OPC_RecordChild7, // #6 = $offsety
/*64550*/       OPC_MoveChild, 7,
/*64552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64555*/       OPC_CheckType, MVT::i32,
/*64557*/       OPC_MoveParent,
/*64558*/       OPC_MoveChild, 8,
/*64560*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64563*/       OPC_RecordNode, // #7 = $offsetz
/*64564*/       OPC_CheckType, MVT::i32,
/*64566*/       OPC_MoveParent,
/*64567*/       OPC_MoveChild, 9,
/*64569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64572*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64573*/       OPC_CheckType, MVT::i32,
/*64575*/       OPC_MoveParent,
/*64576*/       OPC_MoveChild, 10,
/*64578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64581*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64582*/       OPC_CheckType, MVT::i32,
/*64584*/       OPC_MoveParent,
/*64585*/       OPC_MoveChild, 11,
/*64587*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64590*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64591*/       OPC_CheckType, MVT::i32,
/*64593*/       OPC_MoveParent,
/*64594*/       OPC_MoveChild, 12,
/*64596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64599*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64600*/       OPC_CheckType, MVT::i32,
/*64602*/       OPC_MoveParent,
/*64603*/       OPC_MoveChild, 13,
/*64605*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64608*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64609*/       OPC_CheckType, MVT::i32,
/*64611*/       OPC_MoveParent,
/*64612*/       OPC_MoveChild, 14,
/*64614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64617*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64618*/       OPC_CheckType, MVT::i32,
/*64620*/       OPC_MoveParent,
/*64621*/       OPC_MoveChild, 15,
/*64623*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64626*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64627*/       OPC_CheckType, MVT::i32,
/*64629*/       OPC_MoveParent,
/*64630*/       OPC_MoveChild, 16,
/*64632*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64635*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64636*/       OPC_CheckType, MVT::i32,
/*64638*/       OPC_MoveParent,
/*64639*/       OPC_MoveChild, 17,
/*64641*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64644*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64645*/       OPC_CheckType, MVT::i32,
/*64647*/       OPC_MoveParent,
/*64648*/       OPC_MoveChild, 18,
/*64650*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64653*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64654*/       OPC_CheckType, MVT::i32,
/*64656*/       OPC_MoveParent,
/*64657*/       OPC_CheckType, MVT::v4f32,
/*64659*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64661*/       OPC_EmitConvertToTarget, 1,
/*64663*/       OPC_EmitConvertToTarget, 2,
/*64665*/       OPC_EmitConvertToTarget, 3,
/*64667*/       OPC_EmitConvertToTarget, 4,
/*64669*/       OPC_EmitConvertToTarget, 5,
/*64671*/       OPC_EmitConvertToTarget, 6,
/*64673*/       OPC_EmitConvertToTarget, 7,
/*64675*/       OPC_EmitConvertToTarget, 8,
/*64677*/       OPC_EmitConvertToTarget, 9,
/*64679*/       OPC_EmitConvertToTarget, 10,
/*64681*/       OPC_EmitConvertToTarget, 11,
/*64683*/       OPC_EmitConvertToTarget, 12,
/*64685*/       OPC_EmitConvertToTarget, 13,
/*64687*/       OPC_EmitConvertToTarget, 14,
/*64689*/       OPC_EmitConvertToTarget, 15,
/*64691*/       OPC_EmitConvertToTarget, 16,
/*64693*/       OPC_EmitConvertToTarget, 17,
/*64695*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64720*/     /*Scope*/ 95|128,1/*223*/, /*->64945*/
/*64722*/       OPC_CheckChild0Integer, 5, 
/*64724*/       OPC_CheckChild0Type, MVT::i32,
/*64726*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64727*/       OPC_CheckChild1Type, MVT::v4f32,
/*64729*/       OPC_RecordChild2, // #1 = $srcx
/*64730*/       OPC_MoveChild, 2,
/*64732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64735*/       OPC_CheckType, MVT::i32,
/*64737*/       OPC_MoveParent,
/*64738*/       OPC_RecordChild3, // #2 = $srcy
/*64739*/       OPC_MoveChild, 3,
/*64741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64744*/       OPC_CheckType, MVT::i32,
/*64746*/       OPC_MoveParent,
/*64747*/       OPC_RecordChild4, // #3 = $srcz
/*64748*/       OPC_MoveChild, 4,
/*64750*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64753*/       OPC_CheckType, MVT::i32,
/*64755*/       OPC_MoveParent,
/*64756*/       OPC_RecordChild5, // #4 = $srcw
/*64757*/       OPC_MoveChild, 5,
/*64759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64762*/       OPC_CheckType, MVT::i32,
/*64764*/       OPC_MoveParent,
/*64765*/       OPC_RecordChild6, // #5 = $offsetx
/*64766*/       OPC_MoveChild, 6,
/*64768*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64771*/       OPC_CheckType, MVT::i32,
/*64773*/       OPC_MoveParent,
/*64774*/       OPC_RecordChild7, // #6 = $offsety
/*64775*/       OPC_MoveChild, 7,
/*64777*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64780*/       OPC_CheckType, MVT::i32,
/*64782*/       OPC_MoveParent,
/*64783*/       OPC_MoveChild, 8,
/*64785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64788*/       OPC_RecordNode, // #7 = $offsetz
/*64789*/       OPC_CheckType, MVT::i32,
/*64791*/       OPC_MoveParent,
/*64792*/       OPC_MoveChild, 9,
/*64794*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64797*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64798*/       OPC_CheckType, MVT::i32,
/*64800*/       OPC_MoveParent,
/*64801*/       OPC_MoveChild, 10,
/*64803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64806*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64807*/       OPC_CheckType, MVT::i32,
/*64809*/       OPC_MoveParent,
/*64810*/       OPC_MoveChild, 11,
/*64812*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64815*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64816*/       OPC_CheckType, MVT::i32,
/*64818*/       OPC_MoveParent,
/*64819*/       OPC_MoveChild, 12,
/*64821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64824*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64825*/       OPC_CheckType, MVT::i32,
/*64827*/       OPC_MoveParent,
/*64828*/       OPC_MoveChild, 13,
/*64830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64833*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64834*/       OPC_CheckType, MVT::i32,
/*64836*/       OPC_MoveParent,
/*64837*/       OPC_MoveChild, 14,
/*64839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64842*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64843*/       OPC_CheckType, MVT::i32,
/*64845*/       OPC_MoveParent,
/*64846*/       OPC_MoveChild, 15,
/*64848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64851*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64852*/       OPC_CheckType, MVT::i32,
/*64854*/       OPC_MoveParent,
/*64855*/       OPC_MoveChild, 16,
/*64857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64860*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64861*/       OPC_CheckType, MVT::i32,
/*64863*/       OPC_MoveParent,
/*64864*/       OPC_MoveChild, 17,
/*64866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64869*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64870*/       OPC_CheckType, MVT::i32,
/*64872*/       OPC_MoveParent,
/*64873*/       OPC_MoveChild, 18,
/*64875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64878*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64879*/       OPC_CheckType, MVT::i32,
/*64881*/       OPC_MoveParent,
/*64882*/       OPC_CheckType, MVT::v4f32,
/*64884*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64886*/       OPC_EmitConvertToTarget, 1,
/*64888*/       OPC_EmitConvertToTarget, 2,
/*64890*/       OPC_EmitConvertToTarget, 3,
/*64892*/       OPC_EmitConvertToTarget, 4,
/*64894*/       OPC_EmitConvertToTarget, 5,
/*64896*/       OPC_EmitConvertToTarget, 6,
/*64898*/       OPC_EmitConvertToTarget, 7,
/*64900*/       OPC_EmitConvertToTarget, 8,
/*64902*/       OPC_EmitConvertToTarget, 9,
/*64904*/       OPC_EmitConvertToTarget, 10,
/*64906*/       OPC_EmitConvertToTarget, 11,
/*64908*/       OPC_EmitConvertToTarget, 12,
/*64910*/       OPC_EmitConvertToTarget, 13,
/*64912*/       OPC_EmitConvertToTarget, 14,
/*64914*/       OPC_EmitConvertToTarget, 15,
/*64916*/       OPC_EmitConvertToTarget, 16,
/*64918*/       OPC_EmitConvertToTarget, 17,
/*64920*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64945*/     /*Scope*/ 95|128,1/*223*/, /*->65170*/
/*64947*/       OPC_CheckChild0Integer, 6, 
/*64949*/       OPC_CheckChild0Type, MVT::i32,
/*64951*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64952*/       OPC_CheckChild1Type, MVT::v4i32,
/*64954*/       OPC_RecordChild2, // #1 = $srcx
/*64955*/       OPC_MoveChild, 2,
/*64957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64960*/       OPC_CheckType, MVT::i32,
/*64962*/       OPC_MoveParent,
/*64963*/       OPC_RecordChild3, // #2 = $srcy
/*64964*/       OPC_MoveChild, 3,
/*64966*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64969*/       OPC_CheckType, MVT::i32,
/*64971*/       OPC_MoveParent,
/*64972*/       OPC_RecordChild4, // #3 = $srcz
/*64973*/       OPC_MoveChild, 4,
/*64975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64978*/       OPC_CheckType, MVT::i32,
/*64980*/       OPC_MoveParent,
/*64981*/       OPC_RecordChild5, // #4 = $srcw
/*64982*/       OPC_MoveChild, 5,
/*64984*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64987*/       OPC_CheckType, MVT::i32,
/*64989*/       OPC_MoveParent,
/*64990*/       OPC_RecordChild6, // #5 = $offsetx
/*64991*/       OPC_MoveChild, 6,
/*64993*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64996*/       OPC_CheckType, MVT::i32,
/*64998*/       OPC_MoveParent,
/*64999*/       OPC_RecordChild7, // #6 = $offsety
/*65000*/       OPC_MoveChild, 7,
/*65002*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65005*/       OPC_CheckType, MVT::i32,
/*65007*/       OPC_MoveParent,
/*65008*/       OPC_MoveChild, 8,
/*65010*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65013*/       OPC_RecordNode, // #7 = $offsetz
/*65014*/       OPC_CheckType, MVT::i32,
/*65016*/       OPC_MoveParent,
/*65017*/       OPC_MoveChild, 9,
/*65019*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65022*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65023*/       OPC_CheckType, MVT::i32,
/*65025*/       OPC_MoveParent,
/*65026*/       OPC_MoveChild, 10,
/*65028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65031*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65032*/       OPC_CheckType, MVT::i32,
/*65034*/       OPC_MoveParent,
/*65035*/       OPC_MoveChild, 11,
/*65037*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65040*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65041*/       OPC_CheckType, MVT::i32,
/*65043*/       OPC_MoveParent,
/*65044*/       OPC_MoveChild, 12,
/*65046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65049*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65050*/       OPC_CheckType, MVT::i32,
/*65052*/       OPC_MoveParent,
/*65053*/       OPC_MoveChild, 13,
/*65055*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65058*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65059*/       OPC_CheckType, MVT::i32,
/*65061*/       OPC_MoveParent,
/*65062*/       OPC_MoveChild, 14,
/*65064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65067*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65068*/       OPC_CheckType, MVT::i32,
/*65070*/       OPC_MoveParent,
/*65071*/       OPC_MoveChild, 15,
/*65073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65076*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65077*/       OPC_CheckType, MVT::i32,
/*65079*/       OPC_MoveParent,
/*65080*/       OPC_MoveChild, 16,
/*65082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65085*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65086*/       OPC_CheckType, MVT::i32,
/*65088*/       OPC_MoveParent,
/*65089*/       OPC_MoveChild, 17,
/*65091*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65094*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65095*/       OPC_CheckType, MVT::i32,
/*65097*/       OPC_MoveParent,
/*65098*/       OPC_MoveChild, 18,
/*65100*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65103*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65104*/       OPC_CheckType, MVT::i32,
/*65106*/       OPC_MoveParent,
/*65107*/       OPC_CheckType, MVT::v4f32,
/*65109*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65111*/       OPC_EmitConvertToTarget, 1,
/*65113*/       OPC_EmitConvertToTarget, 2,
/*65115*/       OPC_EmitConvertToTarget, 3,
/*65117*/       OPC_EmitConvertToTarget, 4,
/*65119*/       OPC_EmitConvertToTarget, 5,
/*65121*/       OPC_EmitConvertToTarget, 6,
/*65123*/       OPC_EmitConvertToTarget, 7,
/*65125*/       OPC_EmitConvertToTarget, 8,
/*65127*/       OPC_EmitConvertToTarget, 9,
/*65129*/       OPC_EmitConvertToTarget, 10,
/*65131*/       OPC_EmitConvertToTarget, 11,
/*65133*/       OPC_EmitConvertToTarget, 12,
/*65135*/       OPC_EmitConvertToTarget, 13,
/*65137*/       OPC_EmitConvertToTarget, 14,
/*65139*/       OPC_EmitConvertToTarget, 15,
/*65141*/       OPC_EmitConvertToTarget, 16,
/*65143*/       OPC_EmitConvertToTarget, 17,
/*65145*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65170*/     /*Scope*/ 95|128,1/*223*/, /*->65395*/
/*65172*/       OPC_CheckChild0Integer, 7, 
/*65174*/       OPC_CheckChild0Type, MVT::i32,
/*65176*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65177*/       OPC_CheckChild1Type, MVT::v4i32,
/*65179*/       OPC_RecordChild2, // #1 = $srcx
/*65180*/       OPC_MoveChild, 2,
/*65182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65185*/       OPC_CheckType, MVT::i32,
/*65187*/       OPC_MoveParent,
/*65188*/       OPC_RecordChild3, // #2 = $srcy
/*65189*/       OPC_MoveChild, 3,
/*65191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65194*/       OPC_CheckType, MVT::i32,
/*65196*/       OPC_MoveParent,
/*65197*/       OPC_RecordChild4, // #3 = $srcz
/*65198*/       OPC_MoveChild, 4,
/*65200*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65203*/       OPC_CheckType, MVT::i32,
/*65205*/       OPC_MoveParent,
/*65206*/       OPC_RecordChild5, // #4 = $srcw
/*65207*/       OPC_MoveChild, 5,
/*65209*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65212*/       OPC_CheckType, MVT::i32,
/*65214*/       OPC_MoveParent,
/*65215*/       OPC_RecordChild6, // #5 = $offsetx
/*65216*/       OPC_MoveChild, 6,
/*65218*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65221*/       OPC_CheckType, MVT::i32,
/*65223*/       OPC_MoveParent,
/*65224*/       OPC_RecordChild7, // #6 = $offsety
/*65225*/       OPC_MoveChild, 7,
/*65227*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65230*/       OPC_CheckType, MVT::i32,
/*65232*/       OPC_MoveParent,
/*65233*/       OPC_MoveChild, 8,
/*65235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65238*/       OPC_RecordNode, // #7 = $offsetz
/*65239*/       OPC_CheckType, MVT::i32,
/*65241*/       OPC_MoveParent,
/*65242*/       OPC_MoveChild, 9,
/*65244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65247*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65248*/       OPC_CheckType, MVT::i32,
/*65250*/       OPC_MoveParent,
/*65251*/       OPC_MoveChild, 10,
/*65253*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65256*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65257*/       OPC_CheckType, MVT::i32,
/*65259*/       OPC_MoveParent,
/*65260*/       OPC_MoveChild, 11,
/*65262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65265*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65266*/       OPC_CheckType, MVT::i32,
/*65268*/       OPC_MoveParent,
/*65269*/       OPC_MoveChild, 12,
/*65271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65274*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65275*/       OPC_CheckType, MVT::i32,
/*65277*/       OPC_MoveParent,
/*65278*/       OPC_MoveChild, 13,
/*65280*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65283*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65284*/       OPC_CheckType, MVT::i32,
/*65286*/       OPC_MoveParent,
/*65287*/       OPC_MoveChild, 14,
/*65289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65292*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65293*/       OPC_CheckType, MVT::i32,
/*65295*/       OPC_MoveParent,
/*65296*/       OPC_MoveChild, 15,
/*65298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65301*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65302*/       OPC_CheckType, MVT::i32,
/*65304*/       OPC_MoveParent,
/*65305*/       OPC_MoveChild, 16,
/*65307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65310*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65311*/       OPC_CheckType, MVT::i32,
/*65313*/       OPC_MoveParent,
/*65314*/       OPC_MoveChild, 17,
/*65316*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65319*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65320*/       OPC_CheckType, MVT::i32,
/*65322*/       OPC_MoveParent,
/*65323*/       OPC_MoveChild, 18,
/*65325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65328*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65329*/       OPC_CheckType, MVT::i32,
/*65331*/       OPC_MoveParent,
/*65332*/       OPC_CheckType, MVT::v4f32,
/*65334*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65336*/       OPC_EmitConvertToTarget, 1,
/*65338*/       OPC_EmitConvertToTarget, 2,
/*65340*/       OPC_EmitConvertToTarget, 3,
/*65342*/       OPC_EmitConvertToTarget, 4,
/*65344*/       OPC_EmitConvertToTarget, 5,
/*65346*/       OPC_EmitConvertToTarget, 6,
/*65348*/       OPC_EmitConvertToTarget, 7,
/*65350*/       OPC_EmitConvertToTarget, 8,
/*65352*/       OPC_EmitConvertToTarget, 9,
/*65354*/       OPC_EmitConvertToTarget, 10,
/*65356*/       OPC_EmitConvertToTarget, 11,
/*65358*/       OPC_EmitConvertToTarget, 12,
/*65360*/       OPC_EmitConvertToTarget, 13,
/*65362*/       OPC_EmitConvertToTarget, 14,
/*65364*/       OPC_EmitConvertToTarget, 15,
/*65366*/       OPC_EmitConvertToTarget, 16,
/*65368*/       OPC_EmitConvertToTarget, 17,
/*65370*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65395*/     /*Scope*/ 95|128,1/*223*/, /*->65620*/
/*65397*/       OPC_CheckChild0Integer, 8, 
/*65399*/       OPC_CheckChild0Type, MVT::i32,
/*65401*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65402*/       OPC_CheckChild1Type, MVT::v4f32,
/*65404*/       OPC_RecordChild2, // #1 = $srcx
/*65405*/       OPC_MoveChild, 2,
/*65407*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65410*/       OPC_CheckType, MVT::i32,
/*65412*/       OPC_MoveParent,
/*65413*/       OPC_RecordChild3, // #2 = $srcy
/*65414*/       OPC_MoveChild, 3,
/*65416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65419*/       OPC_CheckType, MVT::i32,
/*65421*/       OPC_MoveParent,
/*65422*/       OPC_RecordChild4, // #3 = $srcz
/*65423*/       OPC_MoveChild, 4,
/*65425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65428*/       OPC_CheckType, MVT::i32,
/*65430*/       OPC_MoveParent,
/*65431*/       OPC_RecordChild5, // #4 = $srcw
/*65432*/       OPC_MoveChild, 5,
/*65434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65437*/       OPC_CheckType, MVT::i32,
/*65439*/       OPC_MoveParent,
/*65440*/       OPC_RecordChild6, // #5 = $offsetx
/*65441*/       OPC_MoveChild, 6,
/*65443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65446*/       OPC_CheckType, MVT::i32,
/*65448*/       OPC_MoveParent,
/*65449*/       OPC_RecordChild7, // #6 = $offsety
/*65450*/       OPC_MoveChild, 7,
/*65452*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65455*/       OPC_CheckType, MVT::i32,
/*65457*/       OPC_MoveParent,
/*65458*/       OPC_MoveChild, 8,
/*65460*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65463*/       OPC_RecordNode, // #7 = $offsetz
/*65464*/       OPC_CheckType, MVT::i32,
/*65466*/       OPC_MoveParent,
/*65467*/       OPC_MoveChild, 9,
/*65469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65472*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65473*/       OPC_CheckType, MVT::i32,
/*65475*/       OPC_MoveParent,
/*65476*/       OPC_MoveChild, 10,
/*65478*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65481*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65482*/       OPC_CheckType, MVT::i32,
/*65484*/       OPC_MoveParent,
/*65485*/       OPC_MoveChild, 11,
/*65487*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65490*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65491*/       OPC_CheckType, MVT::i32,
/*65493*/       OPC_MoveParent,
/*65494*/       OPC_MoveChild, 12,
/*65496*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65499*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65500*/       OPC_CheckType, MVT::i32,
/*65502*/       OPC_MoveParent,
/*65503*/       OPC_MoveChild, 13,
/*65505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65508*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65509*/       OPC_CheckType, MVT::i32,
/*65511*/       OPC_MoveParent,
/*65512*/       OPC_MoveChild, 14,
/*65514*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65517*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65518*/       OPC_CheckType, MVT::i32,
/*65520*/       OPC_MoveParent,
/*65521*/       OPC_MoveChild, 15,
/*65523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65526*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65527*/       OPC_CheckType, MVT::i32,
/*65529*/       OPC_MoveParent,
/*65530*/       OPC_MoveChild, 16,
/*65532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65535*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65536*/       OPC_CheckType, MVT::i32,
/*65538*/       OPC_MoveParent,
/*65539*/       OPC_MoveChild, 17,
/*65541*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65544*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65545*/       OPC_CheckType, MVT::i32,
/*65547*/       OPC_MoveParent,
/*65548*/       OPC_MoveChild, 18,
/*65550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65553*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65554*/       OPC_CheckType, MVT::i32,
/*65556*/       OPC_MoveParent,
/*65557*/       OPC_CheckType, MVT::v4f32,
/*65559*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65561*/       OPC_EmitConvertToTarget, 1,
/*65563*/       OPC_EmitConvertToTarget, 2,
/*65565*/       OPC_EmitConvertToTarget, 3,
/*65567*/       OPC_EmitConvertToTarget, 4,
/*65569*/       OPC_EmitConvertToTarget, 5,
/*65571*/       OPC_EmitConvertToTarget, 6,
/*65573*/       OPC_EmitConvertToTarget, 7,
/*65575*/       OPC_EmitConvertToTarget, 8,
/*65577*/       OPC_EmitConvertToTarget, 9,
/*65579*/       OPC_EmitConvertToTarget, 10,
/*65581*/       OPC_EmitConvertToTarget, 11,
/*65583*/       OPC_EmitConvertToTarget, 12,
/*65585*/       OPC_EmitConvertToTarget, 13,
/*65587*/       OPC_EmitConvertToTarget, 14,
/*65589*/       OPC_EmitConvertToTarget, 15,
/*65591*/       OPC_EmitConvertToTarget, 16,
/*65593*/       OPC_EmitConvertToTarget, 17,
/*65595*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65620*/     /*Scope*/ 95|128,1/*223*/, /*->65845*/
/*65622*/       OPC_CheckChild0Integer, 9, 
/*65624*/       OPC_CheckChild0Type, MVT::i32,
/*65626*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65627*/       OPC_CheckChild1Type, MVT::v4f32,
/*65629*/       OPC_RecordChild2, // #1 = $srcx
/*65630*/       OPC_MoveChild, 2,
/*65632*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65635*/       OPC_CheckType, MVT::i32,
/*65637*/       OPC_MoveParent,
/*65638*/       OPC_RecordChild3, // #2 = $srcy
/*65639*/       OPC_MoveChild, 3,
/*65641*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65644*/       OPC_CheckType, MVT::i32,
/*65646*/       OPC_MoveParent,
/*65647*/       OPC_RecordChild4, // #3 = $srcz
/*65648*/       OPC_MoveChild, 4,
/*65650*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65653*/       OPC_CheckType, MVT::i32,
/*65655*/       OPC_MoveParent,
/*65656*/       OPC_RecordChild5, // #4 = $srcw
/*65657*/       OPC_MoveChild, 5,
/*65659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65662*/       OPC_CheckType, MVT::i32,
/*65664*/       OPC_MoveParent,
/*65665*/       OPC_RecordChild6, // #5 = $offsetx
/*65666*/       OPC_MoveChild, 6,
/*65668*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65671*/       OPC_CheckType, MVT::i32,
/*65673*/       OPC_MoveParent,
/*65674*/       OPC_RecordChild7, // #6 = $offsety
/*65675*/       OPC_MoveChild, 7,
/*65677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65680*/       OPC_CheckType, MVT::i32,
/*65682*/       OPC_MoveParent,
/*65683*/       OPC_MoveChild, 8,
/*65685*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65688*/       OPC_RecordNode, // #7 = $offsetz
/*65689*/       OPC_CheckType, MVT::i32,
/*65691*/       OPC_MoveParent,
/*65692*/       OPC_MoveChild, 9,
/*65694*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65697*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65698*/       OPC_CheckType, MVT::i32,
/*65700*/       OPC_MoveParent,
/*65701*/       OPC_MoveChild, 10,
/*65703*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65706*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65707*/       OPC_CheckType, MVT::i32,
/*65709*/       OPC_MoveParent,
/*65710*/       OPC_MoveChild, 11,
/*65712*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65715*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65716*/       OPC_CheckType, MVT::i32,
/*65718*/       OPC_MoveParent,
/*65719*/       OPC_MoveChild, 12,
/*65721*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65724*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65725*/       OPC_CheckType, MVT::i32,
/*65727*/       OPC_MoveParent,
/*65728*/       OPC_MoveChild, 13,
/*65730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65733*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65734*/       OPC_CheckType, MVT::i32,
/*65736*/       OPC_MoveParent,
/*65737*/       OPC_MoveChild, 14,
/*65739*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65742*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65743*/       OPC_CheckType, MVT::i32,
/*65745*/       OPC_MoveParent,
/*65746*/       OPC_MoveChild, 15,
/*65748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65751*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65752*/       OPC_CheckType, MVT::i32,
/*65754*/       OPC_MoveParent,
/*65755*/       OPC_MoveChild, 16,
/*65757*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65760*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65761*/       OPC_CheckType, MVT::i32,
/*65763*/       OPC_MoveParent,
/*65764*/       OPC_MoveChild, 17,
/*65766*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65769*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65770*/       OPC_CheckType, MVT::i32,
/*65772*/       OPC_MoveParent,
/*65773*/       OPC_MoveChild, 18,
/*65775*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65778*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65779*/       OPC_CheckType, MVT::i32,
/*65781*/       OPC_MoveParent,
/*65782*/       OPC_CheckType, MVT::v4f32,
/*65784*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65786*/       OPC_EmitConvertToTarget, 1,
/*65788*/       OPC_EmitConvertToTarget, 2,
/*65790*/       OPC_EmitConvertToTarget, 3,
/*65792*/       OPC_EmitConvertToTarget, 4,
/*65794*/       OPC_EmitConvertToTarget, 5,
/*65796*/       OPC_EmitConvertToTarget, 6,
/*65798*/       OPC_EmitConvertToTarget, 7,
/*65800*/       OPC_EmitConvertToTarget, 8,
/*65802*/       OPC_EmitConvertToTarget, 9,
/*65804*/       OPC_EmitConvertToTarget, 10,
/*65806*/       OPC_EmitConvertToTarget, 11,
/*65808*/       OPC_EmitConvertToTarget, 12,
/*65810*/       OPC_EmitConvertToTarget, 13,
/*65812*/       OPC_EmitConvertToTarget, 14,
/*65814*/       OPC_EmitConvertToTarget, 15,
/*65816*/       OPC_EmitConvertToTarget, 16,
/*65818*/       OPC_EmitConvertToTarget, 17,
/*65820*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65845*/     /*Scope*/ 95|128,1/*223*/, /*->66070*/
/*65847*/       OPC_CheckChild0Integer, 10, 
/*65849*/       OPC_CheckChild0Type, MVT::i32,
/*65851*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65852*/       OPC_CheckChild1Type, MVT::v4i32,
/*65854*/       OPC_RecordChild2, // #1 = $srcx
/*65855*/       OPC_MoveChild, 2,
/*65857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65860*/       OPC_CheckType, MVT::i32,
/*65862*/       OPC_MoveParent,
/*65863*/       OPC_RecordChild3, // #2 = $srcy
/*65864*/       OPC_MoveChild, 3,
/*65866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65869*/       OPC_CheckType, MVT::i32,
/*65871*/       OPC_MoveParent,
/*65872*/       OPC_RecordChild4, // #3 = $srcz
/*65873*/       OPC_MoveChild, 4,
/*65875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65878*/       OPC_CheckType, MVT::i32,
/*65880*/       OPC_MoveParent,
/*65881*/       OPC_RecordChild5, // #4 = $srcw
/*65882*/       OPC_MoveChild, 5,
/*65884*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65887*/       OPC_CheckType, MVT::i32,
/*65889*/       OPC_MoveParent,
/*65890*/       OPC_RecordChild6, // #5 = $offsetx
/*65891*/       OPC_MoveChild, 6,
/*65893*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65896*/       OPC_CheckType, MVT::i32,
/*65898*/       OPC_MoveParent,
/*65899*/       OPC_RecordChild7, // #6 = $offsety
/*65900*/       OPC_MoveChild, 7,
/*65902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65905*/       OPC_CheckType, MVT::i32,
/*65907*/       OPC_MoveParent,
/*65908*/       OPC_MoveChild, 8,
/*65910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65913*/       OPC_RecordNode, // #7 = $offsetz
/*65914*/       OPC_CheckType, MVT::i32,
/*65916*/       OPC_MoveParent,
/*65917*/       OPC_MoveChild, 9,
/*65919*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65922*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65923*/       OPC_CheckType, MVT::i32,
/*65925*/       OPC_MoveParent,
/*65926*/       OPC_MoveChild, 10,
/*65928*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65931*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65932*/       OPC_CheckType, MVT::i32,
/*65934*/       OPC_MoveParent,
/*65935*/       OPC_MoveChild, 11,
/*65937*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65940*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65941*/       OPC_CheckType, MVT::i32,
/*65943*/       OPC_MoveParent,
/*65944*/       OPC_MoveChild, 12,
/*65946*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65949*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65950*/       OPC_CheckType, MVT::i32,
/*65952*/       OPC_MoveParent,
/*65953*/       OPC_MoveChild, 13,
/*65955*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65958*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65959*/       OPC_CheckType, MVT::i32,
/*65961*/       OPC_MoveParent,
/*65962*/       OPC_MoveChild, 14,
/*65964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65967*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65968*/       OPC_CheckType, MVT::i32,
/*65970*/       OPC_MoveParent,
/*65971*/       OPC_MoveChild, 15,
/*65973*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65976*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65977*/       OPC_CheckType, MVT::i32,
/*65979*/       OPC_MoveParent,
/*65980*/       OPC_MoveChild, 16,
/*65982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65985*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65986*/       OPC_CheckType, MVT::i32,
/*65988*/       OPC_MoveParent,
/*65989*/       OPC_MoveChild, 17,
/*65991*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65994*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65995*/       OPC_CheckType, MVT::i32,
/*65997*/       OPC_MoveParent,
/*65998*/       OPC_MoveChild, 18,
/*66000*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66003*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66004*/       OPC_CheckType, MVT::i32,
/*66006*/       OPC_MoveParent,
/*66007*/       OPC_CheckType, MVT::v4f32,
/*66009*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66011*/       OPC_EmitConvertToTarget, 1,
/*66013*/       OPC_EmitConvertToTarget, 2,
/*66015*/       OPC_EmitConvertToTarget, 3,
/*66017*/       OPC_EmitConvertToTarget, 4,
/*66019*/       OPC_EmitConvertToTarget, 5,
/*66021*/       OPC_EmitConvertToTarget, 6,
/*66023*/       OPC_EmitConvertToTarget, 7,
/*66025*/       OPC_EmitConvertToTarget, 8,
/*66027*/       OPC_EmitConvertToTarget, 9,
/*66029*/       OPC_EmitConvertToTarget, 10,
/*66031*/       OPC_EmitConvertToTarget, 11,
/*66033*/       OPC_EmitConvertToTarget, 12,
/*66035*/       OPC_EmitConvertToTarget, 13,
/*66037*/       OPC_EmitConvertToTarget, 14,
/*66039*/       OPC_EmitConvertToTarget, 15,
/*66041*/       OPC_EmitConvertToTarget, 16,
/*66043*/       OPC_EmitConvertToTarget, 17,
/*66045*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66070*/     0, /*End of Scope*/
/*66071*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->67137
/*66075*/     OPC_RecordChild0, // #0 = $addr
/*66076*/     OPC_Scope, 121|128,1/*249*/, /*->66328*/ // 5 children in Scope
/*66079*/       OPC_CheckChild0Type, MVT::v2i32,
/*66081*/       OPC_RecordChild1, // #1 = $rsrc
/*66082*/       OPC_RecordChild2, // #2 = $sampler
/*66083*/       OPC_MoveChild, 3,
/*66085*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66088*/       OPC_Scope, 47, /*->66137*/ // 5 children in Scope
/*66090*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*66092*/         OPC_MoveParent,
/*66093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66095*/         OPC_EmitInteger, MVT::i32, 15, 
/*66098*/         OPC_EmitInteger, MVT::i1, 1, 
/*66101*/         OPC_EmitInteger, MVT::i1, 0, 
/*66104*/         OPC_EmitInteger, MVT::i1, 0, 
/*66107*/         OPC_EmitInteger, MVT::i1, 0, 
/*66110*/         OPC_EmitInteger, MVT::i1, 0, 
/*66113*/         OPC_EmitInteger, MVT::i1, 0, 
/*66116*/         OPC_EmitInteger, MVT::i1, 0, 
/*66119*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66137*/       /*Scope*/ 47, /*->66185*/
/*66138*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*66140*/         OPC_MoveParent,
/*66141*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66143*/         OPC_EmitInteger, MVT::i32, 15, 
/*66146*/         OPC_EmitInteger, MVT::i1, 0, 
/*66149*/         OPC_EmitInteger, MVT::i1, 0, 
/*66152*/         OPC_EmitInteger, MVT::i1, 1, 
/*66155*/         OPC_EmitInteger, MVT::i1, 0, 
/*66158*/         OPC_EmitInteger, MVT::i1, 0, 
/*66161*/         OPC_EmitInteger, MVT::i1, 0, 
/*66164*/         OPC_EmitInteger, MVT::i1, 0, 
/*66167*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66185*/       /*Scope*/ 47, /*->66233*/
/*66186*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*66188*/         OPC_MoveParent,
/*66189*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66191*/         OPC_EmitInteger, MVT::i32, 15, 
/*66194*/         OPC_EmitInteger, MVT::i1, 0, 
/*66197*/         OPC_EmitInteger, MVT::i1, 0, 
/*66200*/         OPC_EmitInteger, MVT::i1, 0, 
/*66203*/         OPC_EmitInteger, MVT::i1, 0, 
/*66206*/         OPC_EmitInteger, MVT::i1, 0, 
/*66209*/         OPC_EmitInteger, MVT::i1, 0, 
/*66212*/         OPC_EmitInteger, MVT::i1, 0, 
/*66215*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66233*/       /*Scope*/ 47, /*->66281*/
/*66234*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*66236*/         OPC_MoveParent,
/*66237*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66239*/         OPC_EmitInteger, MVT::i32, 15, 
/*66242*/         OPC_EmitInteger, MVT::i1, 0, 
/*66245*/         OPC_EmitInteger, MVT::i1, 0, 
/*66248*/         OPC_EmitInteger, MVT::i1, 1, 
/*66251*/         OPC_EmitInteger, MVT::i1, 0, 
/*66254*/         OPC_EmitInteger, MVT::i1, 0, 
/*66257*/         OPC_EmitInteger, MVT::i1, 0, 
/*66260*/         OPC_EmitInteger, MVT::i1, 0, 
/*66263*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66281*/       /*Scope*/ 45, /*->66327*/
/*66282*/         OPC_MoveParent,
/*66283*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66285*/         OPC_EmitInteger, MVT::i32, 15, 
/*66288*/         OPC_EmitInteger, MVT::i1, 0, 
/*66291*/         OPC_EmitInteger, MVT::i1, 0, 
/*66294*/         OPC_EmitInteger, MVT::i1, 0, 
/*66297*/         OPC_EmitInteger, MVT::i1, 0, 
/*66300*/         OPC_EmitInteger, MVT::i1, 0, 
/*66303*/         OPC_EmitInteger, MVT::i1, 0, 
/*66306*/         OPC_EmitInteger, MVT::i1, 0, 
/*66309*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66327*/       0, /*End of Scope*/
/*66328*/     /*Scope*/ 121|128,1/*249*/, /*->66579*/
/*66330*/       OPC_CheckChild0Type, MVT::v4i32,
/*66332*/       OPC_RecordChild1, // #1 = $rsrc
/*66333*/       OPC_RecordChild2, // #2 = $sampler
/*66334*/       OPC_MoveChild, 3,
/*66336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66339*/       OPC_Scope, 47, /*->66388*/ // 5 children in Scope
/*66341*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*66343*/         OPC_MoveParent,
/*66344*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66346*/         OPC_EmitInteger, MVT::i32, 15, 
/*66349*/         OPC_EmitInteger, MVT::i1, 1, 
/*66352*/         OPC_EmitInteger, MVT::i1, 0, 
/*66355*/         OPC_EmitInteger, MVT::i1, 0, 
/*66358*/         OPC_EmitInteger, MVT::i1, 0, 
/*66361*/         OPC_EmitInteger, MVT::i1, 0, 
/*66364*/         OPC_EmitInteger, MVT::i1, 0, 
/*66367*/         OPC_EmitInteger, MVT::i1, 0, 
/*66370*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66388*/       /*Scope*/ 47, /*->66436*/
/*66389*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*66391*/         OPC_MoveParent,
/*66392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66394*/         OPC_EmitInteger, MVT::i32, 15, 
/*66397*/         OPC_EmitInteger, MVT::i1, 0, 
/*66400*/         OPC_EmitInteger, MVT::i1, 0, 
/*66403*/         OPC_EmitInteger, MVT::i1, 1, 
/*66406*/         OPC_EmitInteger, MVT::i1, 0, 
/*66409*/         OPC_EmitInteger, MVT::i1, 0, 
/*66412*/         OPC_EmitInteger, MVT::i1, 0, 
/*66415*/         OPC_EmitInteger, MVT::i1, 0, 
/*66418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66436*/       /*Scope*/ 47, /*->66484*/
/*66437*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*66439*/         OPC_MoveParent,
/*66440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66442*/         OPC_EmitInteger, MVT::i32, 15, 
/*66445*/         OPC_EmitInteger, MVT::i1, 0, 
/*66448*/         OPC_EmitInteger, MVT::i1, 0, 
/*66451*/         OPC_EmitInteger, MVT::i1, 0, 
/*66454*/         OPC_EmitInteger, MVT::i1, 0, 
/*66457*/         OPC_EmitInteger, MVT::i1, 0, 
/*66460*/         OPC_EmitInteger, MVT::i1, 0, 
/*66463*/         OPC_EmitInteger, MVT::i1, 0, 
/*66466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66484*/       /*Scope*/ 47, /*->66532*/
/*66485*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*66487*/         OPC_MoveParent,
/*66488*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66490*/         OPC_EmitInteger, MVT::i32, 15, 
/*66493*/         OPC_EmitInteger, MVT::i1, 0, 
/*66496*/         OPC_EmitInteger, MVT::i1, 0, 
/*66499*/         OPC_EmitInteger, MVT::i1, 1, 
/*66502*/         OPC_EmitInteger, MVT::i1, 0, 
/*66505*/         OPC_EmitInteger, MVT::i1, 0, 
/*66508*/         OPC_EmitInteger, MVT::i1, 0, 
/*66511*/         OPC_EmitInteger, MVT::i1, 0, 
/*66514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66532*/       /*Scope*/ 45, /*->66578*/
/*66533*/         OPC_MoveParent,
/*66534*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66536*/         OPC_EmitInteger, MVT::i32, 15, 
/*66539*/         OPC_EmitInteger, MVT::i1, 0, 
/*66542*/         OPC_EmitInteger, MVT::i1, 0, 
/*66545*/         OPC_EmitInteger, MVT::i1, 0, 
/*66548*/         OPC_EmitInteger, MVT::i1, 0, 
/*66551*/         OPC_EmitInteger, MVT::i1, 0, 
/*66554*/         OPC_EmitInteger, MVT::i1, 0, 
/*66557*/         OPC_EmitInteger, MVT::i1, 0, 
/*66560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66578*/       0, /*End of Scope*/
/*66579*/     /*Scope*/ 121|128,1/*249*/, /*->66830*/
/*66581*/       OPC_CheckChild0Type, MVT::v8i32,
/*66583*/       OPC_RecordChild1, // #1 = $rsrc
/*66584*/       OPC_RecordChild2, // #2 = $sampler
/*66585*/       OPC_MoveChild, 3,
/*66587*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66590*/       OPC_Scope, 47, /*->66639*/ // 5 children in Scope
/*66592*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*66594*/         OPC_MoveParent,
/*66595*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66597*/         OPC_EmitInteger, MVT::i32, 15, 
/*66600*/         OPC_EmitInteger, MVT::i1, 1, 
/*66603*/         OPC_EmitInteger, MVT::i1, 0, 
/*66606*/         OPC_EmitInteger, MVT::i1, 0, 
/*66609*/         OPC_EmitInteger, MVT::i1, 0, 
/*66612*/         OPC_EmitInteger, MVT::i1, 0, 
/*66615*/         OPC_EmitInteger, MVT::i1, 0, 
/*66618*/         OPC_EmitInteger, MVT::i1, 0, 
/*66621*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66639*/       /*Scope*/ 47, /*->66687*/
/*66640*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*66642*/         OPC_MoveParent,
/*66643*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66645*/         OPC_EmitInteger, MVT::i32, 15, 
/*66648*/         OPC_EmitInteger, MVT::i1, 0, 
/*66651*/         OPC_EmitInteger, MVT::i1, 0, 
/*66654*/         OPC_EmitInteger, MVT::i1, 1, 
/*66657*/         OPC_EmitInteger, MVT::i1, 0, 
/*66660*/         OPC_EmitInteger, MVT::i1, 0, 
/*66663*/         OPC_EmitInteger, MVT::i1, 0, 
/*66666*/         OPC_EmitInteger, MVT::i1, 0, 
/*66669*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66687*/       /*Scope*/ 47, /*->66735*/
/*66688*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*66690*/         OPC_MoveParent,
/*66691*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66693*/         OPC_EmitInteger, MVT::i32, 15, 
/*66696*/         OPC_EmitInteger, MVT::i1, 0, 
/*66699*/         OPC_EmitInteger, MVT::i1, 0, 
/*66702*/         OPC_EmitInteger, MVT::i1, 0, 
/*66705*/         OPC_EmitInteger, MVT::i1, 0, 
/*66708*/         OPC_EmitInteger, MVT::i1, 0, 
/*66711*/         OPC_EmitInteger, MVT::i1, 0, 
/*66714*/         OPC_EmitInteger, MVT::i1, 0, 
/*66717*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66735*/       /*Scope*/ 47, /*->66783*/
/*66736*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*66738*/         OPC_MoveParent,
/*66739*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66741*/         OPC_EmitInteger, MVT::i32, 15, 
/*66744*/         OPC_EmitInteger, MVT::i1, 0, 
/*66747*/         OPC_EmitInteger, MVT::i1, 0, 
/*66750*/         OPC_EmitInteger, MVT::i1, 1, 
/*66753*/         OPC_EmitInteger, MVT::i1, 0, 
/*66756*/         OPC_EmitInteger, MVT::i1, 0, 
/*66759*/         OPC_EmitInteger, MVT::i1, 0, 
/*66762*/         OPC_EmitInteger, MVT::i1, 0, 
/*66765*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66783*/       /*Scope*/ 45, /*->66829*/
/*66784*/         OPC_MoveParent,
/*66785*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66787*/         OPC_EmitInteger, MVT::i32, 15, 
/*66790*/         OPC_EmitInteger, MVT::i1, 0, 
/*66793*/         OPC_EmitInteger, MVT::i1, 0, 
/*66796*/         OPC_EmitInteger, MVT::i1, 0, 
/*66799*/         OPC_EmitInteger, MVT::i1, 0, 
/*66802*/         OPC_EmitInteger, MVT::i1, 0, 
/*66805*/         OPC_EmitInteger, MVT::i1, 0, 
/*66808*/         OPC_EmitInteger, MVT::i1, 0, 
/*66811*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66829*/       0, /*End of Scope*/
/*66830*/     /*Scope*/ 121|128,1/*249*/, /*->67081*/
/*66832*/       OPC_CheckChild0Type, MVT::v16i32,
/*66834*/       OPC_RecordChild1, // #1 = $rsrc
/*66835*/       OPC_RecordChild2, // #2 = $sampler
/*66836*/       OPC_MoveChild, 3,
/*66838*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66841*/       OPC_Scope, 47, /*->66890*/ // 5 children in Scope
/*66843*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*66845*/         OPC_MoveParent,
/*66846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66848*/         OPC_EmitInteger, MVT::i32, 15, 
/*66851*/         OPC_EmitInteger, MVT::i1, 1, 
/*66854*/         OPC_EmitInteger, MVT::i1, 0, 
/*66857*/         OPC_EmitInteger, MVT::i1, 0, 
/*66860*/         OPC_EmitInteger, MVT::i1, 0, 
/*66863*/         OPC_EmitInteger, MVT::i1, 0, 
/*66866*/         OPC_EmitInteger, MVT::i1, 0, 
/*66869*/         OPC_EmitInteger, MVT::i1, 0, 
/*66872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66890*/       /*Scope*/ 47, /*->66938*/
/*66891*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*66893*/         OPC_MoveParent,
/*66894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66896*/         OPC_EmitInteger, MVT::i32, 15, 
/*66899*/         OPC_EmitInteger, MVT::i1, 0, 
/*66902*/         OPC_EmitInteger, MVT::i1, 0, 
/*66905*/         OPC_EmitInteger, MVT::i1, 1, 
/*66908*/         OPC_EmitInteger, MVT::i1, 0, 
/*66911*/         OPC_EmitInteger, MVT::i1, 0, 
/*66914*/         OPC_EmitInteger, MVT::i1, 0, 
/*66917*/         OPC_EmitInteger, MVT::i1, 0, 
/*66920*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66938*/       /*Scope*/ 47, /*->66986*/
/*66939*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*66941*/         OPC_MoveParent,
/*66942*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66944*/         OPC_EmitInteger, MVT::i32, 15, 
/*66947*/         OPC_EmitInteger, MVT::i1, 0, 
/*66950*/         OPC_EmitInteger, MVT::i1, 0, 
/*66953*/         OPC_EmitInteger, MVT::i1, 0, 
/*66956*/         OPC_EmitInteger, MVT::i1, 0, 
/*66959*/         OPC_EmitInteger, MVT::i1, 0, 
/*66962*/         OPC_EmitInteger, MVT::i1, 0, 
/*66965*/         OPC_EmitInteger, MVT::i1, 0, 
/*66968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66986*/       /*Scope*/ 47, /*->67034*/
/*66987*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*66989*/         OPC_MoveParent,
/*66990*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66992*/         OPC_EmitInteger, MVT::i32, 15, 
/*66995*/         OPC_EmitInteger, MVT::i1, 0, 
/*66998*/         OPC_EmitInteger, MVT::i1, 0, 
/*67001*/         OPC_EmitInteger, MVT::i1, 1, 
/*67004*/         OPC_EmitInteger, MVT::i1, 0, 
/*67007*/         OPC_EmitInteger, MVT::i1, 0, 
/*67010*/         OPC_EmitInteger, MVT::i1, 0, 
/*67013*/         OPC_EmitInteger, MVT::i1, 0, 
/*67016*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67034*/       /*Scope*/ 45, /*->67080*/
/*67035*/         OPC_MoveParent,
/*67036*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67038*/         OPC_EmitInteger, MVT::i32, 15, 
/*67041*/         OPC_EmitInteger, MVT::i1, 0, 
/*67044*/         OPC_EmitInteger, MVT::i1, 0, 
/*67047*/         OPC_EmitInteger, MVT::i1, 0, 
/*67050*/         OPC_EmitInteger, MVT::i1, 0, 
/*67053*/         OPC_EmitInteger, MVT::i1, 0, 
/*67056*/         OPC_EmitInteger, MVT::i1, 0, 
/*67059*/         OPC_EmitInteger, MVT::i1, 0, 
/*67062*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67080*/       0, /*End of Scope*/
/*67081*/     /*Scope*/ 54, /*->67136*/
/*67082*/       OPC_CheckChild0Type, MVT::i32,
/*67084*/       OPC_RecordChild1, // #1 = $rsrc
/*67085*/       OPC_RecordChild2, // #2 = $sampler
/*67086*/       OPC_MoveChild, 3,
/*67088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67091*/       OPC_MoveParent,
/*67092*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67094*/       OPC_EmitInteger, MVT::i32, 15, 
/*67097*/       OPC_EmitInteger, MVT::i1, 0, 
/*67100*/       OPC_EmitInteger, MVT::i1, 0, 
/*67103*/       OPC_EmitInteger, MVT::i1, 0, 
/*67106*/       OPC_EmitInteger, MVT::i1, 0, 
/*67109*/       OPC_EmitInteger, MVT::i1, 0, 
/*67112*/       OPC_EmitInteger, MVT::i1, 0, 
/*67115*/       OPC_EmitInteger, MVT::i1, 0, 
/*67118*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67136*/     0, /*End of Scope*/
/*67137*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->67956
/*67141*/     OPC_RecordChild0, // #0 = $addr
/*67142*/     OPC_Scope, 73|128,1/*201*/, /*->67346*/ // 4 children in Scope
/*67145*/       OPC_CheckChild0Type, MVT::v2i32,
/*67147*/       OPC_RecordChild1, // #1 = $rsrc
/*67148*/       OPC_RecordChild2, // #2 = $sampler
/*67149*/       OPC_MoveChild, 3,
/*67151*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67154*/       OPC_Scope, 47, /*->67203*/ // 4 children in Scope
/*67156*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67158*/         OPC_MoveParent,
/*67159*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67161*/         OPC_EmitInteger, MVT::i32, 15, 
/*67164*/         OPC_EmitInteger, MVT::i1, 0, 
/*67167*/         OPC_EmitInteger, MVT::i1, 0, 
/*67170*/         OPC_EmitInteger, MVT::i1, 1, 
/*67173*/         OPC_EmitInteger, MVT::i1, 0, 
/*67176*/         OPC_EmitInteger, MVT::i1, 0, 
/*67179*/         OPC_EmitInteger, MVT::i1, 0, 
/*67182*/         OPC_EmitInteger, MVT::i1, 0, 
/*67185*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67203*/       /*Scope*/ 47, /*->67251*/
/*67204*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67206*/         OPC_MoveParent,
/*67207*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67209*/         OPC_EmitInteger, MVT::i32, 15, 
/*67212*/         OPC_EmitInteger, MVT::i1, 0, 
/*67215*/         OPC_EmitInteger, MVT::i1, 0, 
/*67218*/         OPC_EmitInteger, MVT::i1, 0, 
/*67221*/         OPC_EmitInteger, MVT::i1, 0, 
/*67224*/         OPC_EmitInteger, MVT::i1, 0, 
/*67227*/         OPC_EmitInteger, MVT::i1, 0, 
/*67230*/         OPC_EmitInteger, MVT::i1, 0, 
/*67233*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67251*/       /*Scope*/ 47, /*->67299*/
/*67252*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67254*/         OPC_MoveParent,
/*67255*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67257*/         OPC_EmitInteger, MVT::i32, 15, 
/*67260*/         OPC_EmitInteger, MVT::i1, 0, 
/*67263*/         OPC_EmitInteger, MVT::i1, 0, 
/*67266*/         OPC_EmitInteger, MVT::i1, 1, 
/*67269*/         OPC_EmitInteger, MVT::i1, 0, 
/*67272*/         OPC_EmitInteger, MVT::i1, 0, 
/*67275*/         OPC_EmitInteger, MVT::i1, 0, 
/*67278*/         OPC_EmitInteger, MVT::i1, 0, 
/*67281*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67299*/       /*Scope*/ 45, /*->67345*/
/*67300*/         OPC_MoveParent,
/*67301*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67303*/         OPC_EmitInteger, MVT::i32, 15, 
/*67306*/         OPC_EmitInteger, MVT::i1, 0, 
/*67309*/         OPC_EmitInteger, MVT::i1, 0, 
/*67312*/         OPC_EmitInteger, MVT::i1, 0, 
/*67315*/         OPC_EmitInteger, MVT::i1, 0, 
/*67318*/         OPC_EmitInteger, MVT::i1, 0, 
/*67321*/         OPC_EmitInteger, MVT::i1, 0, 
/*67324*/         OPC_EmitInteger, MVT::i1, 0, 
/*67327*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67345*/       0, /*End of Scope*/
/*67346*/     /*Scope*/ 73|128,1/*201*/, /*->67549*/
/*67348*/       OPC_CheckChild0Type, MVT::v4i32,
/*67350*/       OPC_RecordChild1, // #1 = $rsrc
/*67351*/       OPC_RecordChild2, // #2 = $sampler
/*67352*/       OPC_MoveChild, 3,
/*67354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67357*/       OPC_Scope, 47, /*->67406*/ // 4 children in Scope
/*67359*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67361*/         OPC_MoveParent,
/*67362*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67364*/         OPC_EmitInteger, MVT::i32, 15, 
/*67367*/         OPC_EmitInteger, MVT::i1, 0, 
/*67370*/         OPC_EmitInteger, MVT::i1, 0, 
/*67373*/         OPC_EmitInteger, MVT::i1, 1, 
/*67376*/         OPC_EmitInteger, MVT::i1, 0, 
/*67379*/         OPC_EmitInteger, MVT::i1, 0, 
/*67382*/         OPC_EmitInteger, MVT::i1, 0, 
/*67385*/         OPC_EmitInteger, MVT::i1, 0, 
/*67388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67406*/       /*Scope*/ 47, /*->67454*/
/*67407*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67409*/         OPC_MoveParent,
/*67410*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67412*/         OPC_EmitInteger, MVT::i32, 15, 
/*67415*/         OPC_EmitInteger, MVT::i1, 0, 
/*67418*/         OPC_EmitInteger, MVT::i1, 0, 
/*67421*/         OPC_EmitInteger, MVT::i1, 0, 
/*67424*/         OPC_EmitInteger, MVT::i1, 0, 
/*67427*/         OPC_EmitInteger, MVT::i1, 0, 
/*67430*/         OPC_EmitInteger, MVT::i1, 0, 
/*67433*/         OPC_EmitInteger, MVT::i1, 0, 
/*67436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67454*/       /*Scope*/ 47, /*->67502*/
/*67455*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67457*/         OPC_MoveParent,
/*67458*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67460*/         OPC_EmitInteger, MVT::i32, 15, 
/*67463*/         OPC_EmitInteger, MVT::i1, 0, 
/*67466*/         OPC_EmitInteger, MVT::i1, 0, 
/*67469*/         OPC_EmitInteger, MVT::i1, 1, 
/*67472*/         OPC_EmitInteger, MVT::i1, 0, 
/*67475*/         OPC_EmitInteger, MVT::i1, 0, 
/*67478*/         OPC_EmitInteger, MVT::i1, 0, 
/*67481*/         OPC_EmitInteger, MVT::i1, 0, 
/*67484*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67502*/       /*Scope*/ 45, /*->67548*/
/*67503*/         OPC_MoveParent,
/*67504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67506*/         OPC_EmitInteger, MVT::i32, 15, 
/*67509*/         OPC_EmitInteger, MVT::i1, 0, 
/*67512*/         OPC_EmitInteger, MVT::i1, 0, 
/*67515*/         OPC_EmitInteger, MVT::i1, 0, 
/*67518*/         OPC_EmitInteger, MVT::i1, 0, 
/*67521*/         OPC_EmitInteger, MVT::i1, 0, 
/*67524*/         OPC_EmitInteger, MVT::i1, 0, 
/*67527*/         OPC_EmitInteger, MVT::i1, 0, 
/*67530*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67548*/       0, /*End of Scope*/
/*67549*/     /*Scope*/ 73|128,1/*201*/, /*->67752*/
/*67551*/       OPC_CheckChild0Type, MVT::v8i32,
/*67553*/       OPC_RecordChild1, // #1 = $rsrc
/*67554*/       OPC_RecordChild2, // #2 = $sampler
/*67555*/       OPC_MoveChild, 3,
/*67557*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67560*/       OPC_Scope, 47, /*->67609*/ // 4 children in Scope
/*67562*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67564*/         OPC_MoveParent,
/*67565*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67567*/         OPC_EmitInteger, MVT::i32, 15, 
/*67570*/         OPC_EmitInteger, MVT::i1, 0, 
/*67573*/         OPC_EmitInteger, MVT::i1, 0, 
/*67576*/         OPC_EmitInteger, MVT::i1, 1, 
/*67579*/         OPC_EmitInteger, MVT::i1, 0, 
/*67582*/         OPC_EmitInteger, MVT::i1, 0, 
/*67585*/         OPC_EmitInteger, MVT::i1, 0, 
/*67588*/         OPC_EmitInteger, MVT::i1, 0, 
/*67591*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67609*/       /*Scope*/ 47, /*->67657*/
/*67610*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67612*/         OPC_MoveParent,
/*67613*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67615*/         OPC_EmitInteger, MVT::i32, 15, 
/*67618*/         OPC_EmitInteger, MVT::i1, 0, 
/*67621*/         OPC_EmitInteger, MVT::i1, 0, 
/*67624*/         OPC_EmitInteger, MVT::i1, 0, 
/*67627*/         OPC_EmitInteger, MVT::i1, 0, 
/*67630*/         OPC_EmitInteger, MVT::i1, 0, 
/*67633*/         OPC_EmitInteger, MVT::i1, 0, 
/*67636*/         OPC_EmitInteger, MVT::i1, 0, 
/*67639*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67657*/       /*Scope*/ 47, /*->67705*/
/*67658*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67660*/         OPC_MoveParent,
/*67661*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67663*/         OPC_EmitInteger, MVT::i32, 15, 
/*67666*/         OPC_EmitInteger, MVT::i1, 0, 
/*67669*/         OPC_EmitInteger, MVT::i1, 0, 
/*67672*/         OPC_EmitInteger, MVT::i1, 1, 
/*67675*/         OPC_EmitInteger, MVT::i1, 0, 
/*67678*/         OPC_EmitInteger, MVT::i1, 0, 
/*67681*/         OPC_EmitInteger, MVT::i1, 0, 
/*67684*/         OPC_EmitInteger, MVT::i1, 0, 
/*67687*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67705*/       /*Scope*/ 45, /*->67751*/
/*67706*/         OPC_MoveParent,
/*67707*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67709*/         OPC_EmitInteger, MVT::i32, 15, 
/*67712*/         OPC_EmitInteger, MVT::i1, 0, 
/*67715*/         OPC_EmitInteger, MVT::i1, 0, 
/*67718*/         OPC_EmitInteger, MVT::i1, 0, 
/*67721*/         OPC_EmitInteger, MVT::i1, 0, 
/*67724*/         OPC_EmitInteger, MVT::i1, 0, 
/*67727*/         OPC_EmitInteger, MVT::i1, 0, 
/*67730*/         OPC_EmitInteger, MVT::i1, 0, 
/*67733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67751*/       0, /*End of Scope*/
/*67752*/     /*Scope*/ 73|128,1/*201*/, /*->67955*/
/*67754*/       OPC_CheckChild0Type, MVT::v16i32,
/*67756*/       OPC_RecordChild1, // #1 = $rsrc
/*67757*/       OPC_RecordChild2, // #2 = $sampler
/*67758*/       OPC_MoveChild, 3,
/*67760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67763*/       OPC_Scope, 47, /*->67812*/ // 4 children in Scope
/*67765*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67767*/         OPC_MoveParent,
/*67768*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67770*/         OPC_EmitInteger, MVT::i32, 15, 
/*67773*/         OPC_EmitInteger, MVT::i1, 0, 
/*67776*/         OPC_EmitInteger, MVT::i1, 0, 
/*67779*/         OPC_EmitInteger, MVT::i1, 1, 
/*67782*/         OPC_EmitInteger, MVT::i1, 0, 
/*67785*/         OPC_EmitInteger, MVT::i1, 0, 
/*67788*/         OPC_EmitInteger, MVT::i1, 0, 
/*67791*/         OPC_EmitInteger, MVT::i1, 0, 
/*67794*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67812*/       /*Scope*/ 47, /*->67860*/
/*67813*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67815*/         OPC_MoveParent,
/*67816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67818*/         OPC_EmitInteger, MVT::i32, 15, 
/*67821*/         OPC_EmitInteger, MVT::i1, 0, 
/*67824*/         OPC_EmitInteger, MVT::i1, 0, 
/*67827*/         OPC_EmitInteger, MVT::i1, 0, 
/*67830*/         OPC_EmitInteger, MVT::i1, 0, 
/*67833*/         OPC_EmitInteger, MVT::i1, 0, 
/*67836*/         OPC_EmitInteger, MVT::i1, 0, 
/*67839*/         OPC_EmitInteger, MVT::i1, 0, 
/*67842*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67860*/       /*Scope*/ 47, /*->67908*/
/*67861*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67863*/         OPC_MoveParent,
/*67864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67866*/         OPC_EmitInteger, MVT::i32, 15, 
/*67869*/         OPC_EmitInteger, MVT::i1, 0, 
/*67872*/         OPC_EmitInteger, MVT::i1, 0, 
/*67875*/         OPC_EmitInteger, MVT::i1, 1, 
/*67878*/         OPC_EmitInteger, MVT::i1, 0, 
/*67881*/         OPC_EmitInteger, MVT::i1, 0, 
/*67884*/         OPC_EmitInteger, MVT::i1, 0, 
/*67887*/         OPC_EmitInteger, MVT::i1, 0, 
/*67890*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67908*/       /*Scope*/ 45, /*->67954*/
/*67909*/         OPC_MoveParent,
/*67910*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67912*/         OPC_EmitInteger, MVT::i32, 15, 
/*67915*/         OPC_EmitInteger, MVT::i1, 0, 
/*67918*/         OPC_EmitInteger, MVT::i1, 0, 
/*67921*/         OPC_EmitInteger, MVT::i1, 0, 
/*67924*/         OPC_EmitInteger, MVT::i1, 0, 
/*67927*/         OPC_EmitInteger, MVT::i1, 0, 
/*67930*/         OPC_EmitInteger, MVT::i1, 0, 
/*67933*/         OPC_EmitInteger, MVT::i1, 0, 
/*67936*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67954*/       0, /*End of Scope*/
/*67955*/     0, /*End of Scope*/
/*67956*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->68775
/*67960*/     OPC_RecordChild0, // #0 = $addr
/*67961*/     OPC_Scope, 73|128,1/*201*/, /*->68165*/ // 4 children in Scope
/*67964*/       OPC_CheckChild0Type, MVT::v2i32,
/*67966*/       OPC_RecordChild1, // #1 = $rsrc
/*67967*/       OPC_RecordChild2, // #2 = $sampler
/*67968*/       OPC_MoveChild, 3,
/*67970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67973*/       OPC_Scope, 47, /*->68022*/ // 4 children in Scope
/*67975*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67977*/         OPC_MoveParent,
/*67978*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67980*/         OPC_EmitInteger, MVT::i32, 15, 
/*67983*/         OPC_EmitInteger, MVT::i1, 0, 
/*67986*/         OPC_EmitInteger, MVT::i1, 0, 
/*67989*/         OPC_EmitInteger, MVT::i1, 1, 
/*67992*/         OPC_EmitInteger, MVT::i1, 0, 
/*67995*/         OPC_EmitInteger, MVT::i1, 0, 
/*67998*/         OPC_EmitInteger, MVT::i1, 0, 
/*68001*/         OPC_EmitInteger, MVT::i1, 0, 
/*68004*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68022*/       /*Scope*/ 47, /*->68070*/
/*68023*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68025*/         OPC_MoveParent,
/*68026*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68028*/         OPC_EmitInteger, MVT::i32, 15, 
/*68031*/         OPC_EmitInteger, MVT::i1, 0, 
/*68034*/         OPC_EmitInteger, MVT::i1, 0, 
/*68037*/         OPC_EmitInteger, MVT::i1, 0, 
/*68040*/         OPC_EmitInteger, MVT::i1, 0, 
/*68043*/         OPC_EmitInteger, MVT::i1, 0, 
/*68046*/         OPC_EmitInteger, MVT::i1, 0, 
/*68049*/         OPC_EmitInteger, MVT::i1, 0, 
/*68052*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68070*/       /*Scope*/ 47, /*->68118*/
/*68071*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68073*/         OPC_MoveParent,
/*68074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68076*/         OPC_EmitInteger, MVT::i32, 15, 
/*68079*/         OPC_EmitInteger, MVT::i1, 0, 
/*68082*/         OPC_EmitInteger, MVT::i1, 0, 
/*68085*/         OPC_EmitInteger, MVT::i1, 1, 
/*68088*/         OPC_EmitInteger, MVT::i1, 0, 
/*68091*/         OPC_EmitInteger, MVT::i1, 0, 
/*68094*/         OPC_EmitInteger, MVT::i1, 0, 
/*68097*/         OPC_EmitInteger, MVT::i1, 0, 
/*68100*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68118*/       /*Scope*/ 45, /*->68164*/
/*68119*/         OPC_MoveParent,
/*68120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68122*/         OPC_EmitInteger, MVT::i32, 15, 
/*68125*/         OPC_EmitInteger, MVT::i1, 0, 
/*68128*/         OPC_EmitInteger, MVT::i1, 0, 
/*68131*/         OPC_EmitInteger, MVT::i1, 0, 
/*68134*/         OPC_EmitInteger, MVT::i1, 0, 
/*68137*/         OPC_EmitInteger, MVT::i1, 0, 
/*68140*/         OPC_EmitInteger, MVT::i1, 0, 
/*68143*/         OPC_EmitInteger, MVT::i1, 0, 
/*68146*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68164*/       0, /*End of Scope*/
/*68165*/     /*Scope*/ 73|128,1/*201*/, /*->68368*/
/*68167*/       OPC_CheckChild0Type, MVT::v4i32,
/*68169*/       OPC_RecordChild1, // #1 = $rsrc
/*68170*/       OPC_RecordChild2, // #2 = $sampler
/*68171*/       OPC_MoveChild, 3,
/*68173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68176*/       OPC_Scope, 47, /*->68225*/ // 4 children in Scope
/*68178*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68180*/         OPC_MoveParent,
/*68181*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68183*/         OPC_EmitInteger, MVT::i32, 15, 
/*68186*/         OPC_EmitInteger, MVT::i1, 0, 
/*68189*/         OPC_EmitInteger, MVT::i1, 0, 
/*68192*/         OPC_EmitInteger, MVT::i1, 1, 
/*68195*/         OPC_EmitInteger, MVT::i1, 0, 
/*68198*/         OPC_EmitInteger, MVT::i1, 0, 
/*68201*/         OPC_EmitInteger, MVT::i1, 0, 
/*68204*/         OPC_EmitInteger, MVT::i1, 0, 
/*68207*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68225*/       /*Scope*/ 47, /*->68273*/
/*68226*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68228*/         OPC_MoveParent,
/*68229*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68231*/         OPC_EmitInteger, MVT::i32, 15, 
/*68234*/         OPC_EmitInteger, MVT::i1, 0, 
/*68237*/         OPC_EmitInteger, MVT::i1, 0, 
/*68240*/         OPC_EmitInteger, MVT::i1, 0, 
/*68243*/         OPC_EmitInteger, MVT::i1, 0, 
/*68246*/         OPC_EmitInteger, MVT::i1, 0, 
/*68249*/         OPC_EmitInteger, MVT::i1, 0, 
/*68252*/         OPC_EmitInteger, MVT::i1, 0, 
/*68255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68273*/       /*Scope*/ 47, /*->68321*/
/*68274*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68276*/         OPC_MoveParent,
/*68277*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68279*/         OPC_EmitInteger, MVT::i32, 15, 
/*68282*/         OPC_EmitInteger, MVT::i1, 0, 
/*68285*/         OPC_EmitInteger, MVT::i1, 0, 
/*68288*/         OPC_EmitInteger, MVT::i1, 1, 
/*68291*/         OPC_EmitInteger, MVT::i1, 0, 
/*68294*/         OPC_EmitInteger, MVT::i1, 0, 
/*68297*/         OPC_EmitInteger, MVT::i1, 0, 
/*68300*/         OPC_EmitInteger, MVT::i1, 0, 
/*68303*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68321*/       /*Scope*/ 45, /*->68367*/
/*68322*/         OPC_MoveParent,
/*68323*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68325*/         OPC_EmitInteger, MVT::i32, 15, 
/*68328*/         OPC_EmitInteger, MVT::i1, 0, 
/*68331*/         OPC_EmitInteger, MVT::i1, 0, 
/*68334*/         OPC_EmitInteger, MVT::i1, 0, 
/*68337*/         OPC_EmitInteger, MVT::i1, 0, 
/*68340*/         OPC_EmitInteger, MVT::i1, 0, 
/*68343*/         OPC_EmitInteger, MVT::i1, 0, 
/*68346*/         OPC_EmitInteger, MVT::i1, 0, 
/*68349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68367*/       0, /*End of Scope*/
/*68368*/     /*Scope*/ 73|128,1/*201*/, /*->68571*/
/*68370*/       OPC_CheckChild0Type, MVT::v8i32,
/*68372*/       OPC_RecordChild1, // #1 = $rsrc
/*68373*/       OPC_RecordChild2, // #2 = $sampler
/*68374*/       OPC_MoveChild, 3,
/*68376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68379*/       OPC_Scope, 47, /*->68428*/ // 4 children in Scope
/*68381*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68383*/         OPC_MoveParent,
/*68384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68386*/         OPC_EmitInteger, MVT::i32, 15, 
/*68389*/         OPC_EmitInteger, MVT::i1, 0, 
/*68392*/         OPC_EmitInteger, MVT::i1, 0, 
/*68395*/         OPC_EmitInteger, MVT::i1, 1, 
/*68398*/         OPC_EmitInteger, MVT::i1, 0, 
/*68401*/         OPC_EmitInteger, MVT::i1, 0, 
/*68404*/         OPC_EmitInteger, MVT::i1, 0, 
/*68407*/         OPC_EmitInteger, MVT::i1, 0, 
/*68410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68428*/       /*Scope*/ 47, /*->68476*/
/*68429*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68431*/         OPC_MoveParent,
/*68432*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68434*/         OPC_EmitInteger, MVT::i32, 15, 
/*68437*/         OPC_EmitInteger, MVT::i1, 0, 
/*68440*/         OPC_EmitInteger, MVT::i1, 0, 
/*68443*/         OPC_EmitInteger, MVT::i1, 0, 
/*68446*/         OPC_EmitInteger, MVT::i1, 0, 
/*68449*/         OPC_EmitInteger, MVT::i1, 0, 
/*68452*/         OPC_EmitInteger, MVT::i1, 0, 
/*68455*/         OPC_EmitInteger, MVT::i1, 0, 
/*68458*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68476*/       /*Scope*/ 47, /*->68524*/
/*68477*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68479*/         OPC_MoveParent,
/*68480*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68482*/         OPC_EmitInteger, MVT::i32, 15, 
/*68485*/         OPC_EmitInteger, MVT::i1, 0, 
/*68488*/         OPC_EmitInteger, MVT::i1, 0, 
/*68491*/         OPC_EmitInteger, MVT::i1, 1, 
/*68494*/         OPC_EmitInteger, MVT::i1, 0, 
/*68497*/         OPC_EmitInteger, MVT::i1, 0, 
/*68500*/         OPC_EmitInteger, MVT::i1, 0, 
/*68503*/         OPC_EmitInteger, MVT::i1, 0, 
/*68506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68524*/       /*Scope*/ 45, /*->68570*/
/*68525*/         OPC_MoveParent,
/*68526*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68528*/         OPC_EmitInteger, MVT::i32, 15, 
/*68531*/         OPC_EmitInteger, MVT::i1, 0, 
/*68534*/         OPC_EmitInteger, MVT::i1, 0, 
/*68537*/         OPC_EmitInteger, MVT::i1, 0, 
/*68540*/         OPC_EmitInteger, MVT::i1, 0, 
/*68543*/         OPC_EmitInteger, MVT::i1, 0, 
/*68546*/         OPC_EmitInteger, MVT::i1, 0, 
/*68549*/         OPC_EmitInteger, MVT::i1, 0, 
/*68552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68570*/       0, /*End of Scope*/
/*68571*/     /*Scope*/ 73|128,1/*201*/, /*->68774*/
/*68573*/       OPC_CheckChild0Type, MVT::v16i32,
/*68575*/       OPC_RecordChild1, // #1 = $rsrc
/*68576*/       OPC_RecordChild2, // #2 = $sampler
/*68577*/       OPC_MoveChild, 3,
/*68579*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68582*/       OPC_Scope, 47, /*->68631*/ // 4 children in Scope
/*68584*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68586*/         OPC_MoveParent,
/*68587*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68589*/         OPC_EmitInteger, MVT::i32, 15, 
/*68592*/         OPC_EmitInteger, MVT::i1, 0, 
/*68595*/         OPC_EmitInteger, MVT::i1, 0, 
/*68598*/         OPC_EmitInteger, MVT::i1, 1, 
/*68601*/         OPC_EmitInteger, MVT::i1, 0, 
/*68604*/         OPC_EmitInteger, MVT::i1, 0, 
/*68607*/         OPC_EmitInteger, MVT::i1, 0, 
/*68610*/         OPC_EmitInteger, MVT::i1, 0, 
/*68613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68631*/       /*Scope*/ 47, /*->68679*/
/*68632*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68634*/         OPC_MoveParent,
/*68635*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68637*/         OPC_EmitInteger, MVT::i32, 15, 
/*68640*/         OPC_EmitInteger, MVT::i1, 0, 
/*68643*/         OPC_EmitInteger, MVT::i1, 0, 
/*68646*/         OPC_EmitInteger, MVT::i1, 0, 
/*68649*/         OPC_EmitInteger, MVT::i1, 0, 
/*68652*/         OPC_EmitInteger, MVT::i1, 0, 
/*68655*/         OPC_EmitInteger, MVT::i1, 0, 
/*68658*/         OPC_EmitInteger, MVT::i1, 0, 
/*68661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68679*/       /*Scope*/ 47, /*->68727*/
/*68680*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68682*/         OPC_MoveParent,
/*68683*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68685*/         OPC_EmitInteger, MVT::i32, 15, 
/*68688*/         OPC_EmitInteger, MVT::i1, 0, 
/*68691*/         OPC_EmitInteger, MVT::i1, 0, 
/*68694*/         OPC_EmitInteger, MVT::i1, 1, 
/*68697*/         OPC_EmitInteger, MVT::i1, 0, 
/*68700*/         OPC_EmitInteger, MVT::i1, 0, 
/*68703*/         OPC_EmitInteger, MVT::i1, 0, 
/*68706*/         OPC_EmitInteger, MVT::i1, 0, 
/*68709*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68727*/       /*Scope*/ 45, /*->68773*/
/*68728*/         OPC_MoveParent,
/*68729*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68731*/         OPC_EmitInteger, MVT::i32, 15, 
/*68734*/         OPC_EmitInteger, MVT::i1, 0, 
/*68737*/         OPC_EmitInteger, MVT::i1, 0, 
/*68740*/         OPC_EmitInteger, MVT::i1, 0, 
/*68743*/         OPC_EmitInteger, MVT::i1, 0, 
/*68746*/         OPC_EmitInteger, MVT::i1, 0, 
/*68749*/         OPC_EmitInteger, MVT::i1, 0, 
/*68752*/         OPC_EmitInteger, MVT::i1, 0, 
/*68755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68773*/       0, /*End of Scope*/
/*68774*/     0, /*End of Scope*/
/*68775*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->69594
/*68779*/     OPC_RecordChild0, // #0 = $addr
/*68780*/     OPC_Scope, 73|128,1/*201*/, /*->68984*/ // 4 children in Scope
/*68783*/       OPC_CheckChild0Type, MVT::v2i32,
/*68785*/       OPC_RecordChild1, // #1 = $rsrc
/*68786*/       OPC_RecordChild2, // #2 = $sampler
/*68787*/       OPC_MoveChild, 3,
/*68789*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68792*/       OPC_Scope, 47, /*->68841*/ // 4 children in Scope
/*68794*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68796*/         OPC_MoveParent,
/*68797*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68799*/         OPC_EmitInteger, MVT::i32, 15, 
/*68802*/         OPC_EmitInteger, MVT::i1, 0, 
/*68805*/         OPC_EmitInteger, MVT::i1, 0, 
/*68808*/         OPC_EmitInteger, MVT::i1, 1, 
/*68811*/         OPC_EmitInteger, MVT::i1, 0, 
/*68814*/         OPC_EmitInteger, MVT::i1, 0, 
/*68817*/         OPC_EmitInteger, MVT::i1, 0, 
/*68820*/         OPC_EmitInteger, MVT::i1, 0, 
/*68823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68841*/       /*Scope*/ 47, /*->68889*/
/*68842*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68844*/         OPC_MoveParent,
/*68845*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68847*/         OPC_EmitInteger, MVT::i32, 15, 
/*68850*/         OPC_EmitInteger, MVT::i1, 0, 
/*68853*/         OPC_EmitInteger, MVT::i1, 0, 
/*68856*/         OPC_EmitInteger, MVT::i1, 0, 
/*68859*/         OPC_EmitInteger, MVT::i1, 0, 
/*68862*/         OPC_EmitInteger, MVT::i1, 0, 
/*68865*/         OPC_EmitInteger, MVT::i1, 0, 
/*68868*/         OPC_EmitInteger, MVT::i1, 0, 
/*68871*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68889*/       /*Scope*/ 47, /*->68937*/
/*68890*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68892*/         OPC_MoveParent,
/*68893*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68895*/         OPC_EmitInteger, MVT::i32, 15, 
/*68898*/         OPC_EmitInteger, MVT::i1, 0, 
/*68901*/         OPC_EmitInteger, MVT::i1, 0, 
/*68904*/         OPC_EmitInteger, MVT::i1, 1, 
/*68907*/         OPC_EmitInteger, MVT::i1, 0, 
/*68910*/         OPC_EmitInteger, MVT::i1, 0, 
/*68913*/         OPC_EmitInteger, MVT::i1, 0, 
/*68916*/         OPC_EmitInteger, MVT::i1, 0, 
/*68919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68937*/       /*Scope*/ 45, /*->68983*/
/*68938*/         OPC_MoveParent,
/*68939*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68941*/         OPC_EmitInteger, MVT::i32, 15, 
/*68944*/         OPC_EmitInteger, MVT::i1, 0, 
/*68947*/         OPC_EmitInteger, MVT::i1, 0, 
/*68950*/         OPC_EmitInteger, MVT::i1, 0, 
/*68953*/         OPC_EmitInteger, MVT::i1, 0, 
/*68956*/         OPC_EmitInteger, MVT::i1, 0, 
/*68959*/         OPC_EmitInteger, MVT::i1, 0, 
/*68962*/         OPC_EmitInteger, MVT::i1, 0, 
/*68965*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68983*/       0, /*End of Scope*/
/*68984*/     /*Scope*/ 73|128,1/*201*/, /*->69187*/
/*68986*/       OPC_CheckChild0Type, MVT::v4i32,
/*68988*/       OPC_RecordChild1, // #1 = $rsrc
/*68989*/       OPC_RecordChild2, // #2 = $sampler
/*68990*/       OPC_MoveChild, 3,
/*68992*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68995*/       OPC_Scope, 47, /*->69044*/ // 4 children in Scope
/*68997*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68999*/         OPC_MoveParent,
/*69000*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69002*/         OPC_EmitInteger, MVT::i32, 15, 
/*69005*/         OPC_EmitInteger, MVT::i1, 0, 
/*69008*/         OPC_EmitInteger, MVT::i1, 0, 
/*69011*/         OPC_EmitInteger, MVT::i1, 1, 
/*69014*/         OPC_EmitInteger, MVT::i1, 0, 
/*69017*/         OPC_EmitInteger, MVT::i1, 0, 
/*69020*/         OPC_EmitInteger, MVT::i1, 0, 
/*69023*/         OPC_EmitInteger, MVT::i1, 0, 
/*69026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69044*/       /*Scope*/ 47, /*->69092*/
/*69045*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69047*/         OPC_MoveParent,
/*69048*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69050*/         OPC_EmitInteger, MVT::i32, 15, 
/*69053*/         OPC_EmitInteger, MVT::i1, 0, 
/*69056*/         OPC_EmitInteger, MVT::i1, 0, 
/*69059*/         OPC_EmitInteger, MVT::i1, 0, 
/*69062*/         OPC_EmitInteger, MVT::i1, 0, 
/*69065*/         OPC_EmitInteger, MVT::i1, 0, 
/*69068*/         OPC_EmitInteger, MVT::i1, 0, 
/*69071*/         OPC_EmitInteger, MVT::i1, 0, 
/*69074*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69092*/       /*Scope*/ 47, /*->69140*/
/*69093*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69095*/         OPC_MoveParent,
/*69096*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69098*/         OPC_EmitInteger, MVT::i32, 15, 
/*69101*/         OPC_EmitInteger, MVT::i1, 0, 
/*69104*/         OPC_EmitInteger, MVT::i1, 0, 
/*69107*/         OPC_EmitInteger, MVT::i1, 1, 
/*69110*/         OPC_EmitInteger, MVT::i1, 0, 
/*69113*/         OPC_EmitInteger, MVT::i1, 0, 
/*69116*/         OPC_EmitInteger, MVT::i1, 0, 
/*69119*/         OPC_EmitInteger, MVT::i1, 0, 
/*69122*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69140*/       /*Scope*/ 45, /*->69186*/
/*69141*/         OPC_MoveParent,
/*69142*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69144*/         OPC_EmitInteger, MVT::i32, 15, 
/*69147*/         OPC_EmitInteger, MVT::i1, 0, 
/*69150*/         OPC_EmitInteger, MVT::i1, 0, 
/*69153*/         OPC_EmitInteger, MVT::i1, 0, 
/*69156*/         OPC_EmitInteger, MVT::i1, 0, 
/*69159*/         OPC_EmitInteger, MVT::i1, 0, 
/*69162*/         OPC_EmitInteger, MVT::i1, 0, 
/*69165*/         OPC_EmitInteger, MVT::i1, 0, 
/*69168*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69186*/       0, /*End of Scope*/
/*69187*/     /*Scope*/ 73|128,1/*201*/, /*->69390*/
/*69189*/       OPC_CheckChild0Type, MVT::v8i32,
/*69191*/       OPC_RecordChild1, // #1 = $rsrc
/*69192*/       OPC_RecordChild2, // #2 = $sampler
/*69193*/       OPC_MoveChild, 3,
/*69195*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69198*/       OPC_Scope, 47, /*->69247*/ // 4 children in Scope
/*69200*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*69202*/         OPC_MoveParent,
/*69203*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69205*/         OPC_EmitInteger, MVT::i32, 15, 
/*69208*/         OPC_EmitInteger, MVT::i1, 0, 
/*69211*/         OPC_EmitInteger, MVT::i1, 0, 
/*69214*/         OPC_EmitInteger, MVT::i1, 1, 
/*69217*/         OPC_EmitInteger, MVT::i1, 0, 
/*69220*/         OPC_EmitInteger, MVT::i1, 0, 
/*69223*/         OPC_EmitInteger, MVT::i1, 0, 
/*69226*/         OPC_EmitInteger, MVT::i1, 0, 
/*69229*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69247*/       /*Scope*/ 47, /*->69295*/
/*69248*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69250*/         OPC_MoveParent,
/*69251*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69253*/         OPC_EmitInteger, MVT::i32, 15, 
/*69256*/         OPC_EmitInteger, MVT::i1, 0, 
/*69259*/         OPC_EmitInteger, MVT::i1, 0, 
/*69262*/         OPC_EmitInteger, MVT::i1, 0, 
/*69265*/         OPC_EmitInteger, MVT::i1, 0, 
/*69268*/         OPC_EmitInteger, MVT::i1, 0, 
/*69271*/         OPC_EmitInteger, MVT::i1, 0, 
/*69274*/         OPC_EmitInteger, MVT::i1, 0, 
/*69277*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69295*/       /*Scope*/ 47, /*->69343*/
/*69296*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69298*/         OPC_MoveParent,
/*69299*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69301*/         OPC_EmitInteger, MVT::i32, 15, 
/*69304*/         OPC_EmitInteger, MVT::i1, 0, 
/*69307*/         OPC_EmitInteger, MVT::i1, 0, 
/*69310*/         OPC_EmitInteger, MVT::i1, 1, 
/*69313*/         OPC_EmitInteger, MVT::i1, 0, 
/*69316*/         OPC_EmitInteger, MVT::i1, 0, 
/*69319*/         OPC_EmitInteger, MVT::i1, 0, 
/*69322*/         OPC_EmitInteger, MVT::i1, 0, 
/*69325*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69343*/       /*Scope*/ 45, /*->69389*/
/*69344*/         OPC_MoveParent,
/*69345*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69347*/         OPC_EmitInteger, MVT::i32, 15, 
/*69350*/         OPC_EmitInteger, MVT::i1, 0, 
/*69353*/         OPC_EmitInteger, MVT::i1, 0, 
/*69356*/         OPC_EmitInteger, MVT::i1, 0, 
/*69359*/         OPC_EmitInteger, MVT::i1, 0, 
/*69362*/         OPC_EmitInteger, MVT::i1, 0, 
/*69365*/         OPC_EmitInteger, MVT::i1, 0, 
/*69368*/         OPC_EmitInteger, MVT::i1, 0, 
/*69371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69389*/       0, /*End of Scope*/
/*69390*/     /*Scope*/ 73|128,1/*201*/, /*->69593*/
/*69392*/       OPC_CheckChild0Type, MVT::v16i32,
/*69394*/       OPC_RecordChild1, // #1 = $rsrc
/*69395*/       OPC_RecordChild2, // #2 = $sampler
/*69396*/       OPC_MoveChild, 3,
/*69398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69401*/       OPC_Scope, 47, /*->69450*/ // 4 children in Scope
/*69403*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*69405*/         OPC_MoveParent,
/*69406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69408*/         OPC_EmitInteger, MVT::i32, 15, 
/*69411*/         OPC_EmitInteger, MVT::i1, 0, 
/*69414*/         OPC_EmitInteger, MVT::i1, 0, 
/*69417*/         OPC_EmitInteger, MVT::i1, 1, 
/*69420*/         OPC_EmitInteger, MVT::i1, 0, 
/*69423*/         OPC_EmitInteger, MVT::i1, 0, 
/*69426*/         OPC_EmitInteger, MVT::i1, 0, 
/*69429*/         OPC_EmitInteger, MVT::i1, 0, 
/*69432*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69450*/       /*Scope*/ 47, /*->69498*/
/*69451*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69453*/         OPC_MoveParent,
/*69454*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69456*/         OPC_EmitInteger, MVT::i32, 15, 
/*69459*/         OPC_EmitInteger, MVT::i1, 0, 
/*69462*/         OPC_EmitInteger, MVT::i1, 0, 
/*69465*/         OPC_EmitInteger, MVT::i1, 0, 
/*69468*/         OPC_EmitInteger, MVT::i1, 0, 
/*69471*/         OPC_EmitInteger, MVT::i1, 0, 
/*69474*/         OPC_EmitInteger, MVT::i1, 0, 
/*69477*/         OPC_EmitInteger, MVT::i1, 0, 
/*69480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69498*/       /*Scope*/ 47, /*->69546*/
/*69499*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69501*/         OPC_MoveParent,
/*69502*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69504*/         OPC_EmitInteger, MVT::i32, 15, 
/*69507*/         OPC_EmitInteger, MVT::i1, 0, 
/*69510*/         OPC_EmitInteger, MVT::i1, 0, 
/*69513*/         OPC_EmitInteger, MVT::i1, 1, 
/*69516*/         OPC_EmitInteger, MVT::i1, 0, 
/*69519*/         OPC_EmitInteger, MVT::i1, 0, 
/*69522*/         OPC_EmitInteger, MVT::i1, 0, 
/*69525*/         OPC_EmitInteger, MVT::i1, 0, 
/*69528*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69546*/       /*Scope*/ 45, /*->69592*/
/*69547*/         OPC_MoveParent,
/*69548*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69550*/         OPC_EmitInteger, MVT::i32, 15, 
/*69553*/         OPC_EmitInteger, MVT::i1, 0, 
/*69556*/         OPC_EmitInteger, MVT::i1, 0, 
/*69559*/         OPC_EmitInteger, MVT::i1, 0, 
/*69562*/         OPC_EmitInteger, MVT::i1, 0, 
/*69565*/         OPC_EmitInteger, MVT::i1, 0, 
/*69568*/         OPC_EmitInteger, MVT::i1, 0, 
/*69571*/         OPC_EmitInteger, MVT::i1, 0, 
/*69574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69592*/       0, /*End of Scope*/
/*69593*/     0, /*End of Scope*/
/*69594*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->69636
/*69597*/     OPC_RecordChild0, // #0 = $tlst
/*69598*/     OPC_RecordChild1, // #1 = $attr_offset
/*69599*/     OPC_MoveChild, 1,
/*69601*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69604*/     OPC_MoveParent,
/*69605*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*69606*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69608*/     OPC_EmitInteger, MVT::i32, 0, 
/*69611*/     OPC_EmitConvertToTarget, 1,
/*69613*/     OPC_EmitInteger, MVT::i1, 0, 
/*69616*/     OPC_EmitInteger, MVT::i1, 0, 
/*69619*/     OPC_EmitInteger, MVT::i1, 0, 
/*69622*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*69636*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 69638 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 417
  // #OPC_RecordNode                     = 1171
  // #OPC_RecordChild                    = 2203
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 23
  // #OPC_MoveChild                      = 1413
  // #OPC_MoveParent                     = 1638
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 89
  // #OPC_CheckPatternPredicate          = 1140
  // #OPC_CheckPredicate                 = 458
  // #OPC_CheckOpcode                    = 419
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 610
  // #OPC_SwitchType                     = 101
  // #OPC_CheckChildType                 = 433
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 236
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 298
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4487
  // #OPC_EmitStringInteger              = 221
  // #OPC_EmitRegister                   = 263
  // #OPC_EmitConvertToTarget            = 265
  // #OPC_EmitMergeInputChains           = 263
  // #OPC_EmitCopyToReg                  = 2
  // #OPC_EmitNode                       = 189
  // #OPC_EmitNodeXForm                  = 2112
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1408

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true);
  case 2: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 3: return (Subtarget->hasCaymanISA());
  case 4: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 5: return (Subtarget->hasFlatAddressSpace());
  case 6: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 7: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 8: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 9: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 11: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 12: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 32);
  case 13: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 16);
  case 14: return (TM.Options.UnsafeFPMath);
  case 15: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_si_st_local
    SDNode *N = Node;

  return isLocalStore(cast<StoreSDNode>(N));

  }
  case 1: { // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 3: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 4: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 5: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 6: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 9: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 10: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 11: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 12: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 15: { // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 16: { // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 17: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 19: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 20: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 21: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 22: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 25: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 28: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 29: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 30: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 31: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 32: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 33: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 34: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 35: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 36: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 37: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 38: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 39: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 40: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 41: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 42: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 43: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 44: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 45: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 46: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 47: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 48: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 49: { // Predicate_si_ld_local
    SDNode *N = Node;

  return isLocalLoad(cast<LoadSDNode>(N));

  }
  case 50: { // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 51: { // Predicate_si_sextload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 52: { // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 53: { // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 54: { // Predicate_si_sextload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 55: { // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 56: { // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 57: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 58: { // Predicate_IMM20bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 59: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 60: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 61: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 62: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 63: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 64: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 65: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 66: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 67: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 68: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 69: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 70: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 71: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 72: { // Predicate_si_load_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 73: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 74: { // Predicate_si_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 75: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 76: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 77: { // Predicate_si_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 78: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 79: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 80: { // Predicate_si_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 81: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 82: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 83: { // Predicate_si_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 84: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 85: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 86: { // Predicate_si_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 87: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 88: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 89: { // Predicate_si_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 90: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 91: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 92: { // Predicate_si_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 93: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 94: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 95: { // Predicate_si_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 96: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 97: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 98: { // Predicate_si_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 99: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 100: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 101: { // Predicate_si_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 102: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 103: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 104: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 105: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 106: { // Predicate_COND_UNE_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 107: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 108: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 109: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 110: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 111: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 112: { // Predicate_si_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 113: { // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 114: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 115: { // Predicate_IMMZeroBasedBitfieldMask
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 116: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 117: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 118: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 119: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 120: { // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 121: { // Predicate_anonymous_1454
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 122: { // Predicate_anonymous_1460
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 123: { // Predicate_FP_HALF
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 124: { // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 125: { // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 126: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 127: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 128: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 129: { // Predicate_COND_ONE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 130: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 131: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 132: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 133: { // Predicate_COND_UEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 134: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 135: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 136: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 137: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 138: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 139: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 140: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 141: { // Predicate_anonymous_1456
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 142: { // Predicate_anonymous_1464
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 143: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 144: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 2:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 3:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 7:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, SDLoc(N), MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

