

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1'
================================================================
* Date:           Fri May 27 19:40:51 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.560 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.356 us|  0.356 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_125_1  |       87|       87|        25|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2226|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|     2094|     1618|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      249|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     2343|     3944|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +-------------------------+----------------------+---------+----+------+-----+-----+
    |mul_21ns_23ns_43_1_1_U2  |mul_21ns_23ns_43_1_1  |        0|   2|     0|   32|    0|
    |mul_21ns_23ns_43_1_1_U3  |mul_21ns_23ns_43_1_1  |        0|   2|     0|   32|    0|
    |urem_19ns_4ns_3_23_1_U4  |urem_19ns_4ns_3_23_1  |        0|   0|   944|  697|    0|
    |urem_21ns_4ns_3_25_1_U1  |urem_21ns_4ns_3_25_1  |        0|   0|  1150|  857|    0|
    +-------------------------+----------------------+---------+----+------+-----+-----+
    |Total                    |                      |        0|   4|  2094| 1618|    0|
    +-------------------------+----------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |grp_fu_483_p0         |         +|   0|  0|    28|          21|          21|
    |item_4_fu_467_p2      |         +|   0|  0|    14|           7|           1|
    |icmp_ln125_fu_461_p2  |      icmp|   0|  0|    11|           7|           8|
    |r_fu_505_p2           |      lshr|   0|  0|  2171|         512|         512|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  2226|         548|         544|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_item_3  |   9|          2|    7|         14|
    |item_fu_112              |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |item_fu_112                        |   7|   0|    7|          0|
    |real_index_reg_607                 |  21|   0|   21|          0|
    |temp_V_reg_613                     |   8|   0|    8|          0|
    |tmp_26_reg_647                     |  17|   0|   17|          0|
    |trunc_ln2_reg_642                  |  19|   0|   19|          0|
    |temp_V_reg_613                     |  64|  32|    8|          0|
    |tmp_26_reg_647                     |  64|  32|   17|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 249|  64|  146|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1|  return value|
|tmp                    |   in|   21|     ap_none|                                           tmp|        scalar|
|data_V                 |   in|  512|     ap_none|                                        data_V|        scalar|
|weight_V_0_0_address0  |  out|   16|   ap_memory|                                  weight_V_0_0|         array|
|weight_V_0_0_ce0       |  out|    1|   ap_memory|                                  weight_V_0_0|         array|
|weight_V_0_0_we0       |  out|    1|   ap_memory|                                  weight_V_0_0|         array|
|weight_V_0_0_d0        |  out|    8|   ap_memory|                                  weight_V_0_0|         array|
|weight_V_0_1_address0  |  out|   16|   ap_memory|                                  weight_V_0_1|         array|
|weight_V_0_1_ce0       |  out|    1|   ap_memory|                                  weight_V_0_1|         array|
|weight_V_0_1_we0       |  out|    1|   ap_memory|                                  weight_V_0_1|         array|
|weight_V_0_1_d0        |  out|    8|   ap_memory|                                  weight_V_0_1|         array|
|weight_V_0_2_address0  |  out|   16|   ap_memory|                                  weight_V_0_2|         array|
|weight_V_0_2_ce0       |  out|    1|   ap_memory|                                  weight_V_0_2|         array|
|weight_V_0_2_we0       |  out|    1|   ap_memory|                                  weight_V_0_2|         array|
|weight_V_0_2_d0        |  out|    8|   ap_memory|                                  weight_V_0_2|         array|
|weight_V_0_3_address0  |  out|   16|   ap_memory|                                  weight_V_0_3|         array|
|weight_V_0_3_ce0       |  out|    1|   ap_memory|                                  weight_V_0_3|         array|
|weight_V_0_3_we0       |  out|    1|   ap_memory|                                  weight_V_0_3|         array|
|weight_V_0_3_d0        |  out|    8|   ap_memory|                                  weight_V_0_3|         array|
|weight_V_0_4_address0  |  out|   16|   ap_memory|                                  weight_V_0_4|         array|
|weight_V_0_4_ce0       |  out|    1|   ap_memory|                                  weight_V_0_4|         array|
|weight_V_0_4_we0       |  out|    1|   ap_memory|                                  weight_V_0_4|         array|
|weight_V_0_4_d0        |  out|    8|   ap_memory|                                  weight_V_0_4|         array|
|weight_V_1_0_address0  |  out|   16|   ap_memory|                                  weight_V_1_0|         array|
|weight_V_1_0_ce0       |  out|    1|   ap_memory|                                  weight_V_1_0|         array|
|weight_V_1_0_we0       |  out|    1|   ap_memory|                                  weight_V_1_0|         array|
|weight_V_1_0_d0        |  out|    8|   ap_memory|                                  weight_V_1_0|         array|
|weight_V_1_1_address0  |  out|   16|   ap_memory|                                  weight_V_1_1|         array|
|weight_V_1_1_ce0       |  out|    1|   ap_memory|                                  weight_V_1_1|         array|
|weight_V_1_1_we0       |  out|    1|   ap_memory|                                  weight_V_1_1|         array|
|weight_V_1_1_d0        |  out|    8|   ap_memory|                                  weight_V_1_1|         array|
|weight_V_1_2_address0  |  out|   16|   ap_memory|                                  weight_V_1_2|         array|
|weight_V_1_2_ce0       |  out|    1|   ap_memory|                                  weight_V_1_2|         array|
|weight_V_1_2_we0       |  out|    1|   ap_memory|                                  weight_V_1_2|         array|
|weight_V_1_2_d0        |  out|    8|   ap_memory|                                  weight_V_1_2|         array|
|weight_V_1_3_address0  |  out|   16|   ap_memory|                                  weight_V_1_3|         array|
|weight_V_1_3_ce0       |  out|    1|   ap_memory|                                  weight_V_1_3|         array|
|weight_V_1_3_we0       |  out|    1|   ap_memory|                                  weight_V_1_3|         array|
|weight_V_1_3_d0        |  out|    8|   ap_memory|                                  weight_V_1_3|         array|
|weight_V_1_4_address0  |  out|   16|   ap_memory|                                  weight_V_1_4|         array|
|weight_V_1_4_ce0       |  out|    1|   ap_memory|                                  weight_V_1_4|         array|
|weight_V_1_4_we0       |  out|    1|   ap_memory|                                  weight_V_1_4|         array|
|weight_V_1_4_d0        |  out|    8|   ap_memory|                                  weight_V_1_4|         array|
|weight_V_2_0_address0  |  out|   16|   ap_memory|                                  weight_V_2_0|         array|
|weight_V_2_0_ce0       |  out|    1|   ap_memory|                                  weight_V_2_0|         array|
|weight_V_2_0_we0       |  out|    1|   ap_memory|                                  weight_V_2_0|         array|
|weight_V_2_0_d0        |  out|    8|   ap_memory|                                  weight_V_2_0|         array|
|weight_V_2_1_address0  |  out|   16|   ap_memory|                                  weight_V_2_1|         array|
|weight_V_2_1_ce0       |  out|    1|   ap_memory|                                  weight_V_2_1|         array|
|weight_V_2_1_we0       |  out|    1|   ap_memory|                                  weight_V_2_1|         array|
|weight_V_2_1_d0        |  out|    8|   ap_memory|                                  weight_V_2_1|         array|
|weight_V_2_2_address0  |  out|   16|   ap_memory|                                  weight_V_2_2|         array|
|weight_V_2_2_ce0       |  out|    1|   ap_memory|                                  weight_V_2_2|         array|
|weight_V_2_2_we0       |  out|    1|   ap_memory|                                  weight_V_2_2|         array|
|weight_V_2_2_d0        |  out|    8|   ap_memory|                                  weight_V_2_2|         array|
|weight_V_2_3_address0  |  out|   16|   ap_memory|                                  weight_V_2_3|         array|
|weight_V_2_3_ce0       |  out|    1|   ap_memory|                                  weight_V_2_3|         array|
|weight_V_2_3_we0       |  out|    1|   ap_memory|                                  weight_V_2_3|         array|
|weight_V_2_3_d0        |  out|    8|   ap_memory|                                  weight_V_2_3|         array|
|weight_V_2_4_address0  |  out|   16|   ap_memory|                                  weight_V_2_4|         array|
|weight_V_2_4_ce0       |  out|    1|   ap_memory|                                  weight_V_2_4|         array|
|weight_V_2_4_we0       |  out|    1|   ap_memory|                                  weight_V_2_4|         array|
|weight_V_2_4_d0        |  out|    8|   ap_memory|                                  weight_V_2_4|         array|
|weight_V_3_0_address0  |  out|   16|   ap_memory|                                  weight_V_3_0|         array|
|weight_V_3_0_ce0       |  out|    1|   ap_memory|                                  weight_V_3_0|         array|
|weight_V_3_0_we0       |  out|    1|   ap_memory|                                  weight_V_3_0|         array|
|weight_V_3_0_d0        |  out|    8|   ap_memory|                                  weight_V_3_0|         array|
|weight_V_3_1_address0  |  out|   16|   ap_memory|                                  weight_V_3_1|         array|
|weight_V_3_1_ce0       |  out|    1|   ap_memory|                                  weight_V_3_1|         array|
|weight_V_3_1_we0       |  out|    1|   ap_memory|                                  weight_V_3_1|         array|
|weight_V_3_1_d0        |  out|    8|   ap_memory|                                  weight_V_3_1|         array|
|weight_V_3_2_address0  |  out|   16|   ap_memory|                                  weight_V_3_2|         array|
|weight_V_3_2_ce0       |  out|    1|   ap_memory|                                  weight_V_3_2|         array|
|weight_V_3_2_we0       |  out|    1|   ap_memory|                                  weight_V_3_2|         array|
|weight_V_3_2_d0        |  out|    8|   ap_memory|                                  weight_V_3_2|         array|
|weight_V_3_3_address0  |  out|   16|   ap_memory|                                  weight_V_3_3|         array|
|weight_V_3_3_ce0       |  out|    1|   ap_memory|                                  weight_V_3_3|         array|
|weight_V_3_3_we0       |  out|    1|   ap_memory|                                  weight_V_3_3|         array|
|weight_V_3_3_d0        |  out|    8|   ap_memory|                                  weight_V_3_3|         array|
|weight_V_3_4_address0  |  out|   16|   ap_memory|                                  weight_V_3_4|         array|
|weight_V_3_4_ce0       |  out|    1|   ap_memory|                                  weight_V_3_4|         array|
|weight_V_3_4_we0       |  out|    1|   ap_memory|                                  weight_V_3_4|         array|
|weight_V_3_4_d0        |  out|    8|   ap_memory|                                  weight_V_3_4|         array|
|weight_V_4_0_address0  |  out|   16|   ap_memory|                                  weight_V_4_0|         array|
|weight_V_4_0_ce0       |  out|    1|   ap_memory|                                  weight_V_4_0|         array|
|weight_V_4_0_we0       |  out|    1|   ap_memory|                                  weight_V_4_0|         array|
|weight_V_4_0_d0        |  out|    8|   ap_memory|                                  weight_V_4_0|         array|
|weight_V_4_1_address0  |  out|   16|   ap_memory|                                  weight_V_4_1|         array|
|weight_V_4_1_ce0       |  out|    1|   ap_memory|                                  weight_V_4_1|         array|
|weight_V_4_1_we0       |  out|    1|   ap_memory|                                  weight_V_4_1|         array|
|weight_V_4_1_d0        |  out|    8|   ap_memory|                                  weight_V_4_1|         array|
|weight_V_4_2_address0  |  out|   16|   ap_memory|                                  weight_V_4_2|         array|
|weight_V_4_2_ce0       |  out|    1|   ap_memory|                                  weight_V_4_2|         array|
|weight_V_4_2_we0       |  out|    1|   ap_memory|                                  weight_V_4_2|         array|
|weight_V_4_2_d0        |  out|    8|   ap_memory|                                  weight_V_4_2|         array|
|weight_V_4_3_address0  |  out|   16|   ap_memory|                                  weight_V_4_3|         array|
|weight_V_4_3_ce0       |  out|    1|   ap_memory|                                  weight_V_4_3|         array|
|weight_V_4_3_we0       |  out|    1|   ap_memory|                                  weight_V_4_3|         array|
|weight_V_4_3_d0        |  out|    8|   ap_memory|                                  weight_V_4_3|         array|
|weight_V_4_4_address0  |  out|   16|   ap_memory|                                  weight_V_4_4|         array|
|weight_V_4_4_ce0       |  out|    1|   ap_memory|                                  weight_V_4_4|         array|
|weight_V_4_4_we0       |  out|    1|   ap_memory|                                  weight_V_4_4|         array|
|weight_V_4_4_d0        |  out|    8|   ap_memory|                                  weight_V_4_4|         array|
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%item = alloca i32 1"   --->   Operation 28 'alloca' 'item' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %data_V"   --->   Operation 29 'read' 'data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %tmp"   --->   Operation 30 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %item"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%item_3 = load i7 %item" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:133]   --->   Operation 33 'load' 'item_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.59ns)   --->   "%icmp_ln125 = icmp_eq  i7 %item_3, i7 64" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 34 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%item_4 = add i7 %item_3, i7 1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 36 'add' 'item_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %.split44, void %.exitStub" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 37 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i7 %item_3" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 38 'zext' 'zext_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.81ns)   --->   "%real_index = add i21 %zext_ln125, i21 %tmp_read" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 39 'add' 'real_index' <Predicate = (!icmp_ln125)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [25/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 40 'urem' 'l' <Predicate = (!icmp_ln125)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i7 %item_3" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:133]   --->   Operation 41 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%op2_assign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln133, i3 0" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:133]   --->   Operation 42 'bitconcatenate' 'op2_assign' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1676 = zext i9 %op2_assign"   --->   Operation 43 'zext' 'zext_ln1676' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.44ns)   --->   "%r = lshr i512 %data_V_read, i512 %zext_ln1676"   --->   Operation 44 'lshr' 'r' <Predicate = (!icmp_ln125)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_V = trunc i512 %r"   --->   Operation 45 'trunc' 'temp_V' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln125 = store i7 %item_4, i7 %item" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 46 'store' 'store_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 48 [24/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 48 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%real_index_cast = zext i21 %real_index" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 49 'zext' 'real_index_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.56ns)   --->   "%mul183 = mul i43 %real_index_cast, i43 3355444" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 50 'mul' 'mul183' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %mul183, i32 24, i32 42" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 51 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.56ns)   --->   "%mul_ln129 = mul i43 %real_index_cast, i43 2684355" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 52 'mul' 'mul_ln129' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %mul_ln129, i32 26, i32 42" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 53 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 54 [23/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 54 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [23/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 55 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 56 [22/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 56 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [22/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 57 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 58 [21/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 58 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [21/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 59 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 60 [20/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 60 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [20/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 61 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 62 [19/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 62 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [19/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 63 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 64 [18/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 64 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [18/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 65 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 66 [17/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 66 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [17/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 67 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 68 [16/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 68 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [16/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 69 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 70 [15/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 70 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [15/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 71 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 72 [14/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 72 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [14/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 73 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 74 [13/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 74 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [13/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 75 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 76 [12/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 76 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [12/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 77 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 78 [11/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 78 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [11/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 79 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 80 [10/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 80 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [10/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 81 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 82 [9/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 82 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [9/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 83 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 84 [8/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 84 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 85 [8/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 85 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 86 [7/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 86 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [7/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 87 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 88 [6/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 88 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 89 [6/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 89 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 90 [5/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 90 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [5/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 91 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 92 [4/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 92 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [4/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 93 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 94 [3/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 94 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 95 [3/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 95 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 96 [2/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 96 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [2/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 97 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 191 'ret' 'ret_ln0' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.41>
ST_25 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 98 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125]   --->   Operation 99 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 100 [1/25] (1.16ns)   --->   "%l = urem i21 %real_index, i21 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127]   --->   Operation 100 'urem' 'l' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 101 [1/23] (1.16ns)   --->   "%k = urem i19 %trunc_ln2, i19 5" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129]   --->   Operation 101 'urem' 'k' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i17 %tmp_26" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 102 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (0.00ns)   --->   "%weight_V_0_0_addr = getelementptr i8 %weight_V_0_0, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 103 'getelementptr' 'weight_V_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%weight_V_0_1_addr = getelementptr i8 %weight_V_0_1, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 104 'getelementptr' 'weight_V_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (0.00ns)   --->   "%weight_V_0_2_addr = getelementptr i8 %weight_V_0_2, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 105 'getelementptr' 'weight_V_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%weight_V_0_3_addr = getelementptr i8 %weight_V_0_3, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 106 'getelementptr' 'weight_V_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%weight_V_0_4_addr = getelementptr i8 %weight_V_0_4, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 107 'getelementptr' 'weight_V_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%weight_V_1_0_addr = getelementptr i8 %weight_V_1_0, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 108 'getelementptr' 'weight_V_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%weight_V_1_1_addr = getelementptr i8 %weight_V_1_1, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 109 'getelementptr' 'weight_V_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "%weight_V_1_2_addr = getelementptr i8 %weight_V_1_2, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 110 'getelementptr' 'weight_V_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%weight_V_1_3_addr = getelementptr i8 %weight_V_1_3, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 111 'getelementptr' 'weight_V_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%weight_V_1_4_addr = getelementptr i8 %weight_V_1_4, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 112 'getelementptr' 'weight_V_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%weight_V_2_0_addr = getelementptr i8 %weight_V_2_0, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 113 'getelementptr' 'weight_V_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%weight_V_2_1_addr = getelementptr i8 %weight_V_2_1, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 114 'getelementptr' 'weight_V_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%weight_V_2_2_addr = getelementptr i8 %weight_V_2_2, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 115 'getelementptr' 'weight_V_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%weight_V_2_3_addr = getelementptr i8 %weight_V_2_3, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 116 'getelementptr' 'weight_V_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%weight_V_2_4_addr = getelementptr i8 %weight_V_2_4, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 117 'getelementptr' 'weight_V_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%weight_V_3_0_addr = getelementptr i8 %weight_V_3_0, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 118 'getelementptr' 'weight_V_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%weight_V_3_1_addr = getelementptr i8 %weight_V_3_1, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 119 'getelementptr' 'weight_V_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%weight_V_3_2_addr = getelementptr i8 %weight_V_3_2, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 120 'getelementptr' 'weight_V_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%weight_V_3_3_addr = getelementptr i8 %weight_V_3_3, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 121 'getelementptr' 'weight_V_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%weight_V_3_4_addr = getelementptr i8 %weight_V_3_4, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 122 'getelementptr' 'weight_V_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%weight_V_4_0_addr = getelementptr i8 %weight_V_4_0, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 123 'getelementptr' 'weight_V_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%weight_V_4_1_addr = getelementptr i8 %weight_V_4_1, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 124 'getelementptr' 'weight_V_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%weight_V_4_2_addr = getelementptr i8 %weight_V_4_2, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 125 'getelementptr' 'weight_V_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%weight_V_4_3_addr = getelementptr i8 %weight_V_4_3, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 126 'getelementptr' 'weight_V_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%weight_V_4_4_addr = getelementptr i8 %weight_V_4_4, i64 0, i64 %zext_ln134" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 127 'getelementptr' 'weight_V_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i3 %k" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 128 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i3 %l" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 129 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.65ns)   --->   "%switch_ln134 = switch i3 %trunc_ln134, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 130 'switch' 'switch_ln134' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 131 [1/1] (0.65ns)   --->   "%switch_ln134 = switch i3 %trunc_ln134_1, void %branch154, i3 0, void %branch150, i3 1, void %branch151, i3 2, void %branch152, i3 3, void %branch153" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 131 'switch' 'switch_ln134' <Predicate = (trunc_ln134 == 3)> <Delay = 0.65>
ST_25 : Operation 132 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_3_3_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 132 'store' 'store_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch3643" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 133 'br' 'br_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 3)> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_3_2_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 134 'store' 'store_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch3643" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 135 'br' 'br_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 2)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_3_1_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 136 'store' 'store_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch3643" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 137 'br' 'br_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 1)> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_3_0_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 138 'store' 'store_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch3643" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 139 'br' 'br_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 == 0)> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_3_4_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 140 'store' 'store_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch3643" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 141 'br' 'br_ln134' <Predicate = (trunc_ln134 == 3 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln134 = br void %.split44196" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 142 'br' 'br_ln134' <Predicate = (trunc_ln134 == 3)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.65ns)   --->   "%switch_ln134 = switch i3 %trunc_ln134_1, void %branch149, i3 0, void %branch145, i3 1, void %branch146, i3 2, void %branch147, i3 3, void %branch148" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 143 'switch' 'switch_ln134' <Predicate = (trunc_ln134 == 2)> <Delay = 0.65>
ST_25 : Operation 144 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_2_3_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 144 'store' 'store_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch2606" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 145 'br' 'br_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 3)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_2_2_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 146 'store' 'store_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch2606" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 147 'br' 'br_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 2)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_2_1_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 148 'store' 'store_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch2606" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 149 'br' 'br_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 1)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_2_0_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 150 'store' 'store_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch2606" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 151 'br' 'br_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 == 0)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_2_4_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 152 'store' 'store_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch2606" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 153 'br' 'br_ln134' <Predicate = (trunc_ln134 == 2 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln134 = br void %.split44196" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 154 'br' 'br_ln134' <Predicate = (trunc_ln134 == 2)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.65ns)   --->   "%switch_ln134 = switch i3 %trunc_ln134_1, void %branch144, i3 0, void %branch140, i3 1, void %branch141, i3 2, void %branch142, i3 3, void %branch143" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 155 'switch' 'switch_ln134' <Predicate = (trunc_ln134 == 1)> <Delay = 0.65>
ST_25 : Operation 156 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_1_3_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 156 'store' 'store_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch1569" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 157 'br' 'br_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 3)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_1_2_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 158 'store' 'store_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch1569" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 159 'br' 'br_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 2)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_1_1_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 160 'store' 'store_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch1569" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 161 'br' 'br_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 1)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_1_0_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 162 'store' 'store_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch1569" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 163 'br' 'br_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 == 0)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_1_4_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 164 'store' 'store_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch1569" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 165 'br' 'br_ln134' <Predicate = (trunc_ln134 == 1 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln134 = br void %.split44196" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 166 'br' 'br_ln134' <Predicate = (trunc_ln134 == 1)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.65ns)   --->   "%switch_ln134 = switch i3 %trunc_ln134_1, void %branch139, i3 0, void %branch135, i3 1, void %branch136, i3 2, void %branch137, i3 3, void %branch138" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 167 'switch' 'switch_ln134' <Predicate = (trunc_ln134 == 0)> <Delay = 0.65>
ST_25 : Operation 168 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_0_3_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 168 'store' 'store_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch0532" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 169 'br' 'br_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 3)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_0_2_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 170 'store' 'store_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch0532" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 171 'br' 'br_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 2)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_0_1_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 172 'store' 'store_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch0532" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 173 'br' 'br_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 1)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_0_0_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 174 'store' 'store_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch0532" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 175 'br' 'br_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 == 0)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_0_4_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 176 'store' 'store_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch0532" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 177 'br' 'br_ln134' <Predicate = (trunc_ln134 == 0 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln134 = br void %.split44196" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 178 'br' 'br_ln134' <Predicate = (trunc_ln134 == 0)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.65ns)   --->   "%switch_ln134 = switch i3 %trunc_ln134_1, void %branch159, i3 0, void %branch155, i3 1, void %branch156, i3 2, void %branch157, i3 3, void %branch158" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 179 'switch' 'switch_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3)> <Delay = 0.65>
ST_25 : Operation 180 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_4_3_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 180 'store' 'store_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch4680" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 181 'br' 'br_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 3)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_4_2_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 182 'store' 'store_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch4680" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 183 'br' 'br_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 2)> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_4_1_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 184 'store' 'store_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch4680" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 185 'br' 'br_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 1)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_4_0_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 186 'store' 'store_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch4680" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 187 'br' 'br_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 == 0)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (1.24ns)   --->   "%store_ln134 = store i8 %temp_V, i16 %weight_V_4_4_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 188 'store' 'store_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln134 = br void %branch4680" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 189 'br' 'br_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3 & trunc_ln134_1 != 0 & trunc_ln134_1 != 1 & trunc_ln134_1 != 2 & trunc_ln134_1 != 3)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln134 = br void %.split44196" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134]   --->   Operation 190 'br' 'br_ln134' <Predicate = (trunc_ln134 != 0 & trunc_ln134 != 1 & trunc_ln134 != 2 & trunc_ln134 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_V_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
item                  (alloca           ) [ 01000000000000000000000000]
data_V_read           (read             ) [ 00000000000000000000000000]
tmp_read              (read             ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
item_3                (load             ) [ 00000000000000000000000000]
icmp_ln125            (icmp             ) [ 01111111111111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000]
item_4                (add              ) [ 00000000000000000000000000]
br_ln125              (br               ) [ 00000000000000000000000000]
zext_ln125            (zext             ) [ 00000000000000000000000000]
real_index            (add              ) [ 01111111111111111111111111]
trunc_ln133           (trunc            ) [ 00000000000000000000000000]
op2_assign            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln1676           (zext             ) [ 00000000000000000000000000]
r                     (lshr             ) [ 00000000000000000000000000]
temp_V                (trunc            ) [ 01111111111111111111111111]
store_ln125           (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
real_index_cast       (zext             ) [ 00000000000000000000000000]
mul183                (mul              ) [ 00000000000000000000000000]
trunc_ln2             (partselect       ) [ 01011111111111111111111111]
mul_ln129             (mul              ) [ 00000000000000000000000000]
tmp_26                (partselect       ) [ 01011111111111111111111111]
specpipeline_ln125    (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln125    (specloopname     ) [ 00000000000000000000000000]
l                     (urem             ) [ 00000000000000000000000000]
k                     (urem             ) [ 00000000000000000000000000]
zext_ln134            (zext             ) [ 00000000000000000000000000]
weight_V_0_0_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_0_1_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_0_2_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_0_3_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_0_4_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_1_0_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_1_1_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_1_2_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_1_3_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_1_4_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_2_0_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_2_1_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_2_2_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_2_3_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_2_4_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_3_0_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_3_1_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_3_2_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_3_3_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_3_4_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_4_0_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_4_1_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_4_2_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_4_3_addr     (getelementptr    ) [ 00000000000000000000000000]
weight_V_4_4_addr     (getelementptr    ) [ 00000000000000000000000000]
trunc_ln134           (trunc            ) [ 01000000000000000000000001]
trunc_ln134_1         (trunc            ) [ 01000000000000000000000001]
switch_ln134          (switch           ) [ 00000000000000000000000000]
switch_ln134          (switch           ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
switch_ln134          (switch           ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
switch_ln134          (switch           ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
switch_ln134          (switch           ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
switch_ln134          (switch           ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
br_ln134              (br               ) [ 00000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_V_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_V_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_V_0_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_V_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_V_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_V_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_V_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_V_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_V_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_V_2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_V_2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_V_2_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_V_2_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_V_3_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_V_3_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_V_3_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_V_3_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_V_3_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_V_4_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_V_4_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weight_V_4_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weight_V_4_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weight_V_4_4">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="item_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="item/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="21" slack="0"/>
<pin id="124" dir="0" index="1" bw="21" slack="0"/>
<pin id="125" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_V_0_0_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="17" slack="0"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_0_0_addr/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="weight_V_0_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="17" slack="0"/>
<pin id="139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_0_1_addr/25 "/>
</bind>
</comp>

<comp id="142" class="1004" name="weight_V_0_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="17" slack="0"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_0_2_addr/25 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weight_V_0_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="17" slack="0"/>
<pin id="153" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_0_3_addr/25 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weight_V_0_4_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="17" slack="0"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_0_4_addr/25 "/>
</bind>
</comp>

<comp id="163" class="1004" name="weight_V_1_0_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="17" slack="0"/>
<pin id="167" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_1_0_addr/25 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight_V_1_1_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="17" slack="0"/>
<pin id="174" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_1_1_addr/25 "/>
</bind>
</comp>

<comp id="177" class="1004" name="weight_V_1_2_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="17" slack="0"/>
<pin id="181" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_1_2_addr/25 "/>
</bind>
</comp>

<comp id="184" class="1004" name="weight_V_1_3_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="17" slack="0"/>
<pin id="188" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_1_3_addr/25 "/>
</bind>
</comp>

<comp id="191" class="1004" name="weight_V_1_4_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="17" slack="0"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_1_4_addr/25 "/>
</bind>
</comp>

<comp id="198" class="1004" name="weight_V_2_0_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="17" slack="0"/>
<pin id="202" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_2_0_addr/25 "/>
</bind>
</comp>

<comp id="205" class="1004" name="weight_V_2_1_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="17" slack="0"/>
<pin id="209" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_2_1_addr/25 "/>
</bind>
</comp>

<comp id="212" class="1004" name="weight_V_2_2_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="17" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_2_2_addr/25 "/>
</bind>
</comp>

<comp id="219" class="1004" name="weight_V_2_3_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="17" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_2_3_addr/25 "/>
</bind>
</comp>

<comp id="226" class="1004" name="weight_V_2_4_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="17" slack="0"/>
<pin id="230" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_2_4_addr/25 "/>
</bind>
</comp>

<comp id="233" class="1004" name="weight_V_3_0_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="17" slack="0"/>
<pin id="237" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_3_0_addr/25 "/>
</bind>
</comp>

<comp id="240" class="1004" name="weight_V_3_1_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="17" slack="0"/>
<pin id="244" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_3_1_addr/25 "/>
</bind>
</comp>

<comp id="247" class="1004" name="weight_V_3_2_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="17" slack="0"/>
<pin id="251" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_3_2_addr/25 "/>
</bind>
</comp>

<comp id="254" class="1004" name="weight_V_3_3_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="17" slack="0"/>
<pin id="258" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_3_3_addr/25 "/>
</bind>
</comp>

<comp id="261" class="1004" name="weight_V_3_4_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="17" slack="0"/>
<pin id="265" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_3_4_addr/25 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weight_V_4_0_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="17" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_4_0_addr/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="weight_V_4_1_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="17" slack="0"/>
<pin id="279" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_4_1_addr/25 "/>
</bind>
</comp>

<comp id="282" class="1004" name="weight_V_4_2_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="17" slack="0"/>
<pin id="286" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_4_2_addr/25 "/>
</bind>
</comp>

<comp id="289" class="1004" name="weight_V_4_3_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="17" slack="0"/>
<pin id="293" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_4_3_addr/25 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weight_V_4_4_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="17" slack="0"/>
<pin id="300" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_4_4_addr/25 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln134_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="24"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln134_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="24"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln134_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="24"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln134_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="24"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln134_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="24"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln134_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="24"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln134_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="24"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln134_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="24"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln134_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="24"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln134_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="24"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln134_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="24"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln134_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="24"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln134_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="24"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln134_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="24"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln134_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="24"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln134_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="24"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln134_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="24"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln134_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="24"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln134_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="24"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln134_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="24"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln134_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="24"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln134_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="24"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln134_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="24"/>
<pin id="438" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln134_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="24"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln134_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="24"/>
<pin id="450" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/25 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln0_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="item_3_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="item_3/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln125_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="item_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="item_4/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln125_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="real_index_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="21" slack="0"/>
<pin id="480" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="real_index/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="21" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln133_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="op2_assign_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="6" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln1676_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1676/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="r_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="512" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="temp_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="512" slack="0"/>
<pin id="513" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln125_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="real_index_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="21" slack="1"/>
<pin id="522" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="real_index_cast/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mul183_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="21" slack="0"/>
<pin id="525" dir="0" index="1" bw="23" slack="0"/>
<pin id="526" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul183/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="19" slack="0"/>
<pin id="531" dir="0" index="1" bw="43" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="7" slack="0"/>
<pin id="534" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="mul_ln129_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="21" slack="0"/>
<pin id="541" dir="0" index="1" bw="23" slack="0"/>
<pin id="542" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln129/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_26_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="0"/>
<pin id="547" dir="0" index="1" bw="43" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="0" index="3" bw="7" slack="0"/>
<pin id="550" dir="1" index="4" bw="17" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="19" slack="1"/>
<pin id="557" dir="0" index="1" bw="4" slack="0"/>
<pin id="558" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln134_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="17" slack="23"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/25 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln134_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/25 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln134_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_1/25 "/>
</bind>
</comp>

<comp id="596" class="1005" name="item_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="item "/>
</bind>
</comp>

<comp id="603" class="1005" name="icmp_ln125_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="23"/>
<pin id="605" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="607" class="1005" name="real_index_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="21" slack="1"/>
<pin id="609" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="real_index "/>
</bind>
</comp>

<comp id="613" class="1005" name="temp_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="24"/>
<pin id="615" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

<comp id="642" class="1005" name="trunc_ln2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="19" slack="1"/>
<pin id="644" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_26_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="17" slack="23"/>
<pin id="649" dir="1" index="1" bw="17" slack="23"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="104" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="104" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="104" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="104" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="104" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="104" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="104" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="104" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="104" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="104" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="104" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="104" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="104" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="104" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="104" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="104" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="104" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="104" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="104" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="104" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="104" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="254" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="247" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="240" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="233" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="261" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="219" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="212" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="205" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="198" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="226" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="184" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="177" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="170" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="163" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="191" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="149" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="142" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="135" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="128" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="156" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="289" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="282" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="275" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="268" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="296" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="62" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="458" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="458" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="122" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="458" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="72" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="116" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="467" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="76" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="543"><net_src comp="520" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="84" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="559"><net_src comp="90" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="571"><net_src comp="560" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="572"><net_src comp="560" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="573"><net_src comp="560" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="574"><net_src comp="560" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="575"><net_src comp="560" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="576"><net_src comp="560" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="577"><net_src comp="560" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="578"><net_src comp="560" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="579"><net_src comp="560" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="580"><net_src comp="560" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="581"><net_src comp="560" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="582"><net_src comp="560" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="583"><net_src comp="560" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="584"><net_src comp="560" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="585"><net_src comp="560" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="586"><net_src comp="560" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="587"><net_src comp="560" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="591"><net_src comp="555" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="483" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="112" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="606"><net_src comp="461" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="477" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="616"><net_src comp="511" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="624"><net_src comp="613" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="625"><net_src comp="613" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="626"><net_src comp="613" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="627"><net_src comp="613" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="628"><net_src comp="613" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="629"><net_src comp="613" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="630"><net_src comp="613" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="631"><net_src comp="613" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="632"><net_src comp="613" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="633"><net_src comp="613" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="634"><net_src comp="613" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="635"><net_src comp="613" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="636"><net_src comp="613" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="637"><net_src comp="613" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="638"><net_src comp="613" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="639"><net_src comp="613" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="640"><net_src comp="613" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="641"><net_src comp="613" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="645"><net_src comp="529" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="650"><net_src comp="545" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="560" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V_0_0 | {25 }
	Port: weight_V_0_1 | {25 }
	Port: weight_V_0_2 | {25 }
	Port: weight_V_0_3 | {25 }
	Port: weight_V_0_4 | {25 }
	Port: weight_V_1_0 | {25 }
	Port: weight_V_1_1 | {25 }
	Port: weight_V_1_2 | {25 }
	Port: weight_V_1_3 | {25 }
	Port: weight_V_1_4 | {25 }
	Port: weight_V_2_0 | {25 }
	Port: weight_V_2_1 | {25 }
	Port: weight_V_2_2 | {25 }
	Port: weight_V_2_3 | {25 }
	Port: weight_V_2_4 | {25 }
	Port: weight_V_3_0 | {25 }
	Port: weight_V_3_1 | {25 }
	Port: weight_V_3_2 | {25 }
	Port: weight_V_3_3 | {25 }
	Port: weight_V_3_4 | {25 }
	Port: weight_V_4_0 | {25 }
	Port: weight_V_4_1 | {25 }
	Port: weight_V_4_2 | {25 }
	Port: weight_V_4_3 | {25 }
	Port: weight_V_4_4 | {25 }
 - Input state : 
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : tmp | {1 }
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : data_V | {1 }
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_0_0 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_0_1 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_0_2 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_0_3 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_0_4 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_1_0 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_1_1 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_1_2 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_1_3 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_1_4 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_2_0 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_2_1 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_2_2 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_2_3 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_2_4 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_3_0 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_3_1 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_3_2 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_3_3 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_3_4 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_4_0 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_4_1 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_4_2 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_4_3 | {}
	Port: CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 : weight_V_4_4 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		item_3 : 1
		icmp_ln125 : 2
		item_4 : 2
		br_ln125 : 3
		zext_ln125 : 2
		real_index : 3
		l : 4
		trunc_ln133 : 2
		op2_assign : 3
		zext_ln1676 : 4
		r : 5
		temp_V : 6
		store_ln125 : 3
	State 2
		mul183 : 1
		trunc_ln2 : 2
		mul_ln129 : 1
		tmp_26 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		weight_V_0_0_addr : 1
		weight_V_0_1_addr : 1
		weight_V_0_2_addr : 1
		weight_V_0_3_addr : 1
		weight_V_0_4_addr : 1
		weight_V_1_0_addr : 1
		weight_V_1_1_addr : 1
		weight_V_1_2_addr : 1
		weight_V_1_3_addr : 1
		weight_V_1_4_addr : 1
		weight_V_2_0_addr : 1
		weight_V_2_1_addr : 1
		weight_V_2_2_addr : 1
		weight_V_2_3_addr : 1
		weight_V_2_4_addr : 1
		weight_V_3_0_addr : 1
		weight_V_3_1_addr : 1
		weight_V_3_2_addr : 1
		weight_V_3_3_addr : 1
		weight_V_3_4_addr : 1
		weight_V_4_0_addr : 1
		weight_V_4_1_addr : 1
		weight_V_4_2_addr : 1
		weight_V_4_3_addr : 1
		weight_V_4_4_addr : 1
		trunc_ln134 : 1
		trunc_ln134_1 : 1
		switch_ln134 : 2
		switch_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		switch_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		switch_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		switch_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		switch_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   urem   |        grp_fu_483       |    0    |   1150  |   857   |
|          |        grp_fu_555       |    0    |   944   |   697   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |         r_fu_505        |    0    |    0    |   2171  |
|----------|-------------------------|---------|---------|---------|
|    mul   |      mul183_fu_523      |    2    |    0    |    32   |
|          |     mul_ln129_fu_539    |    2    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    add   |      item_4_fu_467      |    0    |    0    |    14   |
|          |    real_index_fu_477    |    0    |    0    |    28   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln125_fu_461    |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|   read   | data_V_read_read_fu_116 |    0    |    0    |    0    |
|          |   tmp_read_read_fu_122  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln125_fu_473    |    0    |    0    |    0    |
|   zext   |    zext_ln1676_fu_501   |    0    |    0    |    0    |
|          |  real_index_cast_fu_520 |    0    |    0    |    0    |
|          |    zext_ln134_fu_560    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln133_fu_489   |    0    |    0    |    0    |
|   trunc  |      temp_V_fu_511      |    0    |    0    |    0    |
|          |    trunc_ln134_fu_588   |    0    |    0    |    0    |
|          |   trunc_ln134_1_fu_592  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    op2_assign_fu_493    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln2_fu_529    |    0    |    0    |    0    |
|          |      tmp_26_fu_545      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |   2094  |   3841  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln125_reg_603|    1   |
|   item_reg_596   |    7   |
|real_index_reg_607|   21   |
|  temp_V_reg_613  |    8   |
|  tmp_26_reg_647  |   17   |
| trunc_ln2_reg_642|   19   |
+------------------+--------+
|       Total      |   73   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_483 |  p0  |   2  |  21  |   42   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   42   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  2094  |  3841  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   73   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |  2167  |  3850  |
+-----------+--------+--------+--------+--------+
