// Seed: 2016124200
module module_0 (
    output wor id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5
    , id_20,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input tri0 module_0
);
  assign id_0 = id_4;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output logic id_6,
    input logic id_7,
    output wand id_8,
    input wor id_9,
    input tri1 id_10,
    output tri1 id_11,
    output wand id_12
);
  always @(posedge 1 or posedge id_0) begin
    id_6 <= id_7;
  end
  module_0(
      id_11,
      id_5,
      id_5,
      id_5,
      id_2,
      id_12,
      id_8,
      id_12,
      id_10,
      id_5,
      id_1,
      id_0,
      id_12,
      id_5,
      id_5,
      id_0,
      id_9,
      id_9,
      id_9
  );
endmodule
