 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : divider_4bit_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:40:06 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A[1] (input port)
  Endpoint: odd[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  A[1] (in)                                0.00      0.00       0.00 r
  A[1] (net)                     5                   0.00       0.00 r
  U119/ZN (INV_X1)                         0.00      0.02       0.02 f
  n111 (net)                     1                   0.00       0.02 f
  U103/ZN (OAI21_X1)                       0.02      0.04       0.06 r
  n127 (net)                     1                   0.00       0.06 r
  U143/ZN (INV_X1)                         0.01      0.03       0.09 f
  n125 (net)                     2                   0.00       0.09 f
  U105/ZN (NAND3_X1)                       0.01      0.03       0.12 r
  n144 (net)                     1                   0.00       0.12 r
  U152/ZN (NAND2_X1)                       0.01      0.03       0.14 f
  n151 (net)                     1                   0.00       0.14 f
  U154/ZN (AOI211_X1)                      0.04      0.06       0.20 r
  n149 (net)                     1                   0.00       0.20 r
  U155/Z (XOR2_X1)                         0.01      0.06       0.26 r
  odd[1] (net)                   1                   0.00       0.26 r
  odd[1] (out)                             0.01      0.00       0.27 r
  data arrival time                                             0.27

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.27
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.17


  Startpoint: A[1] (input port)
  Endpoint: odd[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  A[1] (in)                                0.00      0.00       0.00 f
  A[1] (net)                     5                   0.00       0.00 f
  U119/ZN (INV_X1)                         0.01      0.03       0.03 r
  n111 (net)                     1                   0.00       0.03 r
  U103/ZN (OAI21_X1)                       0.01      0.03       0.05 f
  n127 (net)                     1                   0.00       0.05 f
  U143/ZN (INV_X1)                         0.01      0.03       0.08 r
  n125 (net)                     2                   0.00       0.08 r
  U96/ZN (NAND3_X1)                        0.01      0.03       0.11 f
  n101 (net)                     1                   0.00       0.11 f
  U125/ZN (NAND2_X1)                       0.02      0.04       0.15 r
  n129 (net)                     3                   0.00       0.15 r
  U130/ZN (NAND4_X1)                       0.02      0.04       0.19 f
  result[0] (net)                2                   0.00       0.19 f
  U129/ZN (AND2_X1)                        0.01      0.04       0.23 f
  n133 (net)                     1                   0.00       0.23 f
  U133/ZN (OAI22_X1)                       0.02      0.03       0.26 r
  odd[0] (net)                   1                   0.00       0.26 r
  odd[0] (out)                             0.02      0.00       0.26 r
  data arrival time                                             0.26

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.16


  Startpoint: A[1] (input port)
  Endpoint: result[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  A[1] (in)                                0.00      0.00       0.00 f
  A[1] (net)                     5                   0.00       0.00 f
  U119/ZN (INV_X1)                         0.01      0.03       0.03 r
  n111 (net)                     1                   0.00       0.03 r
  U103/ZN (OAI21_X1)                       0.01      0.03       0.05 f
  n127 (net)                     1                   0.00       0.05 f
  U143/ZN (INV_X1)                         0.01      0.03       0.08 r
  n125 (net)                     2                   0.00       0.08 r
  U96/ZN (NAND3_X1)                        0.01      0.03       0.11 f
  n101 (net)                     1                   0.00       0.11 f
  U125/ZN (NAND2_X1)                       0.02      0.04       0.15 r
  n129 (net)                     3                   0.00       0.15 r
  U130/ZN (NAND4_X1)                       0.02      0.04       0.19 f
  result[0] (net)                2                   0.00       0.19 f
  result[0] (out)                          0.02      0.00       0.19 f
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: B[1] (input port)
  Endpoint: odd[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[1] (in)                                0.00      0.00       0.00 r
  B[1] (net)                    11                   0.00       0.00 r
  U141/ZN (INV_X1)                         0.00      0.02       0.02 f
  n146 (net)                     1                   0.00       0.02 f
  U123/ZN (OAI21_X1)                       0.02      0.04       0.06 r
  n121 (net)                     1                   0.00       0.06 r
  U124/ZN (OAI211_X1)                      0.02      0.04       0.10 f
  n152 (net)                     2                   0.00       0.10 f
  U97/Z (BUF_X1)                           0.01      0.04       0.15 f
  n113 (net)                     3                   0.00       0.15 f
  U156/ZN (NOR2_X1)                        0.01      0.04       0.18 r
  odd[2] (net)                   1                   0.00       0.18 r
  odd[2] (out)                             0.01      0.00       0.19 r
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: B[0] (input port)
  Endpoint: result[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[0] (in)                                0.00      0.00       0.00 r
  B[0] (net)                    14                   0.00       0.00 r
  U140/ZN (INV_X1)                         0.00      0.03       0.03 f
  n142 (net)                     1                   0.00       0.03 f
  U146/ZN (OAI21_X1)                       0.02      0.04       0.07 r
  n135 (net)                     2                   0.00       0.07 r
  U126/ZN (AND2_X1)                        0.01      0.05       0.12 r
  n114 (net)                     2                   0.00       0.12 r
  U120/ZN (NAND2_X1)                       0.01      0.02       0.14 f
  result[1] (net)                1                   0.00       0.14 f
  result[1] (out)                          0.01      0.00       0.14 f
  data arrival time                                             0.14

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.14
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.04


  Startpoint: A[3] (input port)
  Endpoint: result[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  A[3] (in)                                0.00      0.00       0.00 f
  A[3] (net)                     7                   0.00       0.00 f
  U137/ZN (INV_X1)                         0.03      0.05       0.05 r
  n156 (net)                     5                   0.00       0.05 r
  U147/ZN (NAND2_X1)                       0.01      0.04       0.09 f
  n153 (net)                     2                   0.00       0.09 f
  U157/ZN (INV_X1)                         0.01      0.03       0.12 r
  n154 (net)                     1                   0.00       0.12 r
  U158/ZN (AOI21_X1)                       0.01      0.02       0.14 f
  result[2] (net)                1                   0.00       0.14 f
  result[2] (out)                          0.01      0.00       0.14 f
  data arrival time                                             0.14

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.14
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.04


  Startpoint: B[1] (input port)
  Endpoint: odd[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  B[1] (in)                                0.00      0.00       0.00 f
  B[1] (net)                    11                   0.00       0.00 f
  U99/Z (BUF_X2)                           0.01      0.04       0.04 f
  n105 (net)                     3                   0.00       0.04 f
  U138/ZN (NOR3_X1)                        0.02      0.05       0.09 r
  odd[3] (net)                   1                   0.00       0.09 r
  odd[3] (out)                             0.02      0.00       0.09 r
  data arrival time                                             0.09

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.09
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: B[1] (input port)
  Endpoint: result[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_ref   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  B[1] (in)                                0.00      0.00       0.00 f
  B[1] (net)                    11                   0.00       0.00 f
  U99/Z (BUF_X2)                           0.01      0.04       0.04 f
  n105 (net)                     3                   0.00       0.04 f
  U159/ZN (AOI21_X1)                       0.01      0.05       0.09 r
  result[3] (net)                1                   0.00       0.09 r
  result[3] (out)                          0.01      0.00       0.09 r
  data arrival time                                             0.09

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.09
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
