

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s'
================================================================
* Date:           Thu Aug 17 12:47:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.235 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (1.22ns)   --->   "%p_read25 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 4 'read' 'p_read25' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.22ns)   --->   "%p_read14 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 5 'read' 'p_read14' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.22ns)   --->   "%p_read_709 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read"   --->   Operation 6 'read' 'p_read_709' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i9 %p_read_709"   --->   Operation 7 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.46ns)   --->   "%mul_ln818 = mul i16 %zext_ln818, i16 103"   --->   Operation 8 'mul' 'mul_ln818' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln818_cast = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %mul_ln818, i32 5, i32 15"   --->   Operation 9 'partselect' 'lshr_ln818_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.46ns)   --->   "%r_V = mul i17 %zext_ln70, i17 130965"   --->   Operation 11 'mul' 'r_V' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V, i32 5, i32 16"   --->   Operation 12 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 13 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 3, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 14 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i12 %trunc_ln818_s"   --->   Operation 15 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_319 = zext i9 %p_read25"   --->   Operation 16 'zext' 'r_V_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.46ns)   --->   "%r_V_303 = mul i18 %r_V_319, i18 262002"   --->   Operation 17 'mul' 'r_V_303' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_303, i32 5, i32 17"   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i13 %trunc_ln"   --->   Operation 19 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.73ns)   --->   "%add_ln813 = add i11 %lshr_ln818_cast, i11 192"   --->   Operation 20 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i11 %add_ln813"   --->   Operation 21 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.74ns)   --->   "%add_ln813_662 = add i13 %p_cast_cast, i13 %zext_ln813"   --->   Operation 22 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln813_323 = sext i13 %add_ln813_662"   --->   Operation 23 'sext' 'sext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.75ns)   --->   "%add_ln813_663 = add i14 %sext_ln813_323, i14 %sext_ln813"   --->   Operation 24 'add' 'add_ln813_663' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i14 %add_ln813_663" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 25 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 1.23ns
The critical path consists of the following:
	wire read operation ('p_read25') on port 'p_read2' [6]  (1.23 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln818') [10]  (1.46 ns)

 <State 3>: 2.23ns
The critical path consists of the following:
	'add' operation ('add_ln813') [20]  (0.735 ns)
	'add' operation ('add_ln813_662') [22]  (0.745 ns)
	'add' operation ('add_ln813_663') [24]  (0.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
