Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_tb_behav xil_defaultlib.simulation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'keyboardInput' is not connected on this instance [C:/Users/Aweso/Verilog/LC3/LC3.sim/SystemTests/simulationTest/simulation_tb.v:23]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Datapath/misc.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.MARmux
Compiling module xil_defaultlib.SR2mux
Compiling module xil_defaultlib.instructionRegister
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.address
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchEnable
Compiling module xil_defaultlib.SR1adrMux
Compiling module xil_defaultlib.DRadrMux
Compiling module xil_defaultlib.memoryRegister
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io
Compiling module xil_defaultlib.RAM(MEMORY_INIT_FILE="C:/Users/A...
Compiling module xil_defaultlib.addressControlLogic
Compiling module xil_defaultlib.memory(MEMORY_INIT_FILE="C:/User...
Compiling module xil_defaultlib.TRAPBlock
Compiling module xil_defaultlib.stackPointer
Compiling module xil_defaultlib.PSRBlock
Compiling module xil_defaultlib.datapath(MEMORY_INIT_FILE="C:/Us...
Compiling module xil_defaultlib.lc3(MEMORY_INIT_FILE="C:/Users/A...
Compiling module xil_defaultlib.simulation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_tb_behav
