

================================================================
== Vivado HLS Report for 'DCT_2D'
================================================================
* Date:           Mon Jun 19 20:01:24 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.834 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       51|       51| 0.510 us | 0.510 us |   28|   28| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 28, depth = 52


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 1
  Pipeline-0 : II = 28, D = 52, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 53 'alloca' 'DCT_1D_out_buf_row_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 54 'alloca' 'DCT_1D_out_buf_row_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 55 'alloca' 'DCT_1D_out_buf_row_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 56 'alloca' 'DCT_1D_out_buf_row_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 57 'alloca' 'DCT_1D_out_buf_row_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 58 'alloca' 'DCT_1D_out_buf_row_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 59 'alloca' 'DCT_1D_out_buf_row_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7 = alloca [8 x i16], align 16" [dct.c:59]   --->   Operation 60 'alloca' 'DCT_1D_out_buf_row_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 0" [dct.c:59]   --->   Operation 61 'getelementptr' 'DCT_1D_out_buf_row_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_1, align 16" [dct.c:59]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 0" [dct.c:59]   --->   Operation 63 'getelementptr' 'DCT_1D_out_buf_row_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_1, align 16" [dct.c:59]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 0" [dct.c:59]   --->   Operation 65 'getelementptr' 'DCT_1D_out_buf_row_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_1, align 16" [dct.c:59]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 0" [dct.c:59]   --->   Operation 67 'getelementptr' 'DCT_1D_out_buf_row_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_1, align 16" [dct.c:59]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 0" [dct.c:59]   --->   Operation 69 'getelementptr' 'DCT_1D_out_buf_row_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_1, align 16" [dct.c:59]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 0" [dct.c:59]   --->   Operation 71 'getelementptr' 'DCT_1D_out_buf_row_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_1, align 16" [dct.c:59]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 0" [dct.c:59]   --->   Operation 73 'getelementptr' 'DCT_1D_out_buf_row_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_1, align 16" [dct.c:59]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_1 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 0" [dct.c:59]   --->   Operation 75 'getelementptr' 'DCT_1D_out_buf_row_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_1, align 16" [dct.c:59]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 1" [dct.c:59]   --->   Operation 77 'getelementptr' 'DCT_1D_out_buf_row_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_2, align 16" [dct.c:59]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 1" [dct.c:59]   --->   Operation 79 'getelementptr' 'DCT_1D_out_buf_row_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_2, align 2" [dct.c:59]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 1" [dct.c:59]   --->   Operation 81 'getelementptr' 'DCT_1D_out_buf_row_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_2, align 4" [dct.c:59]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 1" [dct.c:59]   --->   Operation 83 'getelementptr' 'DCT_1D_out_buf_row_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_2, align 2" [dct.c:59]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 1" [dct.c:59]   --->   Operation 85 'getelementptr' 'DCT_1D_out_buf_row_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_2, align 8" [dct.c:59]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 1" [dct.c:59]   --->   Operation 87 'getelementptr' 'DCT_1D_out_buf_row_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_2, align 2" [dct.c:59]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 1" [dct.c:59]   --->   Operation 89 'getelementptr' 'DCT_1D_out_buf_row_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_2, align 4" [dct.c:59]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_2 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 1" [dct.c:59]   --->   Operation 91 'getelementptr' 'DCT_1D_out_buf_row_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_2, align 2" [dct.c:59]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.54>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 2" [dct.c:59]   --->   Operation 93 'getelementptr' 'DCT_1D_out_buf_row_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_3, align 16" [dct.c:59]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 2" [dct.c:59]   --->   Operation 95 'getelementptr' 'DCT_1D_out_buf_row_1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_3, align 4" [dct.c:59]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 2" [dct.c:59]   --->   Operation 97 'getelementptr' 'DCT_1D_out_buf_row_2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_3, align 4" [dct.c:59]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 2" [dct.c:59]   --->   Operation 99 'getelementptr' 'DCT_1D_out_buf_row_3_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_3, align 4" [dct.c:59]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 2" [dct.c:59]   --->   Operation 101 'getelementptr' 'DCT_1D_out_buf_row_4_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_3, align 8" [dct.c:59]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 2" [dct.c:59]   --->   Operation 103 'getelementptr' 'DCT_1D_out_buf_row_5_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_3, align 4" [dct.c:59]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 2" [dct.c:59]   --->   Operation 105 'getelementptr' 'DCT_1D_out_buf_row_6_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_3, align 4" [dct.c:59]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_3 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 2" [dct.c:59]   --->   Operation 107 'getelementptr' 'DCT_1D_out_buf_row_7_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_3, align 4" [dct.c:59]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 3" [dct.c:59]   --->   Operation 109 'getelementptr' 'DCT_1D_out_buf_row_0_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_4, align 16" [dct.c:59]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 3" [dct.c:59]   --->   Operation 111 'getelementptr' 'DCT_1D_out_buf_row_1_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_4, align 2" [dct.c:59]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 3" [dct.c:59]   --->   Operation 113 'getelementptr' 'DCT_1D_out_buf_row_2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_4, align 4" [dct.c:59]   --->   Operation 114 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 3" [dct.c:59]   --->   Operation 115 'getelementptr' 'DCT_1D_out_buf_row_3_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_4, align 2" [dct.c:59]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 3" [dct.c:59]   --->   Operation 117 'getelementptr' 'DCT_1D_out_buf_row_4_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_4, align 8" [dct.c:59]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 3" [dct.c:59]   --->   Operation 119 'getelementptr' 'DCT_1D_out_buf_row_5_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_4, align 2" [dct.c:59]   --->   Operation 120 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 3" [dct.c:59]   --->   Operation 121 'getelementptr' 'DCT_1D_out_buf_row_6_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_4, align 4" [dct.c:59]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_4 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 3" [dct.c:59]   --->   Operation 123 'getelementptr' 'DCT_1D_out_buf_row_7_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_4, align 2" [dct.c:59]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.54>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 4" [dct.c:59]   --->   Operation 125 'getelementptr' 'DCT_1D_out_buf_row_0_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_5, align 16" [dct.c:59]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 4" [dct.c:59]   --->   Operation 127 'getelementptr' 'DCT_1D_out_buf_row_1_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_5, align 8" [dct.c:59]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 4" [dct.c:59]   --->   Operation 129 'getelementptr' 'DCT_1D_out_buf_row_2_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_5, align 8" [dct.c:59]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 4" [dct.c:59]   --->   Operation 131 'getelementptr' 'DCT_1D_out_buf_row_3_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_5, align 8" [dct.c:59]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 4" [dct.c:59]   --->   Operation 133 'getelementptr' 'DCT_1D_out_buf_row_4_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_5, align 8" [dct.c:59]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 4" [dct.c:59]   --->   Operation 135 'getelementptr' 'DCT_1D_out_buf_row_5_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_5, align 8" [dct.c:59]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 4" [dct.c:59]   --->   Operation 137 'getelementptr' 'DCT_1D_out_buf_row_6_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_5, align 8" [dct.c:59]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_5 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 4" [dct.c:59]   --->   Operation 139 'getelementptr' 'DCT_1D_out_buf_row_7_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_5, align 8" [dct.c:59]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 5" [dct.c:59]   --->   Operation 141 'getelementptr' 'DCT_1D_out_buf_row_0_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_6, align 16" [dct.c:59]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 5" [dct.c:59]   --->   Operation 143 'getelementptr' 'DCT_1D_out_buf_row_1_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_6, align 2" [dct.c:59]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 5" [dct.c:59]   --->   Operation 145 'getelementptr' 'DCT_1D_out_buf_row_2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_6, align 4" [dct.c:59]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 5" [dct.c:59]   --->   Operation 147 'getelementptr' 'DCT_1D_out_buf_row_3_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_6, align 2" [dct.c:59]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 5" [dct.c:59]   --->   Operation 149 'getelementptr' 'DCT_1D_out_buf_row_4_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_6, align 8" [dct.c:59]   --->   Operation 150 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 5" [dct.c:59]   --->   Operation 151 'getelementptr' 'DCT_1D_out_buf_row_5_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_6, align 2" [dct.c:59]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 5" [dct.c:59]   --->   Operation 153 'getelementptr' 'DCT_1D_out_buf_row_6_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_6, align 4" [dct.c:59]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_6 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 5" [dct.c:59]   --->   Operation 155 'getelementptr' 'DCT_1D_out_buf_row_7_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_6, align 2" [dct.c:59]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.54>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 6" [dct.c:59]   --->   Operation 157 'getelementptr' 'DCT_1D_out_buf_row_0_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_7, align 16" [dct.c:59]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 6" [dct.c:59]   --->   Operation 159 'getelementptr' 'DCT_1D_out_buf_row_1_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_7, align 4" [dct.c:59]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 6" [dct.c:59]   --->   Operation 161 'getelementptr' 'DCT_1D_out_buf_row_2_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_7, align 4" [dct.c:59]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 6" [dct.c:59]   --->   Operation 163 'getelementptr' 'DCT_1D_out_buf_row_3_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_7, align 4" [dct.c:59]   --->   Operation 164 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 6" [dct.c:59]   --->   Operation 165 'getelementptr' 'DCT_1D_out_buf_row_4_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_7, align 8" [dct.c:59]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 6" [dct.c:59]   --->   Operation 167 'getelementptr' 'DCT_1D_out_buf_row_5_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_7, align 4" [dct.c:59]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 6" [dct.c:59]   --->   Operation 169 'getelementptr' 'DCT_1D_out_buf_row_6_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_7, align 4" [dct.c:59]   --->   Operation 170 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_7 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 6" [dct.c:59]   --->   Operation 171 'getelementptr' 'DCT_1D_out_buf_row_7_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_7, align 4" [dct.c:59]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_0_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_0, i64 0, i64 7" [dct.c:59]   --->   Operation 173 'getelementptr' 'DCT_1D_out_buf_row_0_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_0_8, align 16" [dct.c:59]   --->   Operation 174 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_1_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_1, i64 0, i64 7" [dct.c:59]   --->   Operation 175 'getelementptr' 'DCT_1D_out_buf_row_1_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_1_8, align 2" [dct.c:59]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_2_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_2, i64 0, i64 7" [dct.c:59]   --->   Operation 177 'getelementptr' 'DCT_1D_out_buf_row_2_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_2_8, align 4" [dct.c:59]   --->   Operation 178 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_3_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_3, i64 0, i64 7" [dct.c:59]   --->   Operation 179 'getelementptr' 'DCT_1D_out_buf_row_3_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_3_8, align 2" [dct.c:59]   --->   Operation 180 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_4_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_4, i64 0, i64 7" [dct.c:59]   --->   Operation 181 'getelementptr' 'DCT_1D_out_buf_row_4_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_4_8, align 8" [dct.c:59]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_5_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_5, i64 0, i64 7" [dct.c:59]   --->   Operation 183 'getelementptr' 'DCT_1D_out_buf_row_5_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_5_8, align 2" [dct.c:59]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_6_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_6, i64 0, i64 7" [dct.c:59]   --->   Operation 185 'getelementptr' 'DCT_1D_out_buf_row_6_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_6_8, align 4" [dct.c:59]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_row_7_8 = getelementptr [8 x i16]* %DCT_1D_out_buf_row_7, i64 0, i64 7" [dct.c:59]   --->   Operation 187 'getelementptr' 'DCT_1D_out_buf_row_7_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.54ns)   --->   "store i16 0, i16* %DCT_1D_out_buf_row_7_8, align 2" [dct.c:59]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.54>
ST_5 : Operation 189 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 0, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 0)" [dct.c:63]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 190 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 0, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 0)" [dct.c:63]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.54>
ST_7 : Operation 191 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 1, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 1)" [dct.c:63]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 192 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 1, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 1)" [dct.c:63]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.54>
ST_9 : Operation 193 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 2, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 2)" [dct.c:63]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 2, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 2)" [dct.c:63]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.54>
ST_11 : Operation 195 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 3, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 3)" [dct.c:63]   --->   Operation 195 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 196 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 3, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 3)" [dct.c:63]   --->   Operation 196 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.54>
ST_13 : Operation 197 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 4, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 4)" [dct.c:63]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 4, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 4)" [dct.c:63]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.54>
ST_15 : Operation 199 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 5, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 5)" [dct.c:63]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 200 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 5, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 5)" [dct.c:63]   --->   Operation 200 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.54>
ST_17 : Operation 201 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 6, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 6)" [dct.c:63]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 202 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 6, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 6)" [dct.c:63]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.54>
ST_19 : Operation 203 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 7, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 7)" [dct.c:63]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 204 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D.1([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, i4 7, [8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7, i4 7)" [dct.c:63]   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 205 [8/8] (0.00ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.08>
ST_22 : Operation 206 [7/8] (1.08ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 206 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.08>
ST_23 : Operation 207 [6/8] (1.08ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 207 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.08>
ST_24 : Operation 208 [5/8] (1.08ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 208 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.08>
ST_25 : Operation 209 [4/8] (1.08ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 209 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.08>
ST_26 : Operation 210 [3/8] (1.08ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 210 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.08>
ST_27 : Operation 211 [2/8] (1.08ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 211 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 212 [1/8] (0.00ns)   --->   "call fastcc void @transpose_matrix([8 x i16]* %DCT_1D_out_buf_row_0, [8 x i16]* %DCT_1D_out_buf_row_1, [8 x i16]* %DCT_1D_out_buf_row_2, [8 x i16]* %DCT_1D_out_buf_row_3, [8 x i16]* %DCT_1D_out_buf_row_4, [8 x i16]* %DCT_1D_out_buf_row_5, [8 x i16]* %DCT_1D_out_buf_row_6, [8 x i16]* %DCT_1D_out_buf_row_7)" [dct.c:67]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.54>
ST_29 : Operation 213 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 0, i4 0)" [dct.c:71]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 214 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 0, i4 0)" [dct.c:71]   --->   Operation 214 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.54>
ST_31 : Operation 215 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 1, i4 1)" [dct.c:71]   --->   Operation 215 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 216 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 1, i4 1)" [dct.c:71]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.54>
ST_33 : Operation 217 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 2, i4 2)" [dct.c:71]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 2, i4 2)" [dct.c:71]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.54>
ST_35 : Operation 219 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 3, i4 3)" [dct.c:71]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 220 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 3, i4 3)" [dct.c:71]   --->   Operation 220 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.54>
ST_37 : Operation 221 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 4, i4 4)" [dct.c:71]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 222 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 4, i4 4)" [dct.c:71]   --->   Operation 222 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.54>
ST_39 : Operation 223 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 5, i4 5)" [dct.c:71]   --->   Operation 223 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 224 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 5, i4 5)" [dct.c:71]   --->   Operation 224 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.54>
ST_41 : Operation 225 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 6, i4 6)" [dct.c:71]   --->   Operation 225 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 226 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 6, i4 6)" [dct.c:71]   --->   Operation 226 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.54>
ST_43 : Operation 227 [2/2] (0.54ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 7, i4 7)" [dct.c:71]   --->   Operation 227 'call' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 228 [1/2] (0.00ns)   --->   "call fastcc void @DCT_1D([8 x i16]* @DCT_1D_in_buf_col_0, [8 x i16]* @DCT_1D_in_buf_col_1, [8 x i16]* @DCT_1D_in_buf_col_2, [8 x i16]* @DCT_1D_in_buf_col_3, [8 x i16]* @DCT_1D_in_buf_col_4, [8 x i16]* @DCT_1D_in_buf_col_5, [8 x i16]* @DCT_1D_in_buf_col_6, [8 x i16]* @DCT_1D_in_buf_col_7, i4 7, i4 7)" [dct.c:71]   --->   Operation 228 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 229 [8/8] (0.00ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 229 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 1.08>
ST_46 : Operation 230 [7/8] (1.08ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 230 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 1.08>
ST_47 : Operation 231 [6/8] (1.08ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 231 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 1.08>
ST_48 : Operation 232 [5/8] (1.08ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 232 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 1.08>
ST_49 : Operation 233 [4/8] (1.08ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 233 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 1.08>
ST_50 : Operation 234 [3/8] (1.08ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 234 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 1.08>
ST_51 : Operation 235 [2/8] (1.08ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 235 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dct.c:58]   --->   Operation 236 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 237 [1/8] (0.00ns)   --->   "call fastcc void @transpose_matrix.1([8 x i16]* @DCT_1D_out_buf_col_0, [8 x i16]* @DCT_1D_out_buf_col_1, [8 x i16]* @DCT_1D_out_buf_col_2, [8 x i16]* @DCT_1D_out_buf_col_3, [8 x i16]* @DCT_1D_out_buf_col_4, [8 x i16]* @DCT_1D_out_buf_col_5, [8 x i16]* @DCT_1D_out_buf_col_6, [8 x i16]* @DCT_1D_out_buf_col_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:73]   --->   Operation 237 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 238 [1/1] (0.00ns)   --->   "ret void" [dct.c:74]   --->   Operation 238 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.542ns
The critical path consists of the following:
	'alloca' operation ('DCT_1D_out_buf_row[0]', dct.c:59) [34]  (0 ns)
	'getelementptr' operation ('DCT_1D_out_buf_row_0_1', dct.c:59) [43]  (0 ns)
	'store' operation ('store_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 [44]  (0.542 ns)

 <State 2>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('DCT_1D_out_buf_row_0_3', dct.c:59) [75]  (0 ns)
	'store' operation ('store_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 [76]  (0.542 ns)

 <State 3>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('DCT_1D_out_buf_row_0_5', dct.c:59) [107]  (0 ns)
	'store' operation ('store_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 [108]  (0.542 ns)

 <State 4>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('DCT_1D_out_buf_row_0_7', dct.c:59) [139]  (0 ns)
	'store' operation ('store_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 [140]  (0.542 ns)

 <State 5>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [171]  (0.542 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [172]  (0.542 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [173]  (0.542 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [174]  (0.542 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [175]  (0.542 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [176]  (0.542 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [177]  (0.542 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln63', dct.c:63) to 'DCT_1D.1' [178]  (0.542 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln67', dct.c:67) to 'transpose_matrix' [179]  (1.08 ns)

 <State 23>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln67', dct.c:67) to 'transpose_matrix' [179]  (1.08 ns)

 <State 24>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln67', dct.c:67) to 'transpose_matrix' [179]  (1.08 ns)

 <State 25>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln67', dct.c:67) to 'transpose_matrix' [179]  (1.08 ns)

 <State 26>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln67', dct.c:67) to 'transpose_matrix' [179]  (1.08 ns)

 <State 27>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln67', dct.c:67) to 'transpose_matrix' [179]  (1.08 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [180]  (0.542 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [181]  (0.542 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [182]  (0.542 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [183]  (0.542 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [184]  (0.542 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [185]  (0.542 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [186]  (0.542 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0.542ns
The critical path consists of the following:
	'call' operation ('call_ln71', dct.c:71) to 'DCT_1D' [187]  (0.542 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln73', dct.c:73) to 'transpose_matrix.1' [188]  (1.08 ns)

 <State 47>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln73', dct.c:73) to 'transpose_matrix.1' [188]  (1.08 ns)

 <State 48>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln73', dct.c:73) to 'transpose_matrix.1' [188]  (1.08 ns)

 <State 49>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln73', dct.c:73) to 'transpose_matrix.1' [188]  (1.08 ns)

 <State 50>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln73', dct.c:73) to 'transpose_matrix.1' [188]  (1.08 ns)

 <State 51>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln73', dct.c:73) to 'transpose_matrix.1' [188]  (1.08 ns)

 <State 52>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
