# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_top_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_top xil_defaultlib.glbl 
# Start time: 20:59:47 on Jun 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.top(fast)
# Loading work.arm(fast)
# Loading work.controller(fast)
# Loading work.decoder(fast)
# Loading work.condlogic(fast)
# Loading work.flopenr(fast)
# Loading work.condcheck(fast)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast__1)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.imem(fast)
# Loading work.rom(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.dmem(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (30) for port 'addra'. The port definition is at: ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/im/ROM File: ../../../../../../rtl/imem.v Line: 21
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module tb_top.dut.im.ROM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# 185000 ns : Write @ 96 = 4294967294
# 245000 ns : Write @ 84 = 1
# 
# !!!!!!!!!!!!!!!!!!!! TEST FAILED !!!!!!!!!!!!!!!!!!!!
# 
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
{sim:/tb_top/dut/dm/RAM[100]}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.top(fast)
# Loading work.arm(fast)
# Loading work.controller(fast)
# Loading work.decoder(fast)
# Loading work.condlogic(fast)
# Loading work.flopenr(fast)
# Loading work.condcheck(fast)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast__1)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.imem(fast)
# Loading work.rom(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.dmem(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (30) for port 'addra'. The port definition is at: ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/im/ROM File: ../../../../../../rtl/imem.v Line: 21
run
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module tb_top.dut.im.ROM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# 185000 ns : Write @ 96 = 4294967294
# 245000 ns : Write @ 84 = 1
# 
# !!!!!!!!!!!!!!!!!!!! TEST FAILED !!!!!!!!!!!!!!!!!!!!
# 
add wave -position insertpoint  \
sim:/tb_top/dut/dm/RAM
add wave -position insertpoint  \
sim:/tb_top/dut/im/rd
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.top(fast)
# Loading work.arm(fast)
# Loading work.controller(fast)
# Loading work.decoder(fast)
# Loading work.condlogic(fast)
# Loading work.flopenr(fast)
# Loading work.condcheck(fast)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast__1)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.imem(fast)
# Loading work.rom(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.dmem(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (30) for port 'addra'. The port definition is at: ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/im/ROM File: ../../../../../../rtl/imem.v Line: 21
run
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module tb_top.dut.im.ROM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# 185000 ns : Write @ 96 = 4294967294
# 245000 ns : Write @ 84 = 1
# 
# !!!!!!!!!!!!!!!!!!!! TEST FAILED !!!!!!!!!!!!!!!!!!!!
# 
add wave -position insertpoint sim:/tb_top/dut/cpu/dp/rf/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.top(fast)
# Loading work.arm(fast)
# Loading work.controller(fast)
# Loading work.decoder(fast)
# Loading work.condlogic(fast)
# Loading work.flopenr(fast)
# Loading work.condcheck(fast)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast__1)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.imem(fast)
# Loading work.rom(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.dmem(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (30) for port 'addra'. The port definition is at: ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/im/ROM File: ../../../../../../rtl/imem.v Line: 21
run
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module tb_top.dut.im.ROM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# 185000 ns : Write @ 96 = 4294967294
# 245000 ns : Write @ 84 = 1
# 
# !!!!!!!!!!!!!!!!!!!! TEST FAILED !!!!!!!!!!!!!!!!!!!!
# 
# End time: 21:13:19 on Jun 06,2025, Elapsed time: 0:13:32
# Errors: 0, Warnings: 1
