
seri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007534  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  080075f4  080075f4  000085f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077a4  080077a4  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080077a4  080077a4  000087a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077ac  080077ac  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077ac  080077ac  000087ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077b0  080077b0  000087b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080077b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000060  08007814  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  08007814  000095d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013798  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032ff  00000000  00000000  0001c820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a8  00000000  00000000  0001fb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000daf  00000000  00000000  00020cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017732  00000000  00000000  00021a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016548  00000000  00000000  000391a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b059  00000000  00000000  0004f6f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da74a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043f4  00000000  00000000  000da790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000deb84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080075dc 	.word	0x080075dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080075dc 	.word	0x080075dc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f834 	bl	80004b4 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	46ce      	mov	lr, r9
 800045c:	4699      	mov	r9, r3
 800045e:	0c03      	lsrs	r3, r0, #16
 8000460:	469c      	mov	ip, r3
 8000462:	0413      	lsls	r3, r2, #16
 8000464:	4647      	mov	r7, r8
 8000466:	0c1b      	lsrs	r3, r3, #16
 8000468:	001d      	movs	r5, r3
 800046a:	000e      	movs	r6, r1
 800046c:	4661      	mov	r1, ip
 800046e:	0404      	lsls	r4, r0, #16
 8000470:	0c24      	lsrs	r4, r4, #16
 8000472:	b580      	push	{r7, lr}
 8000474:	0007      	movs	r7, r0
 8000476:	0c10      	lsrs	r0, r2, #16
 8000478:	434b      	muls	r3, r1
 800047a:	4365      	muls	r5, r4
 800047c:	4341      	muls	r1, r0
 800047e:	4360      	muls	r0, r4
 8000480:	0c2c      	lsrs	r4, r5, #16
 8000482:	18c0      	adds	r0, r0, r3
 8000484:	1824      	adds	r4, r4, r0
 8000486:	468c      	mov	ip, r1
 8000488:	42a3      	cmp	r3, r4
 800048a:	d903      	bls.n	8000494 <__aeabi_lmul+0x3c>
 800048c:	2380      	movs	r3, #128	@ 0x80
 800048e:	025b      	lsls	r3, r3, #9
 8000490:	4698      	mov	r8, r3
 8000492:	44c4      	add	ip, r8
 8000494:	4649      	mov	r1, r9
 8000496:	4379      	muls	r1, r7
 8000498:	4356      	muls	r6, r2
 800049a:	0c23      	lsrs	r3, r4, #16
 800049c:	042d      	lsls	r5, r5, #16
 800049e:	0c2d      	lsrs	r5, r5, #16
 80004a0:	1989      	adds	r1, r1, r6
 80004a2:	4463      	add	r3, ip
 80004a4:	0424      	lsls	r4, r4, #16
 80004a6:	1960      	adds	r0, r4, r5
 80004a8:	18c9      	adds	r1, r1, r3
 80004aa:	bcc0      	pop	{r6, r7}
 80004ac:	46b9      	mov	r9, r7
 80004ae:	46b0      	mov	r8, r6
 80004b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b2:	46c0      	nop			@ (mov r8, r8)

080004b4 <__udivmoddi4>:
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	4657      	mov	r7, sl
 80004b8:	464e      	mov	r6, r9
 80004ba:	4645      	mov	r5, r8
 80004bc:	46de      	mov	lr, fp
 80004be:	b5e0      	push	{r5, r6, r7, lr}
 80004c0:	0004      	movs	r4, r0
 80004c2:	000d      	movs	r5, r1
 80004c4:	4692      	mov	sl, r2
 80004c6:	4699      	mov	r9, r3
 80004c8:	b083      	sub	sp, #12
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d830      	bhi.n	8000530 <__udivmoddi4+0x7c>
 80004ce:	d02d      	beq.n	800052c <__udivmoddi4+0x78>
 80004d0:	4649      	mov	r1, r9
 80004d2:	4650      	mov	r0, sl
 80004d4:	f000 f8ba 	bl	800064c <__clzdi2>
 80004d8:	0029      	movs	r1, r5
 80004da:	0006      	movs	r6, r0
 80004dc:	0020      	movs	r0, r4
 80004de:	f000 f8b5 	bl	800064c <__clzdi2>
 80004e2:	1a33      	subs	r3, r6, r0
 80004e4:	4698      	mov	r8, r3
 80004e6:	3b20      	subs	r3, #32
 80004e8:	d434      	bmi.n	8000554 <__udivmoddi4+0xa0>
 80004ea:	469b      	mov	fp, r3
 80004ec:	4653      	mov	r3, sl
 80004ee:	465a      	mov	r2, fp
 80004f0:	4093      	lsls	r3, r2
 80004f2:	4642      	mov	r2, r8
 80004f4:	001f      	movs	r7, r3
 80004f6:	4653      	mov	r3, sl
 80004f8:	4093      	lsls	r3, r2
 80004fa:	001e      	movs	r6, r3
 80004fc:	42af      	cmp	r7, r5
 80004fe:	d83b      	bhi.n	8000578 <__udivmoddi4+0xc4>
 8000500:	42af      	cmp	r7, r5
 8000502:	d100      	bne.n	8000506 <__udivmoddi4+0x52>
 8000504:	e079      	b.n	80005fa <__udivmoddi4+0x146>
 8000506:	465b      	mov	r3, fp
 8000508:	1ba4      	subs	r4, r4, r6
 800050a:	41bd      	sbcs	r5, r7
 800050c:	2b00      	cmp	r3, #0
 800050e:	da00      	bge.n	8000512 <__udivmoddi4+0x5e>
 8000510:	e076      	b.n	8000600 <__udivmoddi4+0x14c>
 8000512:	2200      	movs	r2, #0
 8000514:	2300      	movs	r3, #0
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	465a      	mov	r2, fp
 800051e:	4093      	lsls	r3, r2
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2301      	movs	r3, #1
 8000524:	4642      	mov	r2, r8
 8000526:	4093      	lsls	r3, r2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	e029      	b.n	8000580 <__udivmoddi4+0xcc>
 800052c:	4282      	cmp	r2, r0
 800052e:	d9cf      	bls.n	80004d0 <__udivmoddi4+0x1c>
 8000530:	2200      	movs	r2, #0
 8000532:	2300      	movs	r3, #0
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <__udivmoddi4+0x8e>
 800053e:	601c      	str	r4, [r3, #0]
 8000540:	605d      	str	r5, [r3, #4]
 8000542:	9800      	ldr	r0, [sp, #0]
 8000544:	9901      	ldr	r1, [sp, #4]
 8000546:	b003      	add	sp, #12
 8000548:	bcf0      	pop	{r4, r5, r6, r7}
 800054a:	46bb      	mov	fp, r7
 800054c:	46b2      	mov	sl, r6
 800054e:	46a9      	mov	r9, r5
 8000550:	46a0      	mov	r8, r4
 8000552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000554:	4642      	mov	r2, r8
 8000556:	469b      	mov	fp, r3
 8000558:	2320      	movs	r3, #32
 800055a:	1a9b      	subs	r3, r3, r2
 800055c:	4652      	mov	r2, sl
 800055e:	40da      	lsrs	r2, r3
 8000560:	4641      	mov	r1, r8
 8000562:	0013      	movs	r3, r2
 8000564:	464a      	mov	r2, r9
 8000566:	408a      	lsls	r2, r1
 8000568:	0017      	movs	r7, r2
 800056a:	4642      	mov	r2, r8
 800056c:	431f      	orrs	r7, r3
 800056e:	4653      	mov	r3, sl
 8000570:	4093      	lsls	r3, r2
 8000572:	001e      	movs	r6, r3
 8000574:	42af      	cmp	r7, r5
 8000576:	d9c3      	bls.n	8000500 <__udivmoddi4+0x4c>
 8000578:	2200      	movs	r2, #0
 800057a:	2300      	movs	r3, #0
 800057c:	9200      	str	r2, [sp, #0]
 800057e:	9301      	str	r3, [sp, #4]
 8000580:	4643      	mov	r3, r8
 8000582:	2b00      	cmp	r3, #0
 8000584:	d0d8      	beq.n	8000538 <__udivmoddi4+0x84>
 8000586:	07fb      	lsls	r3, r7, #31
 8000588:	0872      	lsrs	r2, r6, #1
 800058a:	431a      	orrs	r2, r3
 800058c:	4646      	mov	r6, r8
 800058e:	087b      	lsrs	r3, r7, #1
 8000590:	e00e      	b.n	80005b0 <__udivmoddi4+0xfc>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d101      	bne.n	800059a <__udivmoddi4+0xe6>
 8000596:	42a2      	cmp	r2, r4
 8000598:	d80c      	bhi.n	80005b4 <__udivmoddi4+0x100>
 800059a:	1aa4      	subs	r4, r4, r2
 800059c:	419d      	sbcs	r5, r3
 800059e:	2001      	movs	r0, #1
 80005a0:	1924      	adds	r4, r4, r4
 80005a2:	416d      	adcs	r5, r5
 80005a4:	2100      	movs	r1, #0
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1824      	adds	r4, r4, r0
 80005aa:	414d      	adcs	r5, r1
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d006      	beq.n	80005be <__udivmoddi4+0x10a>
 80005b0:	42ab      	cmp	r3, r5
 80005b2:	d9ee      	bls.n	8000592 <__udivmoddi4+0xde>
 80005b4:	3e01      	subs	r6, #1
 80005b6:	1924      	adds	r4, r4, r4
 80005b8:	416d      	adcs	r5, r5
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d1f8      	bne.n	80005b0 <__udivmoddi4+0xfc>
 80005be:	9800      	ldr	r0, [sp, #0]
 80005c0:	9901      	ldr	r1, [sp, #4]
 80005c2:	465b      	mov	r3, fp
 80005c4:	1900      	adds	r0, r0, r4
 80005c6:	4169      	adcs	r1, r5
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db24      	blt.n	8000616 <__udivmoddi4+0x162>
 80005cc:	002b      	movs	r3, r5
 80005ce:	465a      	mov	r2, fp
 80005d0:	4644      	mov	r4, r8
 80005d2:	40d3      	lsrs	r3, r2
 80005d4:	002a      	movs	r2, r5
 80005d6:	40e2      	lsrs	r2, r4
 80005d8:	001c      	movs	r4, r3
 80005da:	465b      	mov	r3, fp
 80005dc:	0015      	movs	r5, r2
 80005de:	2b00      	cmp	r3, #0
 80005e0:	db2a      	blt.n	8000638 <__udivmoddi4+0x184>
 80005e2:	0026      	movs	r6, r4
 80005e4:	409e      	lsls	r6, r3
 80005e6:	0033      	movs	r3, r6
 80005e8:	0026      	movs	r6, r4
 80005ea:	4647      	mov	r7, r8
 80005ec:	40be      	lsls	r6, r7
 80005ee:	0032      	movs	r2, r6
 80005f0:	1a80      	subs	r0, r0, r2
 80005f2:	4199      	sbcs	r1, r3
 80005f4:	9000      	str	r0, [sp, #0]
 80005f6:	9101      	str	r1, [sp, #4]
 80005f8:	e79e      	b.n	8000538 <__udivmoddi4+0x84>
 80005fa:	42a3      	cmp	r3, r4
 80005fc:	d8bc      	bhi.n	8000578 <__udivmoddi4+0xc4>
 80005fe:	e782      	b.n	8000506 <__udivmoddi4+0x52>
 8000600:	4642      	mov	r2, r8
 8000602:	2320      	movs	r3, #32
 8000604:	2100      	movs	r1, #0
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	2200      	movs	r2, #0
 800060a:	9100      	str	r1, [sp, #0]
 800060c:	9201      	str	r2, [sp, #4]
 800060e:	2201      	movs	r2, #1
 8000610:	40da      	lsrs	r2, r3
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	e785      	b.n	8000522 <__udivmoddi4+0x6e>
 8000616:	4642      	mov	r2, r8
 8000618:	2320      	movs	r3, #32
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	4646      	mov	r6, r8
 8000620:	409a      	lsls	r2, r3
 8000622:	0023      	movs	r3, r4
 8000624:	40f3      	lsrs	r3, r6
 8000626:	4644      	mov	r4, r8
 8000628:	4313      	orrs	r3, r2
 800062a:	002a      	movs	r2, r5
 800062c:	40e2      	lsrs	r2, r4
 800062e:	001c      	movs	r4, r3
 8000630:	465b      	mov	r3, fp
 8000632:	0015      	movs	r5, r2
 8000634:	2b00      	cmp	r3, #0
 8000636:	dad4      	bge.n	80005e2 <__udivmoddi4+0x12e>
 8000638:	4642      	mov	r2, r8
 800063a:	002f      	movs	r7, r5
 800063c:	2320      	movs	r3, #32
 800063e:	0026      	movs	r6, r4
 8000640:	4097      	lsls	r7, r2
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	40de      	lsrs	r6, r3
 8000646:	003b      	movs	r3, r7
 8000648:	4333      	orrs	r3, r6
 800064a:	e7cd      	b.n	80005e8 <__udivmoddi4+0x134>

0800064c <__clzdi2>:
 800064c:	b510      	push	{r4, lr}
 800064e:	2900      	cmp	r1, #0
 8000650:	d103      	bne.n	800065a <__clzdi2+0xe>
 8000652:	f000 f807 	bl	8000664 <__clzsi2>
 8000656:	3020      	adds	r0, #32
 8000658:	e002      	b.n	8000660 <__clzdi2+0x14>
 800065a:	0008      	movs	r0, r1
 800065c:	f000 f802 	bl	8000664 <__clzsi2>
 8000660:	bd10      	pop	{r4, pc}
 8000662:	46c0      	nop			@ (mov r8, r8)

08000664 <__clzsi2>:
 8000664:	211c      	movs	r1, #28
 8000666:	2301      	movs	r3, #1
 8000668:	041b      	lsls	r3, r3, #16
 800066a:	4298      	cmp	r0, r3
 800066c:	d301      	bcc.n	8000672 <__clzsi2+0xe>
 800066e:	0c00      	lsrs	r0, r0, #16
 8000670:	3910      	subs	r1, #16
 8000672:	0a1b      	lsrs	r3, r3, #8
 8000674:	4298      	cmp	r0, r3
 8000676:	d301      	bcc.n	800067c <__clzsi2+0x18>
 8000678:	0a00      	lsrs	r0, r0, #8
 800067a:	3908      	subs	r1, #8
 800067c:	091b      	lsrs	r3, r3, #4
 800067e:	4298      	cmp	r0, r3
 8000680:	d301      	bcc.n	8000686 <__clzsi2+0x22>
 8000682:	0900      	lsrs	r0, r0, #4
 8000684:	3904      	subs	r1, #4
 8000686:	a202      	add	r2, pc, #8	@ (adr r2, 8000690 <__clzsi2+0x2c>)
 8000688:	5c10      	ldrb	r0, [r2, r0]
 800068a:	1840      	adds	r0, r0, r1
 800068c:	4770      	bx	lr
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	02020304 	.word	0x02020304
 8000694:	01010101 	.word	0x01010101
	...

080006a0 <vbat_gate>:
#include "vbat_lorawan.h"

/* ---- Internal helpers --------------------------------------------------- */

static inline void vbat_gate(bool enable)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	0002      	movs	r2, r0
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	701a      	strb	r2, [r3, #0]
#if VBAT_MEAS_EN_ACTIVE_HIGH
    HAL_GPIO_WritePin(VBAT_MEAS_EN_GPIO_Port, VBAT_MEAS_EN_Pin,
 80006ac:	1dfb      	adds	r3, r7, #7
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	001a      	movs	r2, r3
 80006b2:	23a0      	movs	r3, #160	@ 0xa0
 80006b4:	05db      	lsls	r3, r3, #23
 80006b6:	2102      	movs	r1, #2
 80006b8:	0018      	movs	r0, r3
 80006ba:	f002 ffa1 	bl	8003600 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
#else
    HAL_GPIO_WritePin(VBAT_MEAS_EN_GPIO_Port, VBAT_MEAS_EN_Pin,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b002      	add	sp, #8
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <adc_read_counts>:

static bool adc_read_counts(ADC_HandleTypeDef *hadc, uint32_t channel, uint16_t *out_counts)
{
 80006c6:	b590      	push	{r4, r7, lr}
 80006c8:	b087      	sub	sp, #28
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	60f8      	str	r0, [r7, #12]
 80006ce:	60b9      	str	r1, [r7, #8]
 80006d0:	607a      	str	r2, [r7, #4]
    if (!hadc || !out_counts) return false;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d002      	beq.n	80006de <adc_read_counts+0x18>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d101      	bne.n	80006e2 <adc_read_counts+0x1c>
 80006de:	2300      	movs	r3, #0
 80006e0:	e03b      	b.n	800075a <adc_read_counts+0x94>

    ADC_ChannelConfTypeDef s = {0};
 80006e2:	2410      	movs	r4, #16
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	0018      	movs	r0, r3
 80006e8:	2308      	movs	r3, #8
 80006ea:	001a      	movs	r2, r3
 80006ec:	2100      	movs	r1, #0
 80006ee:	f006 fafb 	bl	8006ce8 <memset>
    s.Channel = channel;
 80006f2:	0021      	movs	r1, r4
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	601a      	str	r2, [r3, #0]
#if defined(ADC_RANK_CHANNEL_NUMBER)
    s.Rank    = ADC_RANK_CHANNEL_NUMBER;
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2280      	movs	r2, #128	@ 0x80
 80006fe:	0152      	lsls	r2, r2, #5
 8000700:	605a      	str	r2, [r3, #4]
#endif
    /* NOTE (STM32L0): sampling time is set globally in hadc.Init.SamplingTime */

    if (HAL_ADC_ConfigChannel(hadc, &s) != HAL_OK) return false;
 8000702:	187a      	adds	r2, r7, r1
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	0011      	movs	r1, r2
 8000708:	0018      	movs	r0, r3
 800070a:	f002 f9ff 	bl	8002b0c <HAL_ADC_ConfigChannel>
 800070e:	1e03      	subs	r3, r0, #0
 8000710:	d001      	beq.n	8000716 <adc_read_counts+0x50>
 8000712:	2300      	movs	r3, #0
 8000714:	e021      	b.n	800075a <adc_read_counts+0x94>
    if (HAL_ADC_Start(hadc) != HAL_OK) return false;
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	0018      	movs	r0, r3
 800071a:	f002 f8bb 	bl	8002894 <HAL_ADC_Start>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <adc_read_counts+0x60>
 8000722:	2300      	movs	r3, #0
 8000724:	e019      	b.n	800075a <adc_read_counts+0x94>
    if (HAL_ADC_PollForConversion(hadc, 5) != HAL_OK) { (void)HAL_ADC_Stop(hadc); return false; }
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	2105      	movs	r1, #5
 800072a:	0018      	movs	r0, r3
 800072c:	f002 f946 	bl	80029bc <HAL_ADC_PollForConversion>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d005      	beq.n	8000740 <adc_read_counts+0x7a>
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	0018      	movs	r0, r3
 8000738:	f002 f900 	bl	800293c <HAL_ADC_Stop>
 800073c:	2300      	movs	r3, #0
 800073e:	e00c      	b.n	800075a <adc_read_counts+0x94>

    *out_counts = (uint16_t)HAL_ADC_GetValue(hadc);
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	0018      	movs	r0, r3
 8000744:	f002 f9d6 	bl	8002af4 <HAL_ADC_GetValue>
 8000748:	0003      	movs	r3, r0
 800074a:	b29a      	uxth	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	801a      	strh	r2, [r3, #0]
    (void)HAL_ADC_Stop(hadc);
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	0018      	movs	r0, r3
 8000754:	f002 f8f2 	bl	800293c <HAL_ADC_Stop>
    return true;
 8000758:	2301      	movs	r3, #1
}
 800075a:	0018      	movs	r0, r3
 800075c:	46bd      	mov	sp, r7
 800075e:	b007      	add	sp, #28
 8000760:	bd90      	pop	{r4, r7, pc}

08000762 <vbat_cold_compensation_mv>:


/* ---- Public API --------------------------------------------------------- */

uint16_t vbat_cold_compensation_mv(int16_t temp_c)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	b084      	sub	sp, #16
 8000766:	af00      	add	r7, sp, #0
 8000768:	0002      	movs	r2, r0
 800076a:	1dbb      	adds	r3, r7, #6
 800076c:	801a      	strh	r2, [r3, #0]
    if (temp_c >= 0) return 0;
 800076e:	1dbb      	adds	r3, r7, #6
 8000770:	2200      	movs	r2, #0
 8000772:	5e9b      	ldrsh	r3, [r3, r2]
 8000774:	2b00      	cmp	r3, #0
 8000776:	db01      	blt.n	800077c <vbat_cold_compensation_mv+0x1a>
 8000778:	2300      	movs	r3, #0
 800077a:	e00e      	b.n	800079a <vbat_cold_compensation_mv+0x38>
    /* 4 mV per °C below zero, capped at +200 mV */
    uint32_t add = (uint32_t)((-temp_c) * 4);
 800077c:	1dbb      	adds	r3, r7, #6
 800077e:	2200      	movs	r2, #0
 8000780:	5e9a      	ldrsh	r2, [r3, r2]
 8000782:	0013      	movs	r3, r2
 8000784:	079b      	lsls	r3, r3, #30
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	60fb      	str	r3, [r7, #12]
    if (add > 200U) add = 200U;
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	2bc8      	cmp	r3, #200	@ 0xc8
 8000790:	d901      	bls.n	8000796 <vbat_cold_compensation_mv+0x34>
 8000792:	23c8      	movs	r3, #200	@ 0xc8
 8000794:	60fb      	str	r3, [r7, #12]
    return (uint16_t)add;
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	b29b      	uxth	r3, r3
}
 800079a:	0018      	movs	r0, r3
 800079c:	46bd      	mov	sp, r7
 800079e:	b004      	add	sp, #16
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <vbat_read_mv>:

bool vbat_read_mv(ADC_HandleTypeDef *hadc, uint32_t adc_channel, uint16_t *vbat_mv_out)
{
 80007a4:	b5b0      	push	{r4, r5, r7, lr}
 80007a6:	b08a      	sub	sp, #40	@ 0x28
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
    if (!hadc || !vbat_mv_out) return false;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d002      	beq.n	80007bc <vbat_read_mv+0x18>
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d101      	bne.n	80007c0 <vbat_read_mv+0x1c>
 80007bc:	2300      	movs	r3, #0
 80007be:	e06c      	b.n	800089a <vbat_read_mv+0xf6>

    vbat_gate(true);
 80007c0:	2001      	movs	r0, #1
 80007c2:	f7ff ff6d 	bl	80006a0 <vbat_gate>
    HAL_Delay(VBAT_SETTLE_MS);
 80007c6:	2004      	movs	r0, #4
 80007c8:	f001 fea8 	bl	800251c <HAL_Delay>

    uint32_t acc = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t s   = 0;
 80007d0:	2312      	movs	r3, #18
 80007d2:	18fb      	adds	r3, r7, r3
 80007d4:	2200      	movs	r2, #0
 80007d6:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < VBAT_SAMPLES; i++) {
 80007d8:	2300      	movs	r3, #0
 80007da:	623b      	str	r3, [r7, #32]
 80007dc:	e01c      	b.n	8000818 <vbat_read_mv+0x74>
        if (!adc_read_counts(hadc, adc_channel, &s)) { vbat_gate(false); return false; }
 80007de:	2312      	movs	r3, #18
 80007e0:	18fa      	adds	r2, r7, r3
 80007e2:	68b9      	ldr	r1, [r7, #8]
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	0018      	movs	r0, r3
 80007e8:	f7ff ff6d 	bl	80006c6 <adc_read_counts>
 80007ec:	0003      	movs	r3, r0
 80007ee:	001a      	movs	r2, r3
 80007f0:	2301      	movs	r3, #1
 80007f2:	4053      	eors	r3, r2
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d004      	beq.n	8000804 <vbat_read_mv+0x60>
 80007fa:	2000      	movs	r0, #0
 80007fc:	f7ff ff50 	bl	80006a0 <vbat_gate>
 8000800:	2300      	movs	r3, #0
 8000802:	e04a      	b.n	800089a <vbat_read_mv+0xf6>
        acc += s;
 8000804:	2312      	movs	r3, #18
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	001a      	movs	r2, r3
 800080c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800080e:	189b      	adds	r3, r3, r2
 8000810:	627b      	str	r3, [r7, #36]	@ 0x24
    for (uint32_t i = 0; i < VBAT_SAMPLES; i++) {
 8000812:	6a3b      	ldr	r3, [r7, #32]
 8000814:	3301      	adds	r3, #1
 8000816:	623b      	str	r3, [r7, #32]
 8000818:	6a3b      	ldr	r3, [r7, #32]
 800081a:	2b07      	cmp	r3, #7
 800081c:	d9df      	bls.n	80007de <vbat_read_mv+0x3a>
    }

    vbat_gate(false);
 800081e:	2000      	movs	r0, #0
 8000820:	f7ff ff3e 	bl	80006a0 <vbat_gate>

    uint32_t avg_counts = acc / VBAT_SAMPLES;
 8000824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000826:	08db      	lsrs	r3, r3, #3
 8000828:	617b      	str	r3, [r7, #20]

    /* mv = counts * Vref / ADC_MAX * divider_factor; round properly */
    uint64_t mv = (uint64_t)avg_counts * (uint64_t)VREF_mV;
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	001c      	movs	r4, r3
 800082e:	2300      	movs	r3, #0
 8000830:	001d      	movs	r5, r3
 8000832:	4a1c      	ldr	r2, [pc, #112]	@ (80008a4 <vbat_read_mv+0x100>)
 8000834:	2300      	movs	r3, #0
 8000836:	0020      	movs	r0, r4
 8000838:	0029      	movs	r1, r5
 800083a:	f7ff fe0d 	bl	8000458 <__aeabi_lmul>
 800083e:	0002      	movs	r2, r0
 8000840:	000b      	movs	r3, r1
 8000842:	61ba      	str	r2, [r7, #24]
 8000844:	61fb      	str	r3, [r7, #28]
    mv = (mv + (ADC_MAX_COUNTS/2)) / (uint64_t)ADC_MAX_COUNTS;
 8000846:	69ba      	ldr	r2, [r7, #24]
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	4817      	ldr	r0, [pc, #92]	@ (80008a8 <vbat_read_mv+0x104>)
 800084c:	2100      	movs	r1, #0
 800084e:	1880      	adds	r0, r0, r2
 8000850:	4159      	adcs	r1, r3
 8000852:	4a16      	ldr	r2, [pc, #88]	@ (80008ac <vbat_read_mv+0x108>)
 8000854:	2300      	movs	r3, #0
 8000856:	f7ff fddf 	bl	8000418 <__aeabi_uldivmod>
 800085a:	0002      	movs	r2, r0
 800085c:	000b      	movs	r3, r1
 800085e:	61ba      	str	r2, [r7, #24]
 8000860:	61fb      	str	r3, [r7, #28]
    mv *= VBAT_DIV_NUM;
 8000862:	69ba      	ldr	r2, [r7, #24]
 8000864:	69fb      	ldr	r3, [r7, #28]
 8000866:	1892      	adds	r2, r2, r2
 8000868:	415b      	adcs	r3, r3
 800086a:	61ba      	str	r2, [r7, #24]
 800086c:	61fb      	str	r3, [r7, #28]

    if (mv > 0xFFFFU) mv = 0xFFFFU;
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d107      	bne.n	8000884 <vbat_read_mv+0xe0>
 8000874:	69fb      	ldr	r3, [r7, #28]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d108      	bne.n	800088c <vbat_read_mv+0xe8>
 800087a:	69ba      	ldr	r2, [r7, #24]
 800087c:	2380      	movs	r3, #128	@ 0x80
 800087e:	025b      	lsls	r3, r3, #9
 8000880:	429a      	cmp	r2, r3
 8000882:	d303      	bcc.n	800088c <vbat_read_mv+0xe8>
 8000884:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <vbat_read_mv+0x10c>)
 8000886:	2300      	movs	r3, #0
 8000888:	61ba      	str	r2, [r7, #24]
 800088a:	61fb      	str	r3, [r7, #28]
    *vbat_mv_out = (uint16_t)mv;
 800088c:	69ba      	ldr	r2, [r7, #24]
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	1c13      	adds	r3, r2, #0
 8000892:	b29a      	uxth	r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	801a      	strh	r2, [r3, #0]
    return true;
 8000898:	2301      	movs	r3, #1
}
 800089a:	0018      	movs	r0, r3
 800089c:	46bd      	mov	sp, r7
 800089e:	b00a      	add	sp, #40	@ 0x28
 80008a0:	bdb0      	pop	{r4, r5, r7, pc}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	00000ce4 	.word	0x00000ce4
 80008a8:	000007ff 	.word	0x000007ff
 80008ac:	00000fff 	.word	0x00000fff
 80008b0:	0000ffff 	.word	0x0000ffff

080008b4 <lorawan_encode_battery>:

uint8_t lorawan_encode_battery(uint16_t vbat_mv,
                               int16_t  temp_c,
                               bool     external_power_present,
                               bool     measurement_ok)
{
 80008b4:	b5b0      	push	{r4, r5, r7, lr}
 80008b6:	b090      	sub	sp, #64	@ 0x40
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	0005      	movs	r5, r0
 80008bc:	000c      	movs	r4, r1
 80008be:	0010      	movs	r0, r2
 80008c0:	0019      	movs	r1, r3
 80008c2:	1dbb      	adds	r3, r7, #6
 80008c4:	1c2a      	adds	r2, r5, #0
 80008c6:	801a      	strh	r2, [r3, #0]
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	1c22      	adds	r2, r4, #0
 80008cc:	801a      	strh	r2, [r3, #0]
 80008ce:	1cfb      	adds	r3, r7, #3
 80008d0:	1c02      	adds	r2, r0, #0
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	1cbb      	adds	r3, r7, #2
 80008d6:	1c0a      	adds	r2, r1, #0
 80008d8:	701a      	strb	r2, [r3, #0]
    if (external_power_present) return 0;   /* 0 = external power */
 80008da:	1cfb      	adds	r3, r7, #3
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <lorawan_encode_battery+0x32>
 80008e2:	2300      	movs	r3, #0
 80008e4:	e08c      	b.n	8000a00 <lorawan_encode_battery+0x14c>
    if (!measurement_ok)       return 255;  /* 255 = cannot measure */
 80008e6:	1cbb      	adds	r3, r7, #2
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2201      	movs	r2, #1
 80008ec:	4053      	eors	r3, r2
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <lorawan_encode_battery+0x44>
 80008f4:	23ff      	movs	r3, #255	@ 0xff
 80008f6:	e083      	b.n	8000a00 <lorawan_encode_battery+0x14c>

    uint32_t v = (uint32_t)vbat_mv + (uint32_t)vbat_cold_compensation_mv(temp_c);
 80008f8:	1dbb      	adds	r3, r7, #6
 80008fa:	881c      	ldrh	r4, [r3, #0]
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	2200      	movs	r2, #0
 8000900:	5e9b      	ldrsh	r3, [r3, r2]
 8000902:	0018      	movs	r0, r3
 8000904:	f7ff ff2d 	bl	8000762 <vbat_cold_compensation_mv>
 8000908:	0003      	movs	r3, r0
 800090a:	18e3      	adds	r3, r4, r3
 800090c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (v > 5000U) v = 5000U; /* clamp */
 800090e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000910:	4a3d      	ldr	r2, [pc, #244]	@ (8000a08 <lorawan_encode_battery+0x154>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d901      	bls.n	800091a <lorawan_encode_battery+0x66>
 8000916:	4b3c      	ldr	r3, [pc, #240]	@ (8000a08 <lorawan_encode_battery+0x154>)
 8000918:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (v >= VBAT_SEG1_MIN_mV) {
 800091a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800091c:	4a3b      	ldr	r2, [pc, #236]	@ (8000a0c <lorawan_encode_battery+0x158>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d925      	bls.n	800096e <lorawan_encode_battery+0xba>
        /* 3.30–3.60 V → 200..254 (55 steps over 300 mV) */
        const uint32_t span_mv = (VBAT_SEG1_MAX_mV - VBAT_SEG1_MIN_mV);    /* 300 */
 8000922:	2396      	movs	r3, #150	@ 0x96
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	617b      	str	r3, [r7, #20]
        const uint32_t span_lv = (LORA_SEG1_MAX - LORA_SEG1_MIN);          /* 54 */
 8000928:	2336      	movs	r3, #54	@ 0x36
 800092a:	613b      	str	r3, [r7, #16]
        uint32_t dv = (v > VBAT_SEG1_MAX_mV) ? span_mv : (v - VBAT_SEG1_MIN_mV);
 800092c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800092e:	23e1      	movs	r3, #225	@ 0xe1
 8000930:	011b      	lsls	r3, r3, #4
 8000932:	429a      	cmp	r2, r3
 8000934:	d804      	bhi.n	8000940 <lorawan_encode_battery+0x8c>
 8000936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000938:	4a35      	ldr	r2, [pc, #212]	@ (8000a10 <lorawan_encode_battery+0x15c>)
 800093a:	4694      	mov	ip, r2
 800093c:	4463      	add	r3, ip
 800093e:	e000      	b.n	8000942 <lorawan_encode_battery+0x8e>
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	60fb      	str	r3, [r7, #12]
        uint32_t lvl = LORA_SEG1_MIN + (dv * span_lv + (span_mv/2)) / span_mv;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	435a      	muls	r2, r3
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	085b      	lsrs	r3, r3, #1
 800094e:	18d3      	adds	r3, r2, r3
 8000950:	6979      	ldr	r1, [r7, #20]
 8000952:	0018      	movs	r0, r3
 8000954:	f7ff fbea 	bl	800012c <__udivsi3>
 8000958:	0003      	movs	r3, r0
 800095a:	33c8      	adds	r3, #200	@ 0xc8
 800095c:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (lvl > LORA_SEG1_MAX) lvl = LORA_SEG1_MAX;
 800095e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000960:	2bfe      	cmp	r3, #254	@ 0xfe
 8000962:	d901      	bls.n	8000968 <lorawan_encode_battery+0xb4>
 8000964:	23fe      	movs	r3, #254	@ 0xfe
 8000966:	63bb      	str	r3, [r7, #56]	@ 0x38
        return (uint8_t)lvl;
 8000968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800096a:	b2db      	uxtb	r3, r3
 800096c:	e048      	b.n	8000a00 <lorawan_encode_battery+0x14c>
    } else if (v >= VBAT_SEG2_MIN_mV) {
 800096e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000970:	23af      	movs	r3, #175	@ 0xaf
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	429a      	cmp	r2, r3
 8000976:	d31e      	bcc.n	80009b6 <lorawan_encode_battery+0x102>
        /* 2.80–3.30 V → 50..199 (150 steps over 500 mV) */
        const uint32_t span_mv = (VBAT_SEG1_MIN_mV - VBAT_SEG2_MIN_mV);    /* 500 */
 8000978:	23fa      	movs	r3, #250	@ 0xfa
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	623b      	str	r3, [r7, #32]
        const uint32_t span_lv = (LORA_SEG2_MAX - LORA_SEG2_MIN);          /* 149 */
 800097e:	2395      	movs	r3, #149	@ 0x95
 8000980:	61fb      	str	r3, [r7, #28]
        uint32_t dv = v - VBAT_SEG2_MIN_mV;
 8000982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000984:	4a23      	ldr	r2, [pc, #140]	@ (8000a14 <lorawan_encode_battery+0x160>)
 8000986:	4694      	mov	ip, r2
 8000988:	4463      	add	r3, ip
 800098a:	61bb      	str	r3, [r7, #24]
        uint32_t lvl = LORA_SEG2_MIN + (dv * span_lv + (span_mv/2)) / span_mv;
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	69fa      	ldr	r2, [r7, #28]
 8000990:	435a      	muls	r2, r3
 8000992:	6a3b      	ldr	r3, [r7, #32]
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	18d3      	adds	r3, r2, r3
 8000998:	6a39      	ldr	r1, [r7, #32]
 800099a:	0018      	movs	r0, r3
 800099c:	f7ff fbc6 	bl	800012c <__udivsi3>
 80009a0:	0003      	movs	r3, r0
 80009a2:	3332      	adds	r3, #50	@ 0x32
 80009a4:	637b      	str	r3, [r7, #52]	@ 0x34
        if (lvl > LORA_SEG2_MAX) lvl = LORA_SEG2_MAX;
 80009a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009a8:	2bc7      	cmp	r3, #199	@ 0xc7
 80009aa:	d901      	bls.n	80009b0 <lorawan_encode_battery+0xfc>
 80009ac:	23c7      	movs	r3, #199	@ 0xc7
 80009ae:	637b      	str	r3, [r7, #52]	@ 0x34
        return (uint8_t)lvl;
 80009b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	e024      	b.n	8000a00 <lorawan_encode_battery+0x14c>
    } else if (v >= VBAT_SEG3_MIN_mV) {
 80009b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80009b8:	23fa      	movs	r3, #250	@ 0xfa
 80009ba:	00db      	lsls	r3, r3, #3
 80009bc:	429a      	cmp	r2, r3
 80009be:	d31e      	bcc.n	80009fe <lorawan_encode_battery+0x14a>
        /* 2.00–2.80 V → 1..49 (49 steps over 800 mV) */
        const uint32_t span_mv = (VBAT_SEG2_MIN_mV - VBAT_SEG3_MIN_mV);    /* 800 */
 80009c0:	23c8      	movs	r3, #200	@ 0xc8
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const uint32_t span_lv = (LORA_SEG3_MAX - LORA_SEG3_MIN);          /* 48 */
 80009c6:	2330      	movs	r3, #48	@ 0x30
 80009c8:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t dv = v - VBAT_SEG3_MIN_mV;
 80009ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009cc:	4a12      	ldr	r2, [pc, #72]	@ (8000a18 <lorawan_encode_battery+0x164>)
 80009ce:	4694      	mov	ip, r2
 80009d0:	4463      	add	r3, ip
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t lvl = LORA_SEG3_MIN + (dv * span_lv + (span_mv/2)) / span_mv;
 80009d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009d8:	435a      	muls	r2, r3
 80009da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009dc:	085b      	lsrs	r3, r3, #1
 80009de:	18d3      	adds	r3, r2, r3
 80009e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80009e2:	0018      	movs	r0, r3
 80009e4:	f7ff fba2 	bl	800012c <__udivsi3>
 80009e8:	0003      	movs	r3, r0
 80009ea:	3301      	adds	r3, #1
 80009ec:	633b      	str	r3, [r7, #48]	@ 0x30
        if (lvl > LORA_SEG3_MAX) lvl = LORA_SEG3_MAX;
 80009ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009f0:	2b31      	cmp	r3, #49	@ 0x31
 80009f2:	d901      	bls.n	80009f8 <lorawan_encode_battery+0x144>
 80009f4:	2331      	movs	r3, #49	@ 0x31
 80009f6:	633b      	str	r3, [r7, #48]	@ 0x30
        return (uint8_t)lvl;
 80009f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	e000      	b.n	8000a00 <lorawan_encode_battery+0x14c>
    } else {
        /* <2.00 V */
        return 1;
 80009fe:	2301      	movs	r3, #1
    }
}
 8000a00:	0018      	movs	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b010      	add	sp, #64	@ 0x40
 8000a06:	bdb0      	pop	{r4, r5, r7, pc}
 8000a08:	00001388 	.word	0x00001388
 8000a0c:	00000ce3 	.word	0x00000ce3
 8000a10:	fffff31c 	.word	0xfffff31c
 8000a14:	fffff510 	.word	0xfffff510
 8000a18:	fffff830 	.word	0xfffff830

08000a1c <vbat_measure_and_encode>:

uint8_t vbat_measure_and_encode(ADC_HandleTypeDef *hadc,
                                uint32_t adc_channel,
                                int16_t  temp_c,
                                bool     external_power_present)
{
 8000a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a1e:	b087      	sub	sp, #28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	60f8      	str	r0, [r7, #12]
 8000a24:	60b9      	str	r1, [r7, #8]
 8000a26:	0019      	movs	r1, r3
 8000a28:	1dbb      	adds	r3, r7, #6
 8000a2a:	801a      	strh	r2, [r3, #0]
 8000a2c:	1d7b      	adds	r3, r7, #5
 8000a2e:	1c0a      	adds	r2, r1, #0
 8000a30:	701a      	strb	r2, [r3, #0]
    uint16_t mv = 0;
 8000a32:	2514      	movs	r5, #20
 8000a34:	197b      	adds	r3, r7, r5
 8000a36:	2200      	movs	r2, #0
 8000a38:	801a      	strh	r2, [r3, #0]
    bool ok = vbat_read_mv(hadc, adc_channel, &mv);
 8000a3a:	2617      	movs	r6, #23
 8000a3c:	19bc      	adds	r4, r7, r6
 8000a3e:	197a      	adds	r2, r7, r5
 8000a40:	68b9      	ldr	r1, [r7, #8]
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	0018      	movs	r0, r3
 8000a46:	f7ff fead 	bl	80007a4 <vbat_read_mv>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	7023      	strb	r3, [r4, #0]
    return lorawan_encode_battery(mv, temp_c, external_power_present, ok);
 8000a4e:	197b      	adds	r3, r7, r5
 8000a50:	8818      	ldrh	r0, [r3, #0]
 8000a52:	19bb      	adds	r3, r7, r6
 8000a54:	781c      	ldrb	r4, [r3, #0]
 8000a56:	1d7b      	adds	r3, r7, #5
 8000a58:	781a      	ldrb	r2, [r3, #0]
 8000a5a:	1dbb      	adds	r3, r7, #6
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	5e59      	ldrsh	r1, [r3, r1]
 8000a60:	0023      	movs	r3, r4
 8000a62:	f7ff ff27 	bl	80008b4 <lorawan_encode_battery>
 8000a66:	0003      	movs	r3, r0
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b007      	add	sp, #28
 8000a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a70 <verify_uart_ready>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// UART state verification function
static bool verify_uart_ready(UART_HandleTypeDef *huart)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  return (huart != NULL);  // Simplified check for now
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	1e5a      	subs	r2, r3, #1
 8000a7c:	4193      	sbcs	r3, r2
 8000a7e:	b2db      	uxtb	r3, r3
}
 8000a80:	0018      	movs	r0, r3
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <dbg_print>:

// Debug logging helpers over huart1 (115200 baud)
static void dbg_print(const char *s)
{
 8000a88:	b5b0      	push	{r4, r5, r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if (!s) return;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d01e      	beq.n	8000ad4 <dbg_print+0x4c>
  size_t n = strlen(s);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f7ff fb35 	bl	8000108 <strlen>
 8000a9e:	0003      	movs	r3, r0
 8000aa0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)s, (uint16_t)n, 100);
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	250b      	movs	r5, #11
 8000aa8:	197c      	adds	r4, r7, r5
 8000aaa:	6879      	ldr	r1, [r7, #4]
 8000aac:	480b      	ldr	r0, [pc, #44]	@ (8000adc <dbg_print+0x54>)
 8000aae:	2364      	movs	r3, #100	@ 0x64
 8000ab0:	f005 f8c2 	bl	8005c38 <HAL_UART_Transmit>
 8000ab4:	0003      	movs	r3, r0
 8000ab6:	7023      	strb	r3, [r4, #0]
  if (status != HAL_OK) {
 8000ab8:	197b      	adds	r3, r7, r5
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d00a      	beq.n	8000ad6 <dbg_print+0x4e>
    // UART failed, try to recover
    HAL_UART_DeInit(&huart1);
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <dbg_print+0x54>)
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f005 f87a 	bl	8005bbc <HAL_UART_DeInit>
    HAL_Delay(10);
 8000ac8:	200a      	movs	r0, #10
 8000aca:	f001 fd27 	bl	800251c <HAL_Delay>
    MX_USART1_UART_Init();
 8000ace:	f000 fccd 	bl	800146c <MX_USART1_UART_Init>
 8000ad2:	e000      	b.n	8000ad6 <dbg_print+0x4e>
  if (!s) return;
 8000ad4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b004      	add	sp, #16
 8000ada:	bdb0      	pop	{r4, r5, r7, pc}
 8000adc:	20000150 	.word	0x20000150

08000ae0 <dbg_print_line>:
static void dbg_print_line(const char *s)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  if (!s) return;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d008      	beq.n	8000b00 <dbg_print_line+0x20>
  dbg_print(s);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	0018      	movs	r0, r3
 8000af2:	f7ff ffc9 	bl	8000a88 <dbg_print>
  dbg_print("\r\n");
 8000af6:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <dbg_print_line+0x28>)
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff ffc5 	bl	8000a88 <dbg_print>
 8000afe:	e000      	b.n	8000b02 <dbg_print_line+0x22>
  if (!s) return;
 8000b00:	46c0      	nop			@ (mov r8, r8)
}
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b002      	add	sp, #8
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	080075f4 	.word	0x080075f4

08000b0c <find_char_after>:
  char buf[64]; int n = snprintf(buf, sizeof(buf), "%s=%lu\r\n", k?k:"?", (unsigned long)v);
  if (n>0) HAL_UART_Transmit(&huart1, (uint8_t*)buf, (uint16_t)n, 100);
}


char find_char_after(const char *str, const char *keyword) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b086      	sub	sp, #24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
    if (!str || !keyword) return '\0';
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <find_char_after+0x16>
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d101      	bne.n	8000b26 <find_char_after+0x1a>
 8000b22:	2300      	movs	r3, #0
 8000b24:	e02a      	b.n	8000b7c <find_char_after+0x70>

    // Simple substring search
    const char *p = str;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	617b      	str	r3, [r7, #20]
    const char *k;

    while (*p) {
 8000b2a:	e022      	b.n	8000b72 <find_char_after+0x66>
        const char *s = p;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	60fb      	str	r3, [r7, #12]
        k = keyword;
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	613b      	str	r3, [r7, #16]
        while (*s && *k && *s == *k) {
 8000b34:	e005      	b.n	8000b42 <find_char_after+0x36>
            s++;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
            k++;
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	613b      	str	r3, [r7, #16]
        while (*s && *k && *s == *k) {
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d009      	beq.n	8000b5e <find_char_after+0x52>
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d005      	beq.n	8000b5e <find_char_after+0x52>
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	781a      	ldrb	r2, [r3, #0]
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d0eb      	beq.n	8000b36 <find_char_after+0x2a>
        }
        if (*k == '\0') {
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d102      	bne.n	8000b6c <find_char_after+0x60>
            // Found full keyword, return next char if available
            return *s ? *s : '\0';
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	e007      	b.n	8000b7c <find_char_after+0x70>
        }
        p++;
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	617b      	str	r3, [r7, #20]
    while (*p) {
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d1d8      	bne.n	8000b2c <find_char_after+0x20>
    }
    return '\0'; // Not found
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b006      	add	sp, #24
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <join>:
	  }
}


int join(UART_HandleTypeDef *huart)
{
 8000b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b86:	b0c7      	sub	sp, #284	@ 0x11c
 8000b88:	af02      	add	r7, sp, #8
 8000b8a:	6078      	str	r0, [r7, #4]
  if (is_connected) { dbg_print_line("JOIN:skip"); return 1; }
 8000b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8000d08 <join+0x184>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d005      	beq.n	8000ba0 <join+0x1c>
 8000b94:	4b5d      	ldr	r3, [pc, #372]	@ (8000d0c <join+0x188>)
 8000b96:	0018      	movs	r0, r3
 8000b98:	f7ff ffa2 	bl	8000ae0 <dbg_print_line>
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	e0af      	b.n	8000d00 <join+0x17c>
  dbg_print_line("JOIN:start");
 8000ba0:	4b5b      	ldr	r3, [pc, #364]	@ (8000d10 <join+0x18c>)
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f7ff ff9c 	bl	8000ae0 <dbg_print_line>
	HAL_UART_Transmit(&huart2, (uint8_t*)"AT\r\n", 4, 300);
 8000ba8:	2396      	movs	r3, #150	@ 0x96
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	4959      	ldr	r1, [pc, #356]	@ (8000d14 <join+0x190>)
 8000bae:	485a      	ldr	r0, [pc, #360]	@ (8000d18 <join+0x194>)
 8000bb0:	2204      	movs	r2, #4
 8000bb2:	f005 f841 	bl	8005c38 <HAL_UART_Transmit>
	HAL_Delay(300); // let OK come back!
 8000bb6:	2396      	movs	r3, #150	@ 0x96
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f001 fcae 	bl	800251c <HAL_Delay>
	uint16_t total_rcv = 0;
 8000bc0:	2385      	movs	r3, #133	@ 0x85
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	801a      	strh	r2, [r3, #0]
	int16_t total_expected =11;
 8000bca:	2387      	movs	r3, #135	@ 0x87
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	220b      	movs	r2, #11
 8000bd2:	801a      	strh	r2, [r3, #0]
	uint8_t rxbuf[256] = {0};
 8000bd4:	4b51      	ldr	r3, [pc, #324]	@ (8000d1c <join+0x198>)
 8000bd6:	2288      	movs	r2, #136	@ 0x88
 8000bd8:	0052      	lsls	r2, r2, #1
 8000bda:	189b      	adds	r3, r3, r2
 8000bdc:	19db      	adds	r3, r3, r7
 8000bde:	0018      	movs	r0, r3
 8000be0:	2380      	movs	r3, #128	@ 0x80
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	001a      	movs	r2, r3
 8000be6:	2100      	movs	r1, #0
 8000be8:	f006 f87e 	bl	8006ce8 <memset>
	HAL_UART_Transmit(&huart2, (uint8_t*)"AT+JOIN\r\n", 9, 300);
 8000bec:	2396      	movs	r3, #150	@ 0x96
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	494b      	ldr	r1, [pc, #300]	@ (8000d20 <join+0x19c>)
 8000bf2:	4849      	ldr	r0, [pc, #292]	@ (8000d18 <join+0x194>)
 8000bf4:	2209      	movs	r2, #9
 8000bf6:	f005 f81f 	bl	8005c38 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart2, rxbuf, 4, 100);
 8000bfa:	2308      	movs	r3, #8
 8000bfc:	18f9      	adds	r1, r7, r3
 8000bfe:	4846      	ldr	r0, [pc, #280]	@ (8000d18 <join+0x194>)
 8000c00:	2364      	movs	r3, #100	@ 0x64
 8000c02:	2204      	movs	r2, #4
 8000c04:	f005 f8b8 	bl	8005d78 <HAL_UART_Receive>
	__HAL_UART_FLUSH_DRREGISTER(&huart2);
 8000c08:	4b43      	ldr	r3, [pc, #268]	@ (8000d18 <join+0x194>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	699a      	ldr	r2, [r3, #24]
 8000c0e:	4b42      	ldr	r3, [pc, #264]	@ (8000d18 <join+0x194>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	2108      	movs	r1, #8
 8000c14:	430a      	orrs	r2, r1
 8000c16:	619a      	str	r2, [r3, #24]
 8000c18:	4b3f      	ldr	r3, [pc, #252]	@ (8000d18 <join+0x194>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	699a      	ldr	r2, [r3, #24]
 8000c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d18 <join+0x194>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2110      	movs	r1, #16
 8000c24:	430a      	orrs	r2, r1
 8000c26:	619a      	str	r2, [r3, #24]
	__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8000c28:	4b3b      	ldr	r3, [pc, #236]	@ (8000d18 <join+0x194>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2210      	movs	r2, #16
 8000c2e:	621a      	str	r2, [r3, #32]

	while (total_expected > 0)
 8000c30:	e019      	b.n	8000c66 <join+0xe2>
	{
		  HAL_UARTEx_ReceiveToIdle(&huart2, rxbuf + total_rcv, 100, &total_rcv, 10000);
 8000c32:	2085      	movs	r0, #133	@ 0x85
 8000c34:	0040      	lsls	r0, r0, #1
 8000c36:	183b      	adds	r3, r7, r0
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	001a      	movs	r2, r3
 8000c3c:	2308      	movs	r3, #8
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	1899      	adds	r1, r3, r2
 8000c42:	0004      	movs	r4, r0
 8000c44:	183b      	adds	r3, r7, r0
 8000c46:	4834      	ldr	r0, [pc, #208]	@ (8000d18 <join+0x194>)
 8000c48:	4a36      	ldr	r2, [pc, #216]	@ (8000d24 <join+0x1a0>)
 8000c4a:	9200      	str	r2, [sp, #0]
 8000c4c:	2264      	movs	r2, #100	@ 0x64
 8000c4e:	f005 fef5 	bl	8006a3c <HAL_UARTEx_ReceiveToIdle>
		  total_expected -= total_rcv;
 8000c52:	2187      	movs	r1, #135	@ 0x87
 8000c54:	0049      	lsls	r1, r1, #1
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	881a      	ldrh	r2, [r3, #0]
 8000c5a:	193b      	adds	r3, r7, r4
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	801a      	strh	r2, [r3, #0]
	while (total_expected > 0)
 8000c66:	2387      	movs	r3, #135	@ 0x87
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	18fb      	adds	r3, r7, r3
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	5e9b      	ldrsh	r3, [r3, r2]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	dcde      	bgt.n	8000c32 <join+0xae>
	}

	__HAL_UART_FLUSH_DRREGISTER(&huart2);
 8000c74:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <join+0x194>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	699a      	ldr	r2, [r3, #24]
 8000c7a:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <join+0x194>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2108      	movs	r1, #8
 8000c80:	430a      	orrs	r2, r1
 8000c82:	619a      	str	r2, [r3, #24]
 8000c84:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <join+0x194>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	699a      	ldr	r2, [r3, #24]
 8000c8a:	4b23      	ldr	r3, [pc, #140]	@ (8000d18 <join+0x194>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2110      	movs	r1, #16
 8000c90:	430a      	orrs	r2, r1
 8000c92:	619a      	str	r2, [r3, #24]
	__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8000c94:	4b20      	ldr	r3, [pc, #128]	@ (8000d18 <join+0x194>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2210      	movs	r2, #16
 8000c9a:	621a      	str	r2, [r3, #32]

	char result = find_char_after((const char*)rxbuf, "JOIN: [");
 8000c9c:	250e      	movs	r5, #14
 8000c9e:	35ff      	adds	r5, #255	@ 0xff
 8000ca0:	197c      	adds	r4, r7, r5
 8000ca2:	4a21      	ldr	r2, [pc, #132]	@ (8000d28 <join+0x1a4>)
 8000ca4:	2608      	movs	r6, #8
 8000ca6:	19bb      	adds	r3, r7, r6
 8000ca8:	0011      	movs	r1, r2
 8000caa:	0018      	movs	r0, r3
 8000cac:	f7ff ff2e 	bl	8000b0c <find_char_after>
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	7023      	strb	r3, [r4, #0]
	char error14 = find_char_after((const char*)rxbuf, "\nERROR 1");
 8000cb4:	2386      	movs	r3, #134	@ 0x86
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	18fc      	adds	r4, r7, r3
 8000cba:	4a1c      	ldr	r2, [pc, #112]	@ (8000d2c <join+0x1a8>)
 8000cbc:	19bb      	adds	r3, r7, r6
 8000cbe:	0011      	movs	r1, r2
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f7ff ff23 	bl	8000b0c <find_char_after>
 8000cc6:	0003      	movs	r3, r0
 8000cc8:	7023      	strb	r3, [r4, #0]
	if (result == 'O' || error14 == '4')
 8000cca:	197b      	adds	r3, r7, r5
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b4f      	cmp	r3, #79	@ 0x4f
 8000cd0:	d005      	beq.n	8000cde <join+0x15a>
 8000cd2:	2386      	movs	r3, #134	@ 0x86
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b34      	cmp	r3, #52	@ 0x34
 8000cdc:	d108      	bne.n	8000cf0 <join+0x16c>
	{
		is_connected = 1;
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <join+0x184>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	601a      	str	r2, [r3, #0]
    dbg_print_line("JOIN:success");
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <join+0x1ac>)
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f7ff fefa 	bl	8000ae0 <dbg_print_line>
    return 1;
 8000cec:	2301      	movs	r3, #1
 8000cee:	e007      	b.n	8000d00 <join+0x17c>
		__NOP(); // success
	}
	else
	{
		is_connected = 0;
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <join+0x184>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
    dbg_print_line("JOIN:fail");
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <join+0x1b0>)
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f7ff fef1 	bl	8000ae0 <dbg_print_line>
    return 0;
 8000cfe:	2300      	movs	r3, #0
		__NOP(); // fail
	}
}
 8000d00:	0018      	movs	r0, r3
 8000d02:	46bd      	mov	sp, r7
 8000d04:	b045      	add	sp, #276	@ 0x114
 8000d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d08:	20000260 	.word	0x20000260
 8000d0c:	0800761c 	.word	0x0800761c
 8000d10:	08007628 	.word	0x08007628
 8000d14:	08007608 	.word	0x08007608
 8000d18:	200001d8 	.word	0x200001d8
 8000d1c:	fffffef8 	.word	0xfffffef8
 8000d20:	08007634 	.word	0x08007634
 8000d24:	00002710 	.word	0x00002710
 8000d28:	08007640 	.word	0x08007640
 8000d2c:	08007648 	.word	0x08007648
 8000d30:	08007654 	.word	0x08007654
 8000d34:	08007664 	.word	0x08007664

08000d38 <lorawan_set_battery_level>:
		  return 1;
	  }
}

int lorawan_set_battery_level(UART_HandleTypeDef *huart, uint8_t battery_level)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08c      	sub	sp, #48	@ 0x30
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	000a      	movs	r2, r1
 8000d42:	1cfb      	adds	r3, r7, #3
 8000d44:	701a      	strb	r2, [r3, #0]
    char cmd[32];   // enough space for command
    int len = snprintf(cmd, sizeof(cmd), "AT+BAT %u\r\n", battery_level);
 8000d46:	1cfb      	adds	r3, r7, #3
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	4a22      	ldr	r2, [pc, #136]	@ (8000dd4 <lorawan_set_battery_level+0x9c>)
 8000d4c:	210c      	movs	r1, #12
 8000d4e:	1878      	adds	r0, r7, r1
 8000d50:	2120      	movs	r1, #32
 8000d52:	f005 ff93 	bl	8006c7c <sniprintf>
 8000d56:	0003      	movs	r3, r0
 8000d58:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (len <= 0 || len >= sizeof(cmd)) {
 8000d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	dd02      	ble.n	8000d66 <lorawan_set_battery_level+0x2e>
 8000d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d62:	2b1f      	cmp	r3, #31
 8000d64:	d902      	bls.n	8000d6c <lorawan_set_battery_level+0x34>
        return -1; // encoding error or buffer too small
 8000d66:	2301      	movs	r3, #1
 8000d68:	425b      	negs	r3, r3
 8000d6a:	e02f      	b.n	8000dcc <lorawan_set_battery_level+0x94>
    }

    // Flush / clear UART
    HAL_UART_AbortReceive(huart);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f005 f8e8 	bl	8005f44 <HAL_UART_AbortReceive>
    __HAL_UART_FLUSH_DRREGISTER(huart);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	699a      	ldr	r2, [r3, #24]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2108      	movs	r1, #8
 8000d80:	430a      	orrs	r2, r1
 8000d82:	619a      	str	r2, [r3, #24]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	699a      	ldr	r2, [r3, #24]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2110      	movs	r1, #16
 8000d90:	430a      	orrs	r2, r1
 8000d92:	619a      	str	r2, [r3, #24]
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2210      	movs	r2, #16
 8000d9a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FLAG(huart,
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	220f      	movs	r2, #15
 8000da2:	621a      	str	r2, [r3, #32]
        UART_CLEAR_OREF | UART_CLEAR_FEF | UART_CLEAR_PEF | UART_CLEAR_NEF);

    // Transmit command
    if (HAL_UART_Transmit(huart, (uint8_t*)cmd, (uint16_t)len, 300) != HAL_OK) {
 8000da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	2396      	movs	r3, #150	@ 0x96
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	210c      	movs	r1, #12
 8000dae:	1879      	adds	r1, r7, r1
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f004 ff41 	bl	8005c38 <HAL_UART_Transmit>
 8000db6:	1e03      	subs	r3, r0, #0
 8000db8:	d002      	beq.n	8000dc0 <lorawan_set_battery_level+0x88>
        return -2; // TX error
 8000dba:	2302      	movs	r3, #2
 8000dbc:	425b      	negs	r3, r3
 8000dbe:	e005      	b.n	8000dcc <lorawan_set_battery_level+0x94>
    }

    HAL_Delay(300);
 8000dc0:	2396      	movs	r3, #150	@ 0x96
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f001 fba9 	bl	800251c <HAL_Delay>
    return 0; // success
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b00c      	add	sp, #48	@ 0x30
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	0800767c 	.word	0x0800767c

08000dd8 <LoRaWAN_SendHex>:




void LoRaWAN_SendHex(const uint8_t *payload, size_t length)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	@ 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
    static const char HEX[16] = "0123456789ABCDEF";
    static const char prefix[] = "AT+SEND \"";
    static const char suffix[] = "\"\r\n";

    if (!payload || length == 0) return;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d100      	bne.n	8000dea <LoRaWAN_SendHex+0x12>
 8000de8:	e07c      	b.n	8000ee4 <LoRaWAN_SendHex+0x10c>
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d100      	bne.n	8000df2 <LoRaWAN_SendHex+0x1a>
 8000df0:	e078      	b.n	8000ee4 <LoRaWAN_SendHex+0x10c>

    // Max wire size = len*2 hex + 8(prefix) + 3(suffix)
    // 242B -> 484 + 11 = 495 bytes fits in 512
    static uint8_t txbuf[512];

    const size_t prefix_len = sizeof(prefix) - 1;
 8000df2:	2309      	movs	r3, #9
 8000df4:	617b      	str	r3, [r7, #20]
    const size_t suffix_len = sizeof(suffix) - 1;
 8000df6:	2303      	movs	r3, #3
 8000df8:	613b      	str	r3, [r7, #16]
    const size_t need = prefix_len + (length * 2u) + suffix_len;
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	005a      	lsls	r2, r3, #1
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	18d3      	adds	r3, r2, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	18d3      	adds	r3, r2, r3
 8000e06:	60fb      	str	r3, [r7, #12]

    if (need > sizeof(txbuf)) {
 8000e08:	68fa      	ldr	r2, [r7, #12]
 8000e0a:	2380      	movs	r3, #128	@ 0x80
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d86a      	bhi.n	8000ee8 <LoRaWAN_SendHex+0x110>
        // Payload too large for our static buffer; don't send a truncated command
        return;
    }

    size_t idx = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	627b      	str	r3, [r7, #36]	@ 0x24

    // Copy prefix
    for (size_t i = 0; i < prefix_len; ++i) txbuf[idx++] = (uint8_t)prefix[i];
 8000e16:	2300      	movs	r3, #0
 8000e18:	623b      	str	r3, [r7, #32]
 8000e1a:	e00b      	b.n	8000e34 <LoRaWAN_SendHex+0x5c>
 8000e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	627a      	str	r2, [r7, #36]	@ 0x24
 8000e22:	4933      	ldr	r1, [pc, #204]	@ (8000ef0 <LoRaWAN_SendHex+0x118>)
 8000e24:	6a3a      	ldr	r2, [r7, #32]
 8000e26:	188a      	adds	r2, r1, r2
 8000e28:	7811      	ldrb	r1, [r2, #0]
 8000e2a:	4a32      	ldr	r2, [pc, #200]	@ (8000ef4 <LoRaWAN_SendHex+0x11c>)
 8000e2c:	54d1      	strb	r1, [r2, r3]
 8000e2e:	6a3b      	ldr	r3, [r7, #32]
 8000e30:	3301      	adds	r3, #1
 8000e32:	623b      	str	r3, [r7, #32]
 8000e34:	6a3a      	ldr	r2, [r7, #32]
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d3ef      	bcc.n	8000e1c <LoRaWAN_SendHex+0x44>

    // Hex-encode payload
    for (size_t i = 0; i < length; ++i) {
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	61fb      	str	r3, [r7, #28]
 8000e40:	e020      	b.n	8000e84 <LoRaWAN_SendHex+0xac>
        uint8_t b = payload[i];
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	18d2      	adds	r2, r2, r3
 8000e48:	200b      	movs	r0, #11
 8000e4a:	183b      	adds	r3, r7, r0
 8000e4c:	7812      	ldrb	r2, [r2, #0]
 8000e4e:	701a      	strb	r2, [r3, #0]
        txbuf[idx++] = (uint8_t)HEX[b >> 4];
 8000e50:	183b      	adds	r3, r7, r0
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	091b      	lsrs	r3, r3, #4
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	0019      	movs	r1, r3
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5c:	1c5a      	adds	r2, r3, #1
 8000e5e:	627a      	str	r2, [r7, #36]	@ 0x24
 8000e60:	4a25      	ldr	r2, [pc, #148]	@ (8000ef8 <LoRaWAN_SendHex+0x120>)
 8000e62:	5c51      	ldrb	r1, [r2, r1]
 8000e64:	4a23      	ldr	r2, [pc, #140]	@ (8000ef4 <LoRaWAN_SendHex+0x11c>)
 8000e66:	54d1      	strb	r1, [r2, r3]
        txbuf[idx++] = (uint8_t)HEX[b & 0x0F];
 8000e68:	183b      	adds	r3, r7, r0
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	220f      	movs	r2, #15
 8000e6e:	401a      	ands	r2, r3
 8000e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e72:	1c59      	adds	r1, r3, #1
 8000e74:	6279      	str	r1, [r7, #36]	@ 0x24
 8000e76:	4920      	ldr	r1, [pc, #128]	@ (8000ef8 <LoRaWAN_SendHex+0x120>)
 8000e78:	5c89      	ldrb	r1, [r1, r2]
 8000e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef4 <LoRaWAN_SendHex+0x11c>)
 8000e7c:	54d1      	strb	r1, [r2, r3]
    for (size_t i = 0; i < length; ++i) {
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3301      	adds	r3, #1
 8000e82:	61fb      	str	r3, [r7, #28]
 8000e84:	69fa      	ldr	r2, [r7, #28]
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d3da      	bcc.n	8000e42 <LoRaWAN_SendHex+0x6a>
    }

    // Copy suffix
    for (size_t i = 0; i < suffix_len; ++i) txbuf[idx++] = (uint8_t)suffix[i];
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61bb      	str	r3, [r7, #24]
 8000e90:	e00b      	b.n	8000eaa <LoRaWAN_SendHex+0xd2>
 8000e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e94:	1c5a      	adds	r2, r3, #1
 8000e96:	627a      	str	r2, [r7, #36]	@ 0x24
 8000e98:	4918      	ldr	r1, [pc, #96]	@ (8000efc <LoRaWAN_SendHex+0x124>)
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	188a      	adds	r2, r1, r2
 8000e9e:	7811      	ldrb	r1, [r2, #0]
 8000ea0:	4a14      	ldr	r2, [pc, #80]	@ (8000ef4 <LoRaWAN_SendHex+0x11c>)
 8000ea2:	54d1      	strb	r1, [r2, r3]
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	61bb      	str	r3, [r7, #24]
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d3ef      	bcc.n	8000e92 <LoRaWAN_SendHex+0xba>

  // dbg_print_u32("SEND:len", (uint32_t)length);
  HAL_UART_Transmit(&huart2, (uint8_t*)"AT\r\n", 4, 300);
 8000eb2:	2396      	movs	r3, #150	@ 0x96
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	4912      	ldr	r1, [pc, #72]	@ (8000f00 <LoRaWAN_SendHex+0x128>)
 8000eb8:	4812      	ldr	r0, [pc, #72]	@ (8000f04 <LoRaWAN_SendHex+0x12c>)
 8000eba:	2204      	movs	r2, #4
 8000ebc:	f004 febc 	bl	8005c38 <HAL_UART_Transmit>
    HAL_Delay(300);
 8000ec0:	2396      	movs	r3, #150	@ 0x96
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f001 fb29 	bl	800251c <HAL_Delay>
    // Exactly one TX
  HAL_UART_Transmit(&huart2, txbuf, (uint16_t)idx, 300);
 8000eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	2396      	movs	r3, #150	@ 0x96
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	4908      	ldr	r1, [pc, #32]	@ (8000ef4 <LoRaWAN_SendHex+0x11c>)
 8000ed4:	480b      	ldr	r0, [pc, #44]	@ (8000f04 <LoRaWAN_SendHex+0x12c>)
 8000ed6:	f004 feaf 	bl	8005c38 <HAL_UART_Transmit>
  dbg_print_line("SEND:done");
 8000eda:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <LoRaWAN_SendHex+0x130>)
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff fdff 	bl	8000ae0 <dbg_print_line>
 8000ee2:	e002      	b.n	8000eea <LoRaWAN_SendHex+0x112>
    if (!payload || length == 0) return;
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	e000      	b.n	8000eea <LoRaWAN_SendHex+0x112>
        return;
 8000ee8:	46c0      	nop			@ (mov r8, r8)
}
 8000eea:	46bd      	mov	sp, r7
 8000eec:	b00a      	add	sp, #40	@ 0x28
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	080076e4 	.word	0x080076e4
 8000ef4:	20000268 	.word	0x20000268
 8000ef8:	080076f0 	.word	0x080076f0
 8000efc:	08007700 	.word	0x08007700
 8000f00:	08007608 	.word	0x08007608
 8000f04:	200001d8 	.word	0x200001d8
 8000f08:	08007688 	.word	0x08007688

08000f0c <LoRaWAN_SendError>:

void LoRaWAN_SendError(uint8_t error)
{
 8000f0c:	b590      	push	{r4, r7, lr}
 8000f0e:	b08d      	sub	sp, #52	@ 0x34
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	0002      	movs	r2, r0
 8000f14:	1dfb      	adds	r3, r7, #7
 8000f16:	701a      	strb	r2, [r3, #0]
    char cmd[32];

    // "AT" keep-alive
    HAL_UART_Transmit(&huart2, (uint8_t*)"AT\r\n", 4, 300);
 8000f18:	2396      	movs	r3, #150	@ 0x96
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	491e      	ldr	r1, [pc, #120]	@ (8000f98 <LoRaWAN_SendError+0x8c>)
 8000f1e:	481f      	ldr	r0, [pc, #124]	@ (8000f9c <LoRaWAN_SendError+0x90>)
 8000f20:	2204      	movs	r2, #4
 8000f22:	f004 fe89 	bl	8005c38 <HAL_UART_Transmit>
    HAL_Delay(300);
 8000f26:	2396      	movs	r3, #150	@ 0x96
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f001 faf6 	bl	800251c <HAL_Delay>

    // Set port to 10
    HAL_UART_Transmit(&huart2, (uint8_t*)"ATS 629=10\r\n", 12, 300);
 8000f30:	2396      	movs	r3, #150	@ 0x96
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	491a      	ldr	r1, [pc, #104]	@ (8000fa0 <LoRaWAN_SendError+0x94>)
 8000f36:	4819      	ldr	r0, [pc, #100]	@ (8000f9c <LoRaWAN_SendError+0x90>)
 8000f38:	220c      	movs	r2, #12
 8000f3a:	f004 fe7d 	bl	8005c38 <HAL_UART_Transmit>
    HAL_Delay(300);
 8000f3e:	2396      	movs	r3, #150	@ 0x96
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	0018      	movs	r0, r3
 8000f44:	f001 faea 	bl	800251c <HAL_Delay>

    // Build the send command, e.g. AT+SEND "01"\r\n
    int len = snprintf(cmd, sizeof(cmd), "AT+SEND \"%02u\"\r\n", error);
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4a15      	ldr	r2, [pc, #84]	@ (8000fa4 <LoRaWAN_SendError+0x98>)
 8000f4e:	240c      	movs	r4, #12
 8000f50:	1938      	adds	r0, r7, r4
 8000f52:	2120      	movs	r1, #32
 8000f54:	f005 fe92 	bl	8006c7c <sniprintf>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (len > 0 && len < (int)sizeof(cmd)) {
 8000f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	dd0a      	ble.n	8000f78 <LoRaWAN_SendError+0x6c>
 8000f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f64:	2b1f      	cmp	r3, #31
 8000f66:	dc07      	bgt.n	8000f78 <LoRaWAN_SendError+0x6c>
        HAL_UART_Transmit(&huart2, (uint8_t*)cmd, (uint16_t)len, 300);
 8000f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	2396      	movs	r3, #150	@ 0x96
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	1939      	adds	r1, r7, r4
 8000f72:	480a      	ldr	r0, [pc, #40]	@ (8000f9c <LoRaWAN_SendError+0x90>)
 8000f74:	f004 fe60 	bl	8005c38 <HAL_UART_Transmit>
    }

    // Restore port back to 1
    HAL_UART_Transmit(&huart2, (uint8_t*)"ATS 629=1\r\n", 11, 300);
 8000f78:	2396      	movs	r3, #150	@ 0x96
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	490a      	ldr	r1, [pc, #40]	@ (8000fa8 <LoRaWAN_SendError+0x9c>)
 8000f7e:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <LoRaWAN_SendError+0x90>)
 8000f80:	220b      	movs	r2, #11
 8000f82:	f004 fe59 	bl	8005c38 <HAL_UART_Transmit>
    HAL_Delay(300);
 8000f86:	2396      	movs	r3, #150	@ 0x96
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f001 fac6 	bl	800251c <HAL_Delay>
}
 8000f90:	46c0      	nop			@ (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b00d      	add	sp, #52	@ 0x34
 8000f96:	bd90      	pop	{r4, r7, pc}
 8000f98:	08007608 	.word	0x08007608
 8000f9c:	200001d8 	.word	0x200001d8
 8000fa0:	08007694 	.word	0x08007694
 8000fa4:	080076a4 	.word	0x080076a4
 8000fa8:	080076b8 	.word	0x080076b8

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b5b0      	push	{r4, r5, r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb2:	f001 fa43 	bl	800243c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb6:	f000 f8fb 	bl	80011b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fba:	f000 fabb 	bl	8001534 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fbe:	f000 fa89 	bl	80014d4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000fc2:	f000 fa53 	bl	800146c <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000fc6:	f000 fa1d 	bl	8001404 <MX_RTC_Init>
  MX_I2C1_Init();
 8000fca:	f000 f9db 	bl	8001384 <MX_I2C1_Init>
  MX_ADC_Init();
 8000fce:	f000 f975 	bl	80012bc <MX_ADC_Init>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd2:	b672      	cpsid	i
}
 8000fd4:	46c0      	nop			@ (mov r8, r8)

    /* USER CODE BEGIN 3 */

	  uint16_t ticks;
	  __disable_irq();
	  ticks = wakeup_counter;
 8000fd6:	2116      	movs	r1, #22
 8000fd8:	187b      	adds	r3, r7, r1
 8000fda:	4a69      	ldr	r2, [pc, #420]	@ (8001180 <main+0x1d4>)
 8000fdc:	8812      	ldrh	r2, [r2, #0]
 8000fde:	801a      	strh	r2, [r3, #0]
	  wakeup_counter = 0;
 8000fe0:	4b67      	ldr	r3, [pc, #412]	@ (8001180 <main+0x1d4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000fe6:	b662      	cpsie	i
}
 8000fe8:	46c0      	nop			@ (mov r8, r8)
	  __enable_irq();

	  wakes_accum += ticks;
 8000fea:	4b66      	ldr	r3, [pc, #408]	@ (8001184 <main+0x1d8>)
 8000fec:	881a      	ldrh	r2, [r3, #0]
 8000fee:	187b      	adds	r3, r7, r1
 8000ff0:	881b      	ldrh	r3, [r3, #0]
 8000ff2:	18d3      	adds	r3, r2, r3
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	4b63      	ldr	r3, [pc, #396]	@ (8001184 <main+0x1d8>)
 8000ff8:	801a      	strh	r2, [r3, #0]

	  // dbg_print_u32("Loop:wakes_accum", wakes_accum);
	  // dbg_print_u32("Loop:WAKEUPS_PER_CYCLE", WAKEUPS_PER_CYCLE);

	  bool do_transmit = first_run || (wakes_accum >= WAKEUPS_PER_CYCLE);
 8000ffa:	4b63      	ldr	r3, [pc, #396]	@ (8001188 <main+0x1dc>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d104      	bne.n	800100c <main+0x60>
 8001002:	4b60      	ldr	r3, [pc, #384]	@ (8001184 <main+0x1d8>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	2214      	movs	r2, #20
 8001008:	4293      	cmp	r3, r2
 800100a:	d301      	bcc.n	8001010 <main+0x64>
 800100c:	2201      	movs	r2, #1
 800100e:	e000      	b.n	8001012 <main+0x66>
 8001010:	2200      	movs	r2, #0
 8001012:	2315      	movs	r3, #21
 8001014:	18fb      	adds	r3, r7, r3
 8001016:	701a      	strb	r2, [r3, #0]
 8001018:	781a      	ldrb	r2, [r3, #0]
 800101a:	2101      	movs	r1, #1
 800101c:	400a      	ands	r2, r1
 800101e:	701a      	strb	r2, [r3, #0]
  
  // Verify UART is ready after wake-up
  if (!verify_uart_ready(&huart1) || !verify_uart_ready(&huart2)) {
 8001020:	4b5a      	ldr	r3, [pc, #360]	@ (800118c <main+0x1e0>)
 8001022:	0018      	movs	r0, r3
 8001024:	f7ff fd24 	bl	8000a70 <verify_uart_ready>
 8001028:	0003      	movs	r3, r0
 800102a:	001a      	movs	r2, r3
 800102c:	2301      	movs	r3, #1
 800102e:	4053      	eors	r3, r2
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	d10a      	bne.n	800104c <main+0xa0>
 8001036:	4b56      	ldr	r3, [pc, #344]	@ (8001190 <main+0x1e4>)
 8001038:	0018      	movs	r0, r3
 800103a:	f7ff fd19 	bl	8000a70 <verify_uart_ready>
 800103e:	0003      	movs	r3, r0
 8001040:	001a      	movs	r2, r3
 8001042:	2301      	movs	r3, #1
 8001044:	4053      	eors	r3, r2
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <main+0xa8>
    dbg_print_line("UART:reinit_failed");
 800104c:	4b51      	ldr	r3, [pc, #324]	@ (8001194 <main+0x1e8>)
 800104e:	0018      	movs	r0, r3
 8001050:	f7ff fd46 	bl	8000ae0 <dbg_print_line>
    // Additional recovery could be added here if needed
  }
  
  if (!do_transmit) { dbg_print_line("Loop:no_tx"); }
 8001054:	2315      	movs	r3, #21
 8001056:	18fb      	adds	r3, r7, r3
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2201      	movs	r2, #1
 800105c:	4053      	eors	r3, r2
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <main+0xc0>
 8001064:	4b4c      	ldr	r3, [pc, #304]	@ (8001198 <main+0x1ec>)
 8001066:	0018      	movs	r0, r3
 8001068:	f7ff fd3a 	bl	8000ae0 <dbg_print_line>
  if (do_transmit)
 800106c:	2315      	movs	r3, #21
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d100      	bne.n	8001078 <main+0xcc>
 8001076:	e07f      	b.n	8001178 <main+0x1cc>
  {
    wakeup_counter = 0;   // reset for next cycle
 8001078:	4b41      	ldr	r3, [pc, #260]	@ (8001180 <main+0x1d4>)
 800107a:	2200      	movs	r2, #0
 800107c:	801a      	strh	r2, [r3, #0]
    wakes_accum = 0;
 800107e:	4b41      	ldr	r3, [pc, #260]	@ (8001184 <main+0x1d8>)
 8001080:	2200      	movs	r2, #0
 8001082:	801a      	strh	r2, [r3, #0]
    first_run = false;
 8001084:	4b40      	ldr	r3, [pc, #256]	@ (8001188 <main+0x1dc>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
    // dbg_print_u32("Loop:WAKEUPS_PER_CYCLE", WAKEUPS_PER_CYCLE);
    if (is_connected == 0)
 800108a:	4b44      	ldr	r3, [pc, #272]	@ (800119c <main+0x1f0>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d103      	bne.n	800109a <main+0xee>
    {
      join(&huart2);
 8001092:	4b3f      	ldr	r3, [pc, #252]	@ (8001190 <main+0x1e4>)
 8001094:	0018      	movs	r0, r3
 8001096:	f7ff fd75 	bl	8000b84 <join>
    }
    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 800109a:	4b41      	ldr	r3, [pc, #260]	@ (80011a0 <main+0x1f4>)
 800109c:	2201      	movs	r2, #1
 800109e:	2120      	movs	r1, #32
 80010a0:	0018      	movs	r0, r3
 80010a2:	f002 faad 	bl	8003600 <HAL_GPIO_WritePin>
    HAL_Delay(1000); // sensor power-up and stabilization
 80010a6:	23fa      	movs	r3, #250	@ 0xfa
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	0018      	movs	r0, r3
 80010ac:	f001 fa36 	bl	800251c <HAL_Delay>
    scan_i2c_bus();
 80010b0:	f000 fe34 	bl	8001d1c <scan_i2c_bus>
    bool i2c_success = sensor_init_and_read();
 80010b4:	2514      	movs	r5, #20
 80010b6:	197c      	adds	r4, r7, r5
 80010b8:	f000 fe58 	bl	8001d6c <sensor_init_and_read>
 80010bc:	0003      	movs	r3, r0
 80010be:	7023      	strb	r3, [r4, #0]
    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 80010c0:	4b37      	ldr	r3, [pc, #220]	@ (80011a0 <main+0x1f4>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	2120      	movs	r1, #32
 80010c6:	0018      	movs	r0, r3
 80010c8:	f002 fa9a 	bl	8003600 <HAL_GPIO_WritePin>
    if (i2c_success)
 80010cc:	197b      	adds	r3, r7, r5
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d048      	beq.n	8001166 <main+0x1ba>
    {
      HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin|I2C_ENABLE_Pin, GPIO_PIN_SET);
 80010d4:	4b32      	ldr	r3, [pc, #200]	@ (80011a0 <main+0x1f4>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	2121      	movs	r1, #33	@ 0x21
 80010da:	0018      	movs	r0, r3
 80010dc:	f002 fa90 	bl	8003600 <HAL_GPIO_WritePin>
      HAL_Delay(300);
 80010e0:	2396      	movs	r3, #150	@ 0x96
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	0018      	movs	r0, r3
 80010e6:	f001 fa19 	bl	800251c <HAL_Delay>
      int aproxBatteryTemp_c = ((calculated_temp - 55) / 10);
 80010ea:	4b2e      	ldr	r3, [pc, #184]	@ (80011a4 <main+0x1f8>)
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	3b37      	subs	r3, #55	@ 0x37
 80010f0:	210a      	movs	r1, #10
 80010f2:	0018      	movs	r0, r3
 80010f4:	f7ff f8a4 	bl	8000240 <__divsi3>
 80010f8:	0003      	movs	r3, r0
 80010fa:	60fb      	str	r3, [r7, #12]
      uint8_t battery = vbat_measure_and_encode(&hadc, ADC_CHANNEL_0, aproxBatteryTemp_c, /*external_power_present=*/false);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	b21a      	sxth	r2, r3
 8001100:	250b      	movs	r5, #11
 8001102:	197c      	adds	r4, r7, r5
 8001104:	4828      	ldr	r0, [pc, #160]	@ (80011a8 <main+0x1fc>)
 8001106:	2300      	movs	r3, #0
 8001108:	2101      	movs	r1, #1
 800110a:	f7ff fc87 	bl	8000a1c <vbat_measure_and_encode>
 800110e:	0003      	movs	r3, r0
 8001110:	7023      	strb	r3, [r4, #0]
      HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin|I2C_ENABLE_Pin, GPIO_PIN_RESET);
 8001112:	4b23      	ldr	r3, [pc, #140]	@ (80011a0 <main+0x1f4>)
 8001114:	2200      	movs	r2, #0
 8001116:	2121      	movs	r1, #33	@ 0x21
 8001118:	0018      	movs	r0, r3
 800111a:	f002 fa71 	bl	8003600 <HAL_GPIO_WritePin>
      lorawan_set_battery_level(&huart2, battery);
 800111e:	197b      	adds	r3, r7, r5
 8001120:	781a      	ldrb	r2, [r3, #0]
 8001122:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <main+0x1e4>)
 8001124:	0011      	movs	r1, r2
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff fe06 	bl	8000d38 <lorawan_set_battery_level>

      uint8_t payload[5] = {0};
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	0018      	movs	r0, r3
 8001130:	2305      	movs	r3, #5
 8001132:	001a      	movs	r2, r3
 8001134:	2100      	movs	r1, #0
 8001136:	f005 fdd7 	bl	8006ce8 <memset>
      payload[0] = (uint8_t)(calculated_temp >> 8);
 800113a:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <main+0x1f8>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	0a1b      	lsrs	r3, r3, #8
 8001140:	b29b      	uxth	r3, r3
 8001142:	b2da      	uxtb	r2, r3
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	701a      	strb	r2, [r3, #0]
      payload[1] = (uint8_t)(calculated_temp & 0xFF);
 8001148:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <main+0x1f8>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	b2da      	uxtb	r2, r3
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	705a      	strb	r2, [r3, #1]
      payload[2] = calculated_hum;
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <main+0x200>)
 8001154:	781a      	ldrb	r2, [r3, #0]
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	709a      	strb	r2, [r3, #2]
      LoRaWAN_SendHex(payload, 3);
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	2103      	movs	r1, #3
 800115e:	0018      	movs	r0, r3
 8001160:	f7ff fe3a 	bl	8000dd8 <LoRaWAN_SendHex>
 8001164:	e008      	b.n	8001178 <main+0x1cc>
    }
    else
    {
    	// We FAILED to get a good reading for whatever reason
    	// We need to specify why soon...
    	uint8_t errorCode = 1;
 8001166:	2113      	movs	r1, #19
 8001168:	187b      	adds	r3, r7, r1
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
    	LoRaWAN_SendError(errorCode);
 800116e:	187b      	adds	r3, r7, r1
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	0018      	movs	r0, r3
 8001174:	f7ff feca 	bl	8000f0c <LoRaWAN_SendError>
    }
  }
  // Always go back to deep sleep to allow next RTC wake
  EnterDeepSleepMode();
 8001178:	f000 fb10 	bl	800179c <EnterDeepSleepMode>
  {
 800117c:	e729      	b.n	8000fd2 <main+0x26>
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	20000264 	.word	0x20000264
 8001184:	20000266 	.word	0x20000266
 8001188:	20000000 	.word	0x20000000
 800118c:	20000150 	.word	0x20000150
 8001190:	200001d8 	.word	0x200001d8
 8001194:	080076c4 	.word	0x080076c4
 8001198:	080076d8 	.word	0x080076d8
 800119c:	20000260 	.word	0x20000260
 80011a0:	50000400 	.word	0x50000400
 80011a4:	20000476 	.word	0x20000476
 80011a8:	2000007c 	.word	0x2000007c
 80011ac:	20000478 	.word	0x20000478

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b590      	push	{r4, r7, lr}
 80011b2:	b09f      	sub	sp, #124	@ 0x7c
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	2440      	movs	r4, #64	@ 0x40
 80011b8:	193b      	adds	r3, r7, r4
 80011ba:	0018      	movs	r0, r3
 80011bc:	2338      	movs	r3, #56	@ 0x38
 80011be:	001a      	movs	r2, r3
 80011c0:	2100      	movs	r1, #0
 80011c2:	f005 fd91 	bl	8006ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c6:	232c      	movs	r3, #44	@ 0x2c
 80011c8:	18fb      	adds	r3, r7, r3
 80011ca:	0018      	movs	r0, r3
 80011cc:	2314      	movs	r3, #20
 80011ce:	001a      	movs	r2, r3
 80011d0:	2100      	movs	r1, #0
 80011d2:	f005 fd89 	bl	8006ce8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	0018      	movs	r0, r3
 80011da:	2328      	movs	r3, #40	@ 0x28
 80011dc:	001a      	movs	r2, r3
 80011de:	2100      	movs	r1, #0
 80011e0:	f005 fd82 	bl	8006ce8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e4:	4b32      	ldr	r3, [pc, #200]	@ (80012b0 <SystemClock_Config+0x100>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a32      	ldr	r2, [pc, #200]	@ (80012b4 <SystemClock_Config+0x104>)
 80011ea:	401a      	ands	r2, r3
 80011ec:	4b30      	ldr	r3, [pc, #192]	@ (80012b0 <SystemClock_Config+0x100>)
 80011ee:	2180      	movs	r1, #128	@ 0x80
 80011f0:	0109      	lsls	r1, r1, #4
 80011f2:	430a      	orrs	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011f6:	f003 f991 	bl	800451c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80011fa:	4b2f      	ldr	r3, [pc, #188]	@ (80012b8 <SystemClock_Config+0x108>)
 80011fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80011fe:	4b2e      	ldr	r3, [pc, #184]	@ (80012b8 <SystemClock_Config+0x108>)
 8001200:	492c      	ldr	r1, [pc, #176]	@ (80012b4 <SystemClock_Config+0x104>)
 8001202:	400a      	ands	r2, r1
 8001204:	651a      	str	r2, [r3, #80]	@ 0x50

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001206:	193b      	adds	r3, r7, r4
 8001208:	2214      	movs	r2, #20
 800120a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2280      	movs	r2, #128	@ 0x80
 8001210:	0052      	lsls	r2, r2, #1
 8001212:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001214:	0021      	movs	r1, r4
 8001216:	187b      	adds	r3, r7, r1
 8001218:	2201      	movs	r2, #1
 800121a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800121c:	187b      	adds	r3, r7, r1
 800121e:	2200      	movs	r2, #0
 8001220:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001222:	187b      	adds	r3, r7, r1
 8001224:	22a0      	movs	r2, #160	@ 0xa0
 8001226:	0212      	lsls	r2, r2, #8
 8001228:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2200      	movs	r2, #0
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001230:	187b      	adds	r3, r7, r1
 8001232:	0018      	movs	r0, r3
 8001234:	f003 fa4c 	bl	80046d0 <HAL_RCC_OscConfig>
 8001238:	1e03      	subs	r3, r0, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800123c:	f000 fb48 	bl	80018d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001240:	212c      	movs	r1, #44	@ 0x2c
 8001242:	187b      	adds	r3, r7, r1
 8001244:	220f      	movs	r2, #15
 8001246:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2200      	movs	r2, #0
 800124c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001254:	187b      	adds	r3, r7, r1
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125a:	187b      	adds	r3, r7, r1
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001260:	187b      	adds	r3, r7, r1
 8001262:	2100      	movs	r1, #0
 8001264:	0018      	movs	r0, r3
 8001266:	f003 fe07 	bl	8004e78 <HAL_RCC_ClockConfig>
 800126a:	1e03      	subs	r3, r0, #0
 800126c:	d001      	beq.n	8001272 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800126e:	f000 fb2f 	bl	80018d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	222b      	movs	r2, #43	@ 0x2b
 8001276:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	2280      	movs	r2, #128	@ 0x80
 800128e:	0252      	lsls	r2, r2, #9
 8001290:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	0018      	movs	r0, r3
 8001296:	f003 fff3 	bl	8005280 <HAL_RCCEx_PeriphCLKConfig>
 800129a:	1e03      	subs	r3, r0, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800129e:	f000 fb17 	bl	80018d0 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCCEx_EnableLSECSS();
 80012a2:	f004 f98b 	bl	80055bc <HAL_RCCEx_EnableLSECSS>
}
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	46bd      	mov	sp, r7
 80012aa:	b01f      	add	sp, #124	@ 0x7c
 80012ac:	bd90      	pop	{r4, r7, pc}
 80012ae:	46c0      	nop			@ (mov r8, r8)
 80012b0:	40007000 	.word	0x40007000
 80012b4:	ffffe7ff 	.word	0xffffe7ff
 80012b8:	40021000 	.word	0x40021000

080012bc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012c2:	003b      	movs	r3, r7
 80012c4:	0018      	movs	r0, r3
 80012c6:	2308      	movs	r3, #8
 80012c8:	001a      	movs	r2, r3
 80012ca:	2100      	movs	r1, #0
 80012cc:	f005 fd0c 	bl	8006ce8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80012d0:	4b2a      	ldr	r3, [pc, #168]	@ (800137c <MX_ADC_Init+0xc0>)
 80012d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001380 <MX_ADC_Init+0xc4>)
 80012d4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80012d6:	4b29      	ldr	r3, [pc, #164]	@ (800137c <MX_ADC_Init+0xc0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80012dc:	4b27      	ldr	r3, [pc, #156]	@ (800137c <MX_ADC_Init+0xc0>)
 80012de:	22c0      	movs	r2, #192	@ 0xc0
 80012e0:	0612      	lsls	r2, r2, #24
 80012e2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80012e4:	4b25      	ldr	r3, [pc, #148]	@ (800137c <MX_ADC_Init+0xc0>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80012ea:	4b24      	ldr	r3, [pc, #144]	@ (800137c <MX_ADC_Init+0xc0>)
 80012ec:	2207      	movs	r2, #7
 80012ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80012f0:	4b22      	ldr	r3, [pc, #136]	@ (800137c <MX_ADC_Init+0xc0>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f6:	4b21      	ldr	r3, [pc, #132]	@ (800137c <MX_ADC_Init+0xc0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80012fc:	4b1f      	ldr	r3, [pc, #124]	@ (800137c <MX_ADC_Init+0xc0>)
 80012fe:	2220      	movs	r2, #32
 8001300:	2100      	movs	r1, #0
 8001302:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001304:	4b1d      	ldr	r3, [pc, #116]	@ (800137c <MX_ADC_Init+0xc0>)
 8001306:	2221      	movs	r2, #33	@ 0x21
 8001308:	2100      	movs	r1, #0
 800130a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800130c:	4b1b      	ldr	r3, [pc, #108]	@ (800137c <MX_ADC_Init+0xc0>)
 800130e:	2200      	movs	r2, #0
 8001310:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001312:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <MX_ADC_Init+0xc0>)
 8001314:	22c2      	movs	r2, #194	@ 0xc2
 8001316:	32ff      	adds	r2, #255	@ 0xff
 8001318:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800131a:	4b18      	ldr	r3, [pc, #96]	@ (800137c <MX_ADC_Init+0xc0>)
 800131c:	222c      	movs	r2, #44	@ 0x2c
 800131e:	2100      	movs	r1, #0
 8001320:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001322:	4b16      	ldr	r3, [pc, #88]	@ (800137c <MX_ADC_Init+0xc0>)
 8001324:	2204      	movs	r2, #4
 8001326:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001328:	4b14      	ldr	r3, [pc, #80]	@ (800137c <MX_ADC_Init+0xc0>)
 800132a:	2200      	movs	r2, #0
 800132c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <MX_ADC_Init+0xc0>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8001334:	4b11      	ldr	r3, [pc, #68]	@ (800137c <MX_ADC_Init+0xc0>)
 8001336:	2201      	movs	r2, #1
 8001338:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800133a:	4b10      	ldr	r3, [pc, #64]	@ (800137c <MX_ADC_Init+0xc0>)
 800133c:	2200      	movs	r2, #0
 800133e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001340:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <MX_ADC_Init+0xc0>)
 8001342:	0018      	movs	r0, r3
 8001344:	f001 f932 	bl	80025ac <HAL_ADC_Init>
 8001348:	1e03      	subs	r3, r0, #0
 800134a:	d001      	beq.n	8001350 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800134c:	f000 fac0 	bl	80018d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001350:	003b      	movs	r3, r7
 8001352:	2201      	movs	r2, #1
 8001354:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001356:	003b      	movs	r3, r7
 8001358:	2280      	movs	r2, #128	@ 0x80
 800135a:	0152      	lsls	r2, r2, #5
 800135c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800135e:	003a      	movs	r2, r7
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <MX_ADC_Init+0xc0>)
 8001362:	0011      	movs	r1, r2
 8001364:	0018      	movs	r0, r3
 8001366:	f001 fbd1 	bl	8002b0c <HAL_ADC_ConfigChannel>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d001      	beq.n	8001372 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800136e:	f000 faaf 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	46bd      	mov	sp, r7
 8001376:	b002      	add	sp, #8
 8001378:	bd80      	pop	{r7, pc}
 800137a:	46c0      	nop			@ (mov r8, r8)
 800137c:	2000007c 	.word	0x2000007c
 8001380:	40012400 	.word	0x40012400

08001384 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001388:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <MX_I2C1_Init+0x78>)
 800138a:	4a1d      	ldr	r2, [pc, #116]	@ (8001400 <MX_I2C1_Init+0x7c>)
 800138c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 800138e:	4b1b      	ldr	r3, [pc, #108]	@ (80013fc <MX_I2C1_Init+0x78>)
 8001390:	22c1      	movs	r2, #193	@ 0xc1
 8001392:	00d2      	lsls	r2, r2, #3
 8001394:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001396:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <MX_I2C1_Init+0x78>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800139c:	4b17      	ldr	r3, [pc, #92]	@ (80013fc <MX_I2C1_Init+0x78>)
 800139e:	2201      	movs	r2, #1
 80013a0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a2:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013a8:	4b14      	ldr	r3, [pc, #80]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013ae:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013b4:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013bc:	2200      	movs	r2, #0
 80013be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013c0:	4b0e      	ldr	r3, [pc, #56]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013c2:	0018      	movs	r0, r3
 80013c4:	f002 f93a 	bl	800363c <HAL_I2C_Init>
 80013c8:	1e03      	subs	r3, r0, #0
 80013ca:	d001      	beq.n	80013d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013cc:	f000 fa80 	bl	80018d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013d0:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013d2:	2100      	movs	r1, #0
 80013d4:	0018      	movs	r0, r3
 80013d6:	f003 f809 	bl	80043ec <HAL_I2CEx_ConfigAnalogFilter>
 80013da:	1e03      	subs	r3, r0, #0
 80013dc:	d001      	beq.n	80013e2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80013de:	f000 fa77 	bl	80018d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <MX_I2C1_Init+0x78>)
 80013e4:	2100      	movs	r1, #0
 80013e6:	0018      	movs	r0, r3
 80013e8:	f003 f84c 	bl	8004484 <HAL_I2CEx_ConfigDigitalFilter>
 80013ec:	1e03      	subs	r3, r0, #0
 80013ee:	d001      	beq.n	80013f4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80013f0:	f000 fa6e 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013f4:	46c0      	nop			@ (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	200000d8 	.word	0x200000d8
 8001400:	40005400 	.word	0x40005400

08001404 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001408:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_RTC_Init+0x60>)
 800140a:	4a17      	ldr	r2, [pc, #92]	@ (8001468 <MX_RTC_Init+0x64>)
 800140c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <MX_RTC_Init+0x60>)
 8001410:	2200      	movs	r2, #0
 8001412:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001414:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <MX_RTC_Init+0x60>)
 8001416:	227f      	movs	r2, #127	@ 0x7f
 8001418:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_RTC_Init+0x60>)
 800141c:	22ff      	movs	r2, #255	@ 0xff
 800141e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001420:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <MX_RTC_Init+0x60>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001426:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_RTC_Init+0x60>)
 8001428:	2200      	movs	r2, #0
 800142a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800142c:	4b0d      	ldr	r3, [pc, #52]	@ (8001464 <MX_RTC_Init+0x60>)
 800142e:	2200      	movs	r2, #0
 8001430:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_RTC_Init+0x60>)
 8001434:	2200      	movs	r2, #0
 8001436:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001438:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <MX_RTC_Init+0x60>)
 800143a:	0018      	movs	r0, r3
 800143c:	f004 f8cc 	bl	80055d8 <HAL_RTC_Init>
 8001440:	1e03      	subs	r3, r0, #0
 8001442:	d001      	beq.n	8001448 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8001444:	f000 fa44 	bl	80018d0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_RTC_Init+0x60>)
 800144a:	2200      	movs	r2, #0
 800144c:	2100      	movs	r1, #0
 800144e:	0018      	movs	r0, r3
 8001450:	f004 f9f4 	bl	800583c <HAL_RTCEx_SetWakeUpTimer_IT>
 8001454:	1e03      	subs	r3, r0, #0
 8001456:	d001      	beq.n	800145c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001458:	f000 fa3a 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800145c:	46c0      	nop			@ (mov r8, r8)
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	46c0      	nop			@ (mov r8, r8)
 8001464:	2000012c 	.word	0x2000012c
 8001468:	40002800 	.word	0x40002800

0800146c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001470:	4b16      	ldr	r3, [pc, #88]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 8001472:	4a17      	ldr	r2, [pc, #92]	@ (80014d0 <MX_USART1_UART_Init+0x64>)
 8001474:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 8001478:	2296      	movs	r2, #150	@ 0x96
 800147a:	0192      	lsls	r2, r2, #6
 800147c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800147e:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 8001486:	2200      	movs	r2, #0
 8001488:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001490:	4b0e      	ldr	r3, [pc, #56]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 8001492:	220c      	movs	r2, #12
 8001494:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 8001498:	2200      	movs	r2, #0
 800149a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800149c:	4b0b      	ldr	r3, [pc, #44]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 800149e:	2200      	movs	r2, #0
 80014a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014a2:	4b0a      	ldr	r3, [pc, #40]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 80014aa:	2220      	movs	r2, #32
 80014ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 80014b0:	2280      	movs	r2, #128	@ 0x80
 80014b2:	0192      	lsls	r2, r2, #6
 80014b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014b6:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <MX_USART1_UART_Init+0x60>)
 80014b8:	0018      	movs	r0, r3
 80014ba:	f004 fb2b 	bl	8005b14 <HAL_UART_Init>
 80014be:	1e03      	subs	r3, r0, #0
 80014c0:	d001      	beq.n	80014c6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80014c2:	f000 fa05 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014c6:	46c0      	nop			@ (mov r8, r8)
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000150 	.word	0x20000150
 80014d0:	40013800 	.word	0x40013800

080014d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d8:	4b14      	ldr	r3, [pc, #80]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014da:	4a15      	ldr	r2, [pc, #84]	@ (8001530 <MX_USART2_UART_Init+0x5c>)
 80014dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014e0:	2296      	movs	r2, #150	@ 0x96
 80014e2:	0192      	lsls	r2, r2, #6
 80014e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014e6:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014fa:	220c      	movs	r2, #12
 80014fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001506:	2200      	movs	r2, #0
 8001508:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART2_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001516:	4b05      	ldr	r3, [pc, #20]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001518:	0018      	movs	r0, r3
 800151a:	f004 fafb 	bl	8005b14 <HAL_UART_Init>
 800151e:	1e03      	subs	r3, r0, #0
 8001520:	d001      	beq.n	8001526 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001522:	f000 f9d5 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001526:	46c0      	nop			@ (mov r8, r8)
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200001d8 	.word	0x200001d8
 8001530:	40004400 	.word	0x40004400

08001534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001534:	b590      	push	{r4, r7, lr}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	240c      	movs	r4, #12
 800153c:	193b      	adds	r3, r7, r4
 800153e:	0018      	movs	r0, r3
 8001540:	2314      	movs	r3, #20
 8001542:	001a      	movs	r2, r3
 8001544:	2100      	movs	r1, #0
 8001546:	f005 fbcf 	bl	8006ce8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	4b2d      	ldr	r3, [pc, #180]	@ (8001600 <MX_GPIO_Init+0xcc>)
 800154c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800154e:	4b2c      	ldr	r3, [pc, #176]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001550:	2104      	movs	r1, #4
 8001552:	430a      	orrs	r2, r1
 8001554:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001556:	4b2a      	ldr	r3, [pc, #168]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155a:	2204      	movs	r2, #4
 800155c:	4013      	ands	r3, r2
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001562:	4b27      	ldr	r3, [pc, #156]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001566:	4b26      	ldr	r3, [pc, #152]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001568:	2101      	movs	r1, #1
 800156a:	430a      	orrs	r2, r1
 800156c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800156e:	4b24      	ldr	r3, [pc, #144]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001572:	2201      	movs	r2, #1
 8001574:	4013      	ands	r3, r2
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <MX_GPIO_Init+0xcc>)
 800157c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800157e:	4b20      	ldr	r3, [pc, #128]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001580:	2102      	movs	r1, #2
 8001582:	430a      	orrs	r2, r1
 8001584:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001586:	4b1e      	ldr	r3, [pc, #120]	@ (8001600 <MX_GPIO_Init+0xcc>)
 8001588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158a:	2202      	movs	r2, #2
 800158c:	4013      	ands	r3, r2
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG_LED_GPIO_Port, DBG_LED_Pin, GPIO_PIN_RESET);
 8001592:	23a0      	movs	r3, #160	@ 0xa0
 8001594:	05db      	lsls	r3, r3, #23
 8001596:	2200      	movs	r2, #0
 8001598:	2120      	movs	r1, #32
 800159a:	0018      	movs	r0, r3
 800159c:	f002 f830 	bl	8003600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin|I2C_ENABLE_Pin, GPIO_PIN_RESET);
 80015a0:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <MX_GPIO_Init+0xd0>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	2121      	movs	r1, #33	@ 0x21
 80015a6:	0018      	movs	r0, r3
 80015a8:	f002 f82a 	bl	8003600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DBG_LED_Pin */
  GPIO_InitStruct.Pin = DBG_LED_Pin;
 80015ac:	193b      	adds	r3, r7, r4
 80015ae:	2220      	movs	r2, #32
 80015b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	193b      	adds	r3, r7, r4
 80015b4:	2201      	movs	r2, #1
 80015b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	193b      	adds	r3, r7, r4
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	193b      	adds	r3, r7, r4
 80015c0:	2200      	movs	r2, #0
 80015c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DBG_LED_GPIO_Port, &GPIO_InitStruct);
 80015c4:	193a      	adds	r2, r7, r4
 80015c6:	23a0      	movs	r3, #160	@ 0xa0
 80015c8:	05db      	lsls	r3, r3, #23
 80015ca:	0011      	movs	r1, r2
 80015cc:	0018      	movs	r0, r3
 80015ce:	f001 fdb7 	bl	8003140 <HAL_GPIO_Init>

  /*Configure GPIO pins : VBAT_MEAS_EN_Pin I2C_ENABLE_Pin */
  GPIO_InitStruct.Pin = VBAT_MEAS_EN_Pin|I2C_ENABLE_Pin;
 80015d2:	0021      	movs	r1, r4
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	2221      	movs	r2, #33	@ 0x21
 80015d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	187b      	adds	r3, r7, r1
 80015dc:	2201      	movs	r2, #1
 80015de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	187b      	adds	r3, r7, r1
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	187b      	adds	r3, r7, r1
 80015e8:	2200      	movs	r2, #0
 80015ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	4a05      	ldr	r2, [pc, #20]	@ (8001604 <MX_GPIO_Init+0xd0>)
 80015f0:	0019      	movs	r1, r3
 80015f2:	0010      	movs	r0, r2
 80015f4:	f001 fda4 	bl	8003140 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015f8:	46c0      	nop			@ (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b009      	add	sp, #36	@ 0x24
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	40021000 	.word	0x40021000
 8001604:	50000400 	.word	0x50000400

08001608 <configWakeupTime>:

/* USER CODE BEGIN 4 */

void configWakeupTime()
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
  // Optional visual indicator that we (re)armed the wake-up
  uint32_t wakeup_timer_value = (uint32_t)SLEEP_INTERVAL_SECONDS * 2048u - 1u;  // 32 seconds default
 800160e:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <configWakeupTime+0x30>)
 8001610:	607b      	str	r3, [r7, #4]
  // Deactivate previous timer before re-arming (HAL recommendation when changing value)
  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <configWakeupTime+0x34>)
 8001614:	0018      	movs	r0, r3
 8001616:	f004 f9e9 	bl	80059ec <HAL_RTCEx_DeactivateWakeUpTimer>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, wakeup_timer_value, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800161a:	6879      	ldr	r1, [r7, #4]
 800161c:	4b07      	ldr	r3, [pc, #28]	@ (800163c <configWakeupTime+0x34>)
 800161e:	2200      	movs	r2, #0
 8001620:	0018      	movs	r0, r3
 8001622:	f004 f90b 	bl	800583c <HAL_RTCEx_SetWakeUpTimer_IT>
 8001626:	1e03      	subs	r3, r0, #0
 8001628:	d001      	beq.n	800162e <configWakeupTime+0x26>
  {
    Error_Handler();
 800162a:	f000 f951 	bl	80018d0 <Error_Handler>
  }
}
 800162e:	46c0      	nop			@ (mov r8, r8)
 8001630:	46bd      	mov	sp, r7
 8001632:	b002      	add	sp, #8
 8001634:	bd80      	pop	{r7, pc}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	0000efff 	.word	0x0000efff
 800163c:	2000012c 	.word	0x2000012c

08001640 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Increment counter - process LoRaWAN based on SLEEP_TIME_MINUTES setting */

  wakeup_counter++;
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <HAL_RTCEx_WakeUpTimerEventCallback+0x34>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	b29b      	uxth	r3, r3
 800164e:	3301      	adds	r3, #1
 8001650:	b29a      	uxth	r2, r3
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <HAL_RTCEx_WakeUpTimerEventCallback+0x34>)
 8001654:	801a      	strh	r2, [r3, #0]
  
  /* Clear the wake-up timer flag to acknowledge the interrupt */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	22ff      	movs	r2, #255	@ 0xff
 800165e:	401a      	ands	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4904      	ldr	r1, [pc, #16]	@ (8001678 <HAL_RTCEx_WakeUpTimerEventCallback+0x38>)
 8001666:	430a      	orrs	r2, r1
 8001668:	60da      	str	r2, [r3, #12]
}
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b002      	add	sp, #8
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	20000264 	.word	0x20000264
 8001678:	fffffb7f 	.word	0xfffffb7f

0800167c <ConfigureGPIOForLowPower>:
/**
  * @brief  Configure GPIOs for ultra-low power consumption
  * @retval None
  */
void ConfigureGPIOForLowPower(void)
{
 800167c:	b590      	push	{r4, r7, lr}
 800167e:	b08b      	sub	sp, #44	@ 0x2c
 8001680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001682:	2414      	movs	r4, #20
 8001684:	193b      	adds	r3, r7, r4
 8001686:	0018      	movs	r0, r3
 8001688:	2314      	movs	r3, #20
 800168a:	001a      	movs	r2, r3
 800168c:	2100      	movs	r1, #0
 800168e:	f005 fb2b 	bl	8006ce8 <memset>
  
  /* Enable all GPIO clocks */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	4b3a      	ldr	r3, [pc, #232]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 8001694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001696:	4b39      	ldr	r3, [pc, #228]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 8001698:	2101      	movs	r1, #1
 800169a:	430a      	orrs	r2, r1
 800169c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800169e:	4b37      	ldr	r3, [pc, #220]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a2:	2201      	movs	r2, #1
 80016a4:	4013      	ands	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	4b34      	ldr	r3, [pc, #208]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016ae:	4b33      	ldr	r3, [pc, #204]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016b0:	2102      	movs	r1, #2
 80016b2:	430a      	orrs	r2, r1
 80016b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016b6:	4b31      	ldr	r3, [pc, #196]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ba:	2202      	movs	r2, #2
 80016bc:	4013      	ands	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c2:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016c6:	4b2d      	ldr	r3, [pc, #180]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016c8:	2104      	movs	r1, #4
 80016ca:	430a      	orrs	r2, r1
 80016cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016ce:	4b2b      	ldr	r3, [pc, #172]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d2:	2204      	movs	r2, #4
 80016d4:	4013      	ands	r3, r2
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016da:	4b28      	ldr	r3, [pc, #160]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016de:	4b27      	ldr	r3, [pc, #156]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016e0:	2108      	movs	r1, #8
 80016e2:	430a      	orrs	r2, r1
 80016e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016e6:	4b25      	ldr	r3, [pc, #148]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ea:	2208      	movs	r2, #8
 80016ec:	4013      	ands	r3, r2
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f2:	4b22      	ldr	r3, [pc, #136]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 80016f8:	2180      	movs	r1, #128	@ 0x80
 80016fa:	430a      	orrs	r2, r1
 80016fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016fe:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <ConfigureGPIOForLowPower+0x100>)
 8001700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001702:	2280      	movs	r2, #128	@ 0x80
 8001704:	4013      	ands	r3, r2
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]
  
  /* Configure all GPIO pins as analog to reduce power consumption */
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170a:	193b      	adds	r3, r7, r4
 800170c:	2203      	movs	r2, #3
 800170e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	193b      	adds	r3, r7, r4
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  
  /* Configure GPIOA pins (except UART pins PA2, PA3 and PA9, PA10) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | 
 8001716:	193b      	adds	r3, r7, r4
 8001718:	4a19      	ldr	r2, [pc, #100]	@ (8001780 <ConfigureGPIOForLowPower+0x104>)
 800171a:	601a      	str	r2, [r3, #0]
                        GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | 
                        GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171c:	193a      	adds	r2, r7, r4
 800171e:	23a0      	movs	r3, #160	@ 0xa0
 8001720:	05db      	lsls	r3, r3, #23
 8001722:	0011      	movs	r1, r2
 8001724:	0018      	movs	r0, r3
 8001726:	f001 fd0b 	bl	8003140 <HAL_GPIO_Init>
  
  /* Configure all GPIOB pins */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 800172a:	193b      	adds	r3, r7, r4
 800172c:	4a15      	ldr	r2, [pc, #84]	@ (8001784 <ConfigureGPIOForLowPower+0x108>)
 800172e:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001730:	193b      	adds	r3, r7, r4
 8001732:	4a15      	ldr	r2, [pc, #84]	@ (8001788 <ConfigureGPIOForLowPower+0x10c>)
 8001734:	0019      	movs	r1, r3
 8001736:	0010      	movs	r0, r2
 8001738:	f001 fd02 	bl	8003140 <HAL_GPIO_Init>
  
  /* Configure GPIOC pins (except PC14, PC15 for LSE crystal) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | 
 800173c:	193b      	adds	r3, r7, r4
 800173e:	4a13      	ldr	r2, [pc, #76]	@ (800178c <ConfigureGPIOForLowPower+0x110>)
 8001740:	601a      	str	r2, [r3, #0]
                        GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | 
                        GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | 
                        GPIO_PIN_12 | GPIO_PIN_13;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001742:	193b      	adds	r3, r7, r4
 8001744:	4a12      	ldr	r2, [pc, #72]	@ (8001790 <ConfigureGPIOForLowPower+0x114>)
 8001746:	0019      	movs	r1, r3
 8001748:	0010      	movs	r0, r2
 800174a:	f001 fcf9 	bl	8003140 <HAL_GPIO_Init>
  
  /* Configure all GPIOD pins */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 800174e:	193b      	adds	r3, r7, r4
 8001750:	4a0c      	ldr	r2, [pc, #48]	@ (8001784 <ConfigureGPIOForLowPower+0x108>)
 8001752:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001754:	193b      	adds	r3, r7, r4
 8001756:	4a0f      	ldr	r2, [pc, #60]	@ (8001794 <ConfigureGPIOForLowPower+0x118>)
 8001758:	0019      	movs	r1, r3
 800175a:	0010      	movs	r0, r2
 800175c:	f001 fcf0 	bl	8003140 <HAL_GPIO_Init>
  
  /* Configure all GPIOH pins */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8001760:	0021      	movs	r1, r4
 8001762:	187b      	adds	r3, r7, r1
 8001764:	4a07      	ldr	r2, [pc, #28]	@ (8001784 <ConfigureGPIOForLowPower+0x108>)
 8001766:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001768:	187b      	adds	r3, r7, r1
 800176a:	4a0b      	ldr	r2, [pc, #44]	@ (8001798 <ConfigureGPIOForLowPower+0x11c>)
 800176c:	0019      	movs	r1, r3
 800176e:	0010      	movs	r0, r2
 8001770:	f001 fce6 	bl	8003140 <HAL_GPIO_Init>
}
 8001774:	46c0      	nop			@ (mov r8, r8)
 8001776:	46bd      	mov	sp, r7
 8001778:	b00b      	add	sp, #44	@ 0x2c
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	40021000 	.word	0x40021000
 8001780:	0000f9f3 	.word	0x0000f9f3
 8001784:	0000ffff 	.word	0x0000ffff
 8001788:	50000400 	.word	0x50000400
 800178c:	00003fff 	.word	0x00003fff
 8001790:	50000800 	.word	0x50000800
 8001794:	50000c00 	.word	0x50000c00
 8001798:	50001c00 	.word	0x50001c00

0800179c <EnterDeepSleepMode>:
/**
  * @brief  Enter Deep Sleep Mode using STOP mode with RTC wake-up
  * @retval None
  */
void EnterDeepSleepMode(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
  /* Properly deinitialize UARTs before sleep */
  HAL_UART_DeInit(&huart1);
 80017a2:	4b42      	ldr	r3, [pc, #264]	@ (80018ac <EnterDeepSleepMode+0x110>)
 80017a4:	0018      	movs	r0, r3
 80017a6:	f004 fa09 	bl	8005bbc <HAL_UART_DeInit>
//  HAL_UART_DeInit(&huart2);
  HAL_I2C_DeInit(&hi2c1);
 80017aa:	4b41      	ldr	r3, [pc, #260]	@ (80018b0 <EnterDeepSleepMode+0x114>)
 80017ac:	0018      	movs	r0, r3
 80017ae:	f001 ffeb 	bl	8003788 <HAL_I2C_DeInit>
  
  /* Configure all GPIOs for ultra-low power */
  ConfigureGPIOForLowPower();
 80017b2:	f7ff ff63 	bl	800167c <ConfigureGPIOForLowPower>
  
  /* Disable unnecessary peripheral clocks */
  __HAL_RCC_I2C1_CLK_DISABLE();
 80017b6:	4b3f      	ldr	r3, [pc, #252]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017ba:	4b3e      	ldr	r3, [pc, #248]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017bc:	493e      	ldr	r1, [pc, #248]	@ (80018b8 <EnterDeepSleepMode+0x11c>)
 80017be:	400a      	ands	r2, r1
 80017c0:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_USART1_CLK_DISABLE();
 80017c2:	4b3c      	ldr	r3, [pc, #240]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017c6:	4b3b      	ldr	r3, [pc, #236]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017c8:	493c      	ldr	r1, [pc, #240]	@ (80018bc <EnterDeepSleepMode+0x120>)
 80017ca:	400a      	ands	r2, r1
 80017cc:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_USART2_CLK_DISABLE();
 80017ce:	4b39      	ldr	r3, [pc, #228]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017d2:	4b38      	ldr	r3, [pc, #224]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017d4:	493a      	ldr	r1, [pc, #232]	@ (80018c0 <EnterDeepSleepMode+0x124>)
 80017d6:	400a      	ands	r2, r1
 80017d8:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80017da:	4b36      	ldr	r3, [pc, #216]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017de:	4b35      	ldr	r3, [pc, #212]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017e0:	2102      	movs	r1, #2
 80017e2:	438a      	bics	r2, r1
 80017e4:	62da      	str	r2, [r3, #44]	@ 0x2c
//  __HAL_RCC_GPIOC_CLK_DISABLE(); // DO NOT DISABLE GPIO C, That is what the Crystal is connected to!!!
  __HAL_RCC_GPIOD_CLK_DISABLE();
 80017e6:	4b33      	ldr	r3, [pc, #204]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017ea:	4b32      	ldr	r3, [pc, #200]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017ec:	2108      	movs	r1, #8
 80017ee:	438a      	bics	r2, r1
 80017f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_GPIOH_CLK_DISABLE();
 80017f2:	4b30      	ldr	r3, [pc, #192]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017f6:	4b2f      	ldr	r3, [pc, #188]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 80017f8:	2180      	movs	r1, #128	@ 0x80
 80017fa:	438a      	bics	r2, r1
 80017fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Suspend SysTick to avoid wake-up from SysTick interrupt */
  HAL_SuspendTick();
 80017fe:	f000 feb1 	bl	8002564 <HAL_SuspendTick>
  
  /* Clear any pending wake-up flags before sleeping */
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001802:	4b30      	ldr	r3, [pc, #192]	@ (80018c4 <EnterDeepSleepMode+0x128>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4b2f      	ldr	r3, [pc, #188]	@ (80018c4 <EnterDeepSleepMode+0x128>)
 8001808:	2104      	movs	r1, #4
 800180a:	430a      	orrs	r2, r1
 800180c:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 800180e:	4b2e      	ldr	r3, [pc, #184]	@ (80018c8 <EnterDeepSleepMode+0x12c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	22ff      	movs	r2, #255	@ 0xff
 8001816:	401a      	ands	r2, r3
 8001818:	4b2b      	ldr	r3, [pc, #172]	@ (80018c8 <EnterDeepSleepMode+0x12c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	492b      	ldr	r1, [pc, #172]	@ (80018cc <EnterDeepSleepMode+0x130>)
 800181e:	430a      	orrs	r2, r1
 8001820:	60da      	str	r2, [r3, #12]
  
  /* Restart the RTC wake-up timer for next wake-up */
  configWakeupTime();
 8001822:	f7ff fef1 	bl	8001608 <configWakeupTime>
  
  /* Enter STOP Mode with Low Power Regulator */
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8001826:	2101      	movs	r1, #1
 8001828:	2001      	movs	r0, #1
 800182a:	f002 fef5 	bl	8004618 <HAL_PWR_EnterSTOPMode>
  
  /* === DEVICE IS NOW IN DEEP SLEEP === */
  /* === WAKE UP OCCURS HERE === */
  
  /* Upon wake-up, the system clock needs to be reconfigured */
  SystemClock_Config();
 800182e:	f7ff fcbf 	bl	80011b0 <SystemClock_Config>
  
  /* Re-enable peripheral clocks */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001832:	4b20      	ldr	r3, [pc, #128]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001836:	4b1f      	ldr	r3, [pc, #124]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001838:	2101      	movs	r1, #1
 800183a:	430a      	orrs	r2, r1
 800183c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800183e:	4b1d      	ldr	r3, [pc, #116]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001842:	2201      	movs	r2, #1
 8001844:	4013      	ands	r3, r2
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184a:	4b1a      	ldr	r3, [pc, #104]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 800184c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800184e:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001850:	2102      	movs	r1, #2
 8001852:	430a      	orrs	r2, r1
 8001854:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001856:	4b17      	ldr	r3, [pc, #92]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800185a:	2202      	movs	r2, #2
 800185c:	4013      	ands	r3, r2
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]
  __HAL_RCC_I2C1_CLK_ENABLE();
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001866:	4b13      	ldr	r3, [pc, #76]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001868:	2180      	movs	r1, #128	@ 0x80
 800186a:	0389      	lsls	r1, r1, #14
 800186c:	430a      	orrs	r2, r1
 800186e:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_USART1_CLK_ENABLE();
 8001870:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001872:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001876:	2180      	movs	r1, #128	@ 0x80
 8001878:	01c9      	lsls	r1, r1, #7
 800187a:	430a      	orrs	r2, r1
 800187c:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_USART2_CLK_ENABLE();
 800187e:	4b0d      	ldr	r3, [pc, #52]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001880:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001882:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <EnterDeepSleepMode+0x118>)
 8001884:	2180      	movs	r1, #128	@ 0x80
 8001886:	0289      	lsls	r1, r1, #10
 8001888:	430a      	orrs	r2, r1
 800188a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Restore GPIO configuration for normal operation */
  MX_GPIO_Init();
 800188c:	f7ff fe52 	bl	8001534 <MX_GPIO_Init>
  
  /* Re-initialize peripherals with proper sequence */
  MX_I2C1_Init();
 8001890:	f7ff fd78 	bl	8001384 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001894:	f7ff fdea 	bl	800146c <MX_USART1_UART_Init>
//  MX_USART2_UART_Init();
  
  /* Resume SysTick */
  HAL_ResumeTick();
 8001898:	f000 fe72 	bl	8002580 <HAL_ResumeTick>
  
  /* Add longer delay for UART stabilization */
  HAL_Delay(100);
 800189c:	2064      	movs	r0, #100	@ 0x64
 800189e:	f000 fe3d 	bl	800251c <HAL_Delay>
}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	46bd      	mov	sp, r7
 80018a6:	b002      	add	sp, #8
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	46c0      	nop			@ (mov r8, r8)
 80018ac:	20000150 	.word	0x20000150
 80018b0:	200000d8 	.word	0x200000d8
 80018b4:	40021000 	.word	0x40021000
 80018b8:	ffdfffff 	.word	0xffdfffff
 80018bc:	ffffbfff 	.word	0xffffbfff
 80018c0:	fffdffff 	.word	0xfffdffff
 80018c4:	40007000 	.word	0x40007000
 80018c8:	2000012c 	.word	0x2000012c
 80018cc:	fffffb7f 	.word	0xfffffb7f

080018d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	46c0      	nop			@ (mov r8, r8)
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
//  while (1)
//  {
//  }
  HAL_NVIC_SystemReset();
 80018d8:	f001 fbd7 	bl	800308a <HAL_NVIC_SystemReset>
  /* USER CODE END Error_Handler_Debug */
}
 80018dc:	46c0      	nop			@ (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
	...

080018e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 80018ea:	003b      	movs	r3, r7
 80018ec:	0018      	movs	r0, r3
 80018ee:	2308      	movs	r3, #8
 80018f0:	001a      	movs	r2, r3
 80018f2:	2100      	movs	r1, #0
 80018f4:	f005 f9f8 	bl	8006ce8 <memset>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <HAL_MspInit+0x50>)
 80018fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001934 <HAL_MspInit+0x50>)
 80018fe:	2101      	movs	r1, #1
 8001900:	430a      	orrs	r2, r1
 8001902:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001904:	4b0b      	ldr	r3, [pc, #44]	@ (8001934 <HAL_MspInit+0x50>)
 8001906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001908:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <HAL_MspInit+0x50>)
 800190a:	2180      	movs	r1, #128	@ 0x80
 800190c:	0549      	lsls	r1, r1, #21
 800190e:	430a      	orrs	r2, r1
 8001910:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8001912:	003b      	movs	r3, r7
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8001918:	003b      	movs	r3, r7
 800191a:	2200      	movs	r2, #0
 800191c:	605a      	str	r2, [r3, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 800191e:	003b      	movs	r3, r7
 8001920:	0018      	movs	r0, r3
 8001922:	f002 fe09 	bl	8004538 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8001926:	f002 fe69 	bl	80045fc <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	46bd      	mov	sp, r7
 800192e:	b002      	add	sp, #8
 8001930:	bd80      	pop	{r7, pc}
 8001932:	46c0      	nop			@ (mov r8, r8)
 8001934:	40021000 	.word	0x40021000

08001938 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001938:	b590      	push	{r4, r7, lr}
 800193a:	b089      	sub	sp, #36	@ 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	240c      	movs	r4, #12
 8001942:	193b      	adds	r3, r7, r4
 8001944:	0018      	movs	r0, r3
 8001946:	2314      	movs	r3, #20
 8001948:	001a      	movs	r2, r3
 800194a:	2100      	movs	r1, #0
 800194c:	f005 f9cc 	bl	8006ce8 <memset>
  if(hadc->Instance==ADC1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a14      	ldr	r2, [pc, #80]	@ (80019a8 <HAL_ADC_MspInit+0x70>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d122      	bne.n	80019a0 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800195a:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <HAL_ADC_MspInit+0x74>)
 800195c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800195e:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <HAL_ADC_MspInit+0x74>)
 8001960:	2180      	movs	r1, #128	@ 0x80
 8001962:	0089      	lsls	r1, r1, #2
 8001964:	430a      	orrs	r2, r1
 8001966:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001968:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <HAL_ADC_MspInit+0x74>)
 800196a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800196c:	4b0f      	ldr	r3, [pc, #60]	@ (80019ac <HAL_ADC_MspInit+0x74>)
 800196e:	2101      	movs	r1, #1
 8001970:	430a      	orrs	r2, r1
 8001972:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001974:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <HAL_ADC_MspInit+0x74>)
 8001976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001978:	2201      	movs	r2, #1
 800197a:	4013      	ands	r3, r2
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = ADC_IN0_Pin;
 8001980:	193b      	adds	r3, r7, r4
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001986:	193b      	adds	r3, r7, r4
 8001988:	2203      	movs	r2, #3
 800198a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	193b      	adds	r3, r7, r4
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC_IN0_GPIO_Port, &GPIO_InitStruct);
 8001992:	193a      	adds	r2, r7, r4
 8001994:	23a0      	movs	r3, #160	@ 0xa0
 8001996:	05db      	lsls	r3, r3, #23
 8001998:	0011      	movs	r1, r2
 800199a:	0018      	movs	r0, r3
 800199c:	f001 fbd0 	bl	8003140 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019a0:	46c0      	nop			@ (mov r8, r8)
 80019a2:	46bd      	mov	sp, r7
 80019a4:	b009      	add	sp, #36	@ 0x24
 80019a6:	bd90      	pop	{r4, r7, pc}
 80019a8:	40012400 	.word	0x40012400
 80019ac:	40021000 	.word	0x40021000

080019b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	240c      	movs	r4, #12
 80019ba:	193b      	adds	r3, r7, r4
 80019bc:	0018      	movs	r0, r3
 80019be:	2314      	movs	r3, #20
 80019c0:	001a      	movs	r2, r3
 80019c2:	2100      	movs	r1, #0
 80019c4:	f005 f990 	bl	8006ce8 <memset>
  if(hi2c->Instance==I2C1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <HAL_I2C_MspInit+0x7c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d128      	bne.n	8001a24 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <HAL_I2C_MspInit+0x80>)
 80019d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019d6:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <HAL_I2C_MspInit+0x80>)
 80019d8:	2102      	movs	r1, #2
 80019da:	430a      	orrs	r2, r1
 80019dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019de:	4b14      	ldr	r3, [pc, #80]	@ (8001a30 <HAL_I2C_MspInit+0x80>)
 80019e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e2:	2202      	movs	r2, #2
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ea:	0021      	movs	r1, r4
 80019ec:	187b      	adds	r3, r7, r1
 80019ee:	22c0      	movs	r2, #192	@ 0xc0
 80019f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f2:	187b      	adds	r3, r7, r1
 80019f4:	2212      	movs	r2, #18
 80019f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	187b      	adds	r3, r7, r1
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fe:	187b      	adds	r3, r7, r1
 8001a00:	2203      	movs	r2, #3
 8001a02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001a04:	187b      	adds	r3, r7, r1
 8001a06:	2201      	movs	r2, #1
 8001a08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0a:	187b      	adds	r3, r7, r1
 8001a0c:	4a09      	ldr	r2, [pc, #36]	@ (8001a34 <HAL_I2C_MspInit+0x84>)
 8001a0e:	0019      	movs	r1, r3
 8001a10:	0010      	movs	r0, r2
 8001a12:	f001 fb95 	bl	8003140 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a16:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <HAL_I2C_MspInit+0x80>)
 8001a18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a1a:	4b05      	ldr	r3, [pc, #20]	@ (8001a30 <HAL_I2C_MspInit+0x80>)
 8001a1c:	2180      	movs	r1, #128	@ 0x80
 8001a1e:	0389      	lsls	r1, r1, #14
 8001a20:	430a      	orrs	r2, r1
 8001a22:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b009      	add	sp, #36	@ 0x24
 8001a2a:	bd90      	pop	{r4, r7, pc}
 8001a2c:	40005400 	.word	0x40005400
 8001a30:	40021000 	.word	0x40021000
 8001a34:	50000400 	.word	0x50000400

08001a38 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0b      	ldr	r2, [pc, #44]	@ (8001a74 <HAL_I2C_MspDeInit+0x3c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d10f      	bne.n	8001a6a <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <HAL_I2C_MspDeInit+0x40>)
 8001a4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <HAL_I2C_MspDeInit+0x40>)
 8001a50:	490a      	ldr	r1, [pc, #40]	@ (8001a7c <HAL_I2C_MspDeInit+0x44>)
 8001a52:	400a      	ands	r2, r1
 8001a54:	639a      	str	r2, [r3, #56]	@ 0x38

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001a56:	4b0a      	ldr	r3, [pc, #40]	@ (8001a80 <HAL_I2C_MspDeInit+0x48>)
 8001a58:	2140      	movs	r1, #64	@ 0x40
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f001 fcee 	bl	800343c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001a60:	4b07      	ldr	r3, [pc, #28]	@ (8001a80 <HAL_I2C_MspDeInit+0x48>)
 8001a62:	2180      	movs	r1, #128	@ 0x80
 8001a64:	0018      	movs	r0, r3
 8001a66:	f001 fce9 	bl	800343c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001a6a:	46c0      	nop			@ (mov r8, r8)
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	b002      	add	sp, #8
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	40005400 	.word	0x40005400
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	ffdfffff 	.word	0xffdfffff
 8001a80:	50000400 	.word	0x50000400

08001a84 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <HAL_RTC_MspInit+0x38>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d10e      	bne.n	8001ab4 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a96:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac0 <HAL_RTC_MspInit+0x3c>)
 8001a98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_RTC_MspInit+0x3c>)
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	02c9      	lsls	r1, r1, #11
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2002      	movs	r0, #2
 8001aaa:	f001 fac9 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001aae:	2002      	movs	r0, #2
 8001ab0:	f001 fadb 	bl	800306a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001ab4:	46c0      	nop			@ (mov r8, r8)
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	b002      	add	sp, #8
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40002800 	.word	0x40002800
 8001ac0:	40021000 	.word	0x40021000

08001ac4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b08b      	sub	sp, #44	@ 0x2c
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	2414      	movs	r4, #20
 8001ace:	193b      	adds	r3, r7, r4
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	2314      	movs	r3, #20
 8001ad4:	001a      	movs	r2, r3
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	f005 f906 	bl	8006ce8 <memset>
  if(huart->Instance==USART1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a30      	ldr	r2, [pc, #192]	@ (8001ba4 <HAL_UART_MspInit+0xe0>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d12b      	bne.n	8001b3e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ae6:	4b30      	ldr	r3, [pc, #192]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001ae8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001aea:	4b2f      	ldr	r3, [pc, #188]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001aec:	2180      	movs	r1, #128	@ 0x80
 8001aee:	01c9      	lsls	r1, r1, #7
 8001af0:	430a      	orrs	r2, r1
 8001af2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af4:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001af8:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001afa:	2101      	movs	r1, #1
 8001afc:	430a      	orrs	r2, r1
 8001afe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b00:	4b29      	ldr	r3, [pc, #164]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b04:	2201      	movs	r2, #1
 8001b06:	4013      	ands	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b0c:	193b      	adds	r3, r7, r4
 8001b0e:	22c0      	movs	r2, #192	@ 0xc0
 8001b10:	00d2      	lsls	r2, r2, #3
 8001b12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b14:	0021      	movs	r1, r4
 8001b16:	187b      	adds	r3, r7, r1
 8001b18:	2202      	movs	r2, #2
 8001b1a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	187b      	adds	r3, r7, r1
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b22:	187b      	adds	r3, r7, r1
 8001b24:	2203      	movs	r2, #3
 8001b26:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001b28:	187b      	adds	r3, r7, r1
 8001b2a:	2204      	movs	r2, #4
 8001b2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	187a      	adds	r2, r7, r1
 8001b30:	23a0      	movs	r3, #160	@ 0xa0
 8001b32:	05db      	lsls	r3, r3, #23
 8001b34:	0011      	movs	r1, r2
 8001b36:	0018      	movs	r0, r3
 8001b38:	f001 fb02 	bl	8003140 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b3c:	e02e      	b.n	8001b9c <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a1a      	ldr	r2, [pc, #104]	@ (8001bac <HAL_UART_MspInit+0xe8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d129      	bne.n	8001b9c <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b48:	4b17      	ldr	r3, [pc, #92]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001b4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001b4e:	2180      	movs	r1, #128	@ 0x80
 8001b50:	0289      	lsls	r1, r1, #10
 8001b52:	430a      	orrs	r2, r1
 8001b54:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b56:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b5a:	4b13      	ldr	r3, [pc, #76]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b62:	4b11      	ldr	r3, [pc, #68]	@ (8001ba8 <HAL_UART_MspInit+0xe4>)
 8001b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b66:	2201      	movs	r2, #1
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b6e:	2114      	movs	r1, #20
 8001b70:	187b      	adds	r3, r7, r1
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	187b      	adds	r3, r7, r1
 8001b78:	2202      	movs	r2, #2
 8001b7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b82:	187b      	adds	r3, r7, r1
 8001b84:	2203      	movs	r2, #3
 8001b86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001b88:	187b      	adds	r3, r7, r1
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8e:	187a      	adds	r2, r7, r1
 8001b90:	23a0      	movs	r3, #160	@ 0xa0
 8001b92:	05db      	lsls	r3, r3, #23
 8001b94:	0011      	movs	r1, r2
 8001b96:	0018      	movs	r0, r3
 8001b98:	f001 fad2 	bl	8003140 <HAL_GPIO_Init>
}
 8001b9c:	46c0      	nop			@ (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b00b      	add	sp, #44	@ 0x2c
 8001ba2:	bd90      	pop	{r4, r7, pc}
 8001ba4:	40013800 	.word	0x40013800
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40004400 	.word	0x40004400

08001bb0 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a13      	ldr	r2, [pc, #76]	@ (8001c0c <HAL_UART_MspDeInit+0x5c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d10e      	bne.n	8001be0 <HAL_UART_MspDeInit+0x30>
  {
    /* USER CODE BEGIN USART1_MspDeInit 0 */

    /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001bc2:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <HAL_UART_MspDeInit+0x60>)
 8001bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bc6:	4b12      	ldr	r3, [pc, #72]	@ (8001c10 <HAL_UART_MspDeInit+0x60>)
 8001bc8:	4912      	ldr	r1, [pc, #72]	@ (8001c14 <HAL_UART_MspDeInit+0x64>)
 8001bca:	400a      	ands	r2, r1
 8001bcc:	635a      	str	r2, [r3, #52]	@ 0x34

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001bce:	23c0      	movs	r3, #192	@ 0xc0
 8001bd0:	00da      	lsls	r2, r3, #3
 8001bd2:	23a0      	movs	r3, #160	@ 0xa0
 8001bd4:	05db      	lsls	r3, r3, #23
 8001bd6:	0011      	movs	r1, r2
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f001 fc2f 	bl	800343c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001bde:	e010      	b.n	8001c02 <HAL_UART_MspDeInit+0x52>
  else if(huart->Instance==USART2)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a0c      	ldr	r2, [pc, #48]	@ (8001c18 <HAL_UART_MspDeInit+0x68>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d10b      	bne.n	8001c02 <HAL_UART_MspDeInit+0x52>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001bea:	4b09      	ldr	r3, [pc, #36]	@ (8001c10 <HAL_UART_MspDeInit+0x60>)
 8001bec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001bee:	4b08      	ldr	r3, [pc, #32]	@ (8001c10 <HAL_UART_MspDeInit+0x60>)
 8001bf0:	490a      	ldr	r1, [pc, #40]	@ (8001c1c <HAL_UART_MspDeInit+0x6c>)
 8001bf2:	400a      	ands	r2, r1
 8001bf4:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001bf6:	23a0      	movs	r3, #160	@ 0xa0
 8001bf8:	05db      	lsls	r3, r3, #23
 8001bfa:	210c      	movs	r1, #12
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	f001 fc1d 	bl	800343c <HAL_GPIO_DeInit>
}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	46bd      	mov	sp, r7
 8001c06:	b002      	add	sp, #8
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	40013800 	.word	0x40013800
 8001c10:	40021000 	.word	0x40021000
 8001c14:	ffffbfff 	.word	0xffffbfff
 8001c18:	40004400 	.word	0x40004400
 8001c1c:	fffdffff 	.word	0xfffdffff

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	46c0      	nop			@ (mov r8, r8)
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	46c0      	nop			@ (mov r8, r8)
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001c34:	46c0      	nop			@ (mov r8, r8)
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c48:	f000 fc4c 	bl	80024e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4c:	46c0      	nop			@ (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001c58:	4b03      	ldr	r3, [pc, #12]	@ (8001c68 <RTC_IRQHandler+0x14>)
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f003 ff2a 	bl	8005ab4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001c60:	46c0      	nop			@ (mov r8, r8)
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	46c0      	nop			@ (mov r8, r8)
 8001c68:	2000012c 	.word	0x2000012c

08001c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c74:	4a14      	ldr	r2, [pc, #80]	@ (8001cc8 <_sbrk+0x5c>)
 8001c76:	4b15      	ldr	r3, [pc, #84]	@ (8001ccc <_sbrk+0x60>)
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c80:	4b13      	ldr	r3, [pc, #76]	@ (8001cd0 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d102      	bne.n	8001c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c88:	4b11      	ldr	r3, [pc, #68]	@ (8001cd0 <_sbrk+0x64>)
 8001c8a:	4a12      	ldr	r2, [pc, #72]	@ (8001cd4 <_sbrk+0x68>)
 8001c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c8e:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <_sbrk+0x64>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	18d3      	adds	r3, r2, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d207      	bcs.n	8001cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c9c:	f005 f82c 	bl	8006cf8 <__errno>
 8001ca0:	0003      	movs	r3, r0
 8001ca2:	220c      	movs	r2, #12
 8001ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	425b      	negs	r3, r3
 8001caa:	e009      	b.n	8001cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cac:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <_sbrk+0x64>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cb2:	4b07      	ldr	r3, [pc, #28]	@ (8001cd0 <_sbrk+0x64>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	18d2      	adds	r2, r2, r3
 8001cba:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <_sbrk+0x64>)
 8001cbc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
}
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b006      	add	sp, #24
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20005000 	.word	0x20005000
 8001ccc:	00000400 	.word	0x00000400
 8001cd0:	20000468 	.word	0x20000468
 8001cd4:	200005d0 	.word	0x200005d0

08001cd8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cdc:	46c0      	nop			@ (mov r8, r8)
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <rh_from_ticks>:
uint16_t calculated_temp;
uint8_t  calculated_hum;
int16_t i2c_error_code = 0;

// Humidity 0..100 %RH (rounded)
static inline uint8_t rh_from_ticks(uint16_t hum_ticks) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	0002      	movs	r2, r0
 8001cec:	1dbb      	adds	r3, r7, #6
 8001cee:	801a      	strh	r2, [r3, #0]
    // (hum_ticks * 100 + 32767) / 65535  -> round to nearest
    return (uint8_t)((((uint32_t)hum_ticks) * 100U + 32767U) / 65535U);
 8001cf0:	1dbb      	adds	r3, r7, #6
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	2264      	movs	r2, #100	@ 0x64
 8001cf6:	4353      	muls	r3, r2
 8001cf8:	4a06      	ldr	r2, [pc, #24]	@ (8001d14 <rh_from_ticks+0x30>)
 8001cfa:	4694      	mov	ip, r2
 8001cfc:	4463      	add	r3, ip
 8001cfe:	4906      	ldr	r1, [pc, #24]	@ (8001d18 <rh_from_ticks+0x34>)
 8001d00:	0018      	movs	r0, r3
 8001d02:	f7fe fa13 	bl	800012c <__udivsi3>
 8001d06:	0003      	movs	r3, r0
 8001d08:	b2db      	uxtb	r3, r3
}
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b002      	add	sp, #8
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			@ (mov r8, r8)
 8001d14:	00007fff 	.word	0x00007fff
 8001d18:	0000ffff 	.word	0x0000ffff

08001d1c <scan_i2c_bus>:
    // Multiply by 100 to keep 0.01°C resolution, round with +32767
    return (int16_t)((((int32_t)temp_ticks) * 17500 + 32767) / 65535 - 4500);
}

void scan_i2c_bus(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
	// we re-set these to false because we want to check this every time for safety
    has_sensor_1 = false;
 8001d20:	4b0f      	ldr	r3, [pc, #60]	@ (8001d60 <scan_i2c_bus+0x44>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
    has_sensor_2 = false;
 8001d26:	4b0f      	ldr	r3, [pc, #60]	@ (8001d64 <scan_i2c_bus+0x48>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]

    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x44 << 1, 1, 10) == HAL_OK) has_sensor_1 = true;
 8001d2c:	480e      	ldr	r0, [pc, #56]	@ (8001d68 <scan_i2c_bus+0x4c>)
 8001d2e:	230a      	movs	r3, #10
 8001d30:	2201      	movs	r2, #1
 8001d32:	2188      	movs	r1, #136	@ 0x88
 8001d34:	f001 ff8a 	bl	8003c4c <HAL_I2C_IsDeviceReady>
 8001d38:	1e03      	subs	r3, r0, #0
 8001d3a:	d102      	bne.n	8001d42 <scan_i2c_bus+0x26>
 8001d3c:	4b08      	ldr	r3, [pc, #32]	@ (8001d60 <scan_i2c_bus+0x44>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	701a      	strb	r2, [r3, #0]
    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x46 << 1, 1, 10) == HAL_OK) has_sensor_2 = true;
 8001d42:	4809      	ldr	r0, [pc, #36]	@ (8001d68 <scan_i2c_bus+0x4c>)
 8001d44:	230a      	movs	r3, #10
 8001d46:	2201      	movs	r2, #1
 8001d48:	218c      	movs	r1, #140	@ 0x8c
 8001d4a:	f001 ff7f 	bl	8003c4c <HAL_I2C_IsDeviceReady>
 8001d4e:	1e03      	subs	r3, r0, #0
 8001d50:	d102      	bne.n	8001d58 <scan_i2c_bus+0x3c>
 8001d52:	4b04      	ldr	r3, [pc, #16]	@ (8001d64 <scan_i2c_bus+0x48>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	701a      	strb	r2, [r3, #0]
}
 8001d58:	46c0      	nop			@ (mov r8, r8)
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	2000046c 	.word	0x2000046c
 8001d64:	2000046d 	.word	0x2000046d
 8001d68:	200000d8 	.word	0x200000d8

08001d6c <sensor_init_and_read>:

bool sensor_init_and_read(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
	// If sensor A is not initialized
	//            OR
	// sensor B is not initialized
	// Throw an error
    if (!has_sensor_1 || !has_sensor_2) {
 8001d72:	4b4f      	ldr	r3, [pc, #316]	@ (8001eb0 <sensor_init_and_read+0x144>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2201      	movs	r2, #1
 8001d78:	4053      	eors	r3, r2
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d106      	bne.n	8001d8e <sensor_init_and_read+0x22>
 8001d80:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb4 <sensor_init_and_read+0x148>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2201      	movs	r2, #1
 8001d86:	4053      	eors	r3, r2
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d004      	beq.n	8001d98 <sensor_init_and_read+0x2c>
    	i2c_error_code = NO_SENSORS_FOUND;
 8001d8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001d90:	2201      	movs	r2, #1
 8001d92:	801a      	strh	r2, [r3, #0]
        return false;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e086      	b.n	8001ea6 <sensor_init_and_read+0x13a>
    }

    i2c_error_code = NO_ERROR;
 8001d98:	4b47      	ldr	r3, [pc, #284]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	801a      	strh	r2, [r3, #0]
    HAL_Delay(100);
 8001d9e:	2064      	movs	r0, #100	@ 0x64
 8001da0:	f000 fbbc 	bl	800251c <HAL_Delay>

    if (has_sensor_1) {
 8001da4:	4b42      	ldr	r3, [pc, #264]	@ (8001eb0 <sensor_init_and_read+0x144>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d01c      	beq.n	8001de6 <sensor_init_and_read+0x7a>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001dac:	2044      	movs	r0, #68	@ 0x44
 8001dae:	f000 fa6b 	bl	8002288 <sht4x_init>
        sht4x_soft_reset();
 8001db2:	f000 fadd 	bl	8002370 <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001db6:	4b41      	ldr	r3, [pc, #260]	@ (8001ebc <sensor_init_and_read+0x150>)
 8001db8:	0018      	movs	r0, r3
 8001dba:	f000 fa3b 	bl	8002234 <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001dbe:	2044      	movs	r0, #68	@ 0x44
 8001dc0:	f000 fa62 	bl	8002288 <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_1, &hum_ticks_1);
 8001dc4:	4a3e      	ldr	r2, [pc, #248]	@ (8001ec0 <sensor_init_and_read+0x154>)
 8001dc6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ec4 <sensor_init_and_read+0x158>)
 8001dc8:	0011      	movs	r1, r2
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f000 fa6c 	bl	80022a8 <sht4x_measure_high_precision_ticks>
 8001dd0:	0003      	movs	r3, r0
 8001dd2:	001a      	movs	r2, r3
 8001dd4:	4b38      	ldr	r3, [pc, #224]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001dd6:	801a      	strh	r2, [r3, #0]
        if (i2c_error_code) return false; // If Read hit a hard fault, throw an error
 8001dd8:	4b37      	ldr	r3, [pc, #220]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	5e9b      	ldrsh	r3, [r3, r2]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <sensor_init_and_read+0x7a>
 8001de2:	2300      	movs	r3, #0
 8001de4:	e05f      	b.n	8001ea6 <sensor_init_and_read+0x13a>
    }

    if (has_sensor_2) {
 8001de6:	4b33      	ldr	r3, [pc, #204]	@ (8001eb4 <sensor_init_and_read+0x148>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d01c      	beq.n	8001e28 <sensor_init_and_read+0xbc>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001dee:	2046      	movs	r0, #70	@ 0x46
 8001df0:	f000 fa4a 	bl	8002288 <sht4x_init>
        sht4x_soft_reset();
 8001df4:	f000 fabc 	bl	8002370 <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001df8:	4b30      	ldr	r3, [pc, #192]	@ (8001ebc <sensor_init_and_read+0x150>)
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	f000 fa1a 	bl	8002234 <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001e00:	2046      	movs	r0, #70	@ 0x46
 8001e02:	f000 fa41 	bl	8002288 <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_2, &hum_ticks_2);
 8001e06:	4a30      	ldr	r2, [pc, #192]	@ (8001ec8 <sensor_init_and_read+0x15c>)
 8001e08:	4b30      	ldr	r3, [pc, #192]	@ (8001ecc <sensor_init_and_read+0x160>)
 8001e0a:	0011      	movs	r1, r2
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f000 fa4b 	bl	80022a8 <sht4x_measure_high_precision_ticks>
 8001e12:	0003      	movs	r3, r0
 8001e14:	001a      	movs	r2, r3
 8001e16:	4b28      	ldr	r3, [pc, #160]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001e18:	801a      	strh	r2, [r3, #0]
        if (i2c_error_code) return false; // If Read hit a hard fault, throw an error
 8001e1a:	4b27      	ldr	r3, [pc, #156]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	5e9b      	ldrsh	r3, [r3, r2]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <sensor_init_and_read+0xbc>
 8001e24:	2300      	movs	r3, #0
 8001e26:	e03e      	b.n	8001ea6 <sensor_init_and_read+0x13a>
    }

    calculated_temp            = (temp_ticks_1 / 100U) + 55U;
 8001e28:	4b26      	ldr	r3, [pc, #152]	@ (8001ec4 <sensor_init_and_read+0x158>)
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	2164      	movs	r1, #100	@ 0x64
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f7fe f97c 	bl	800012c <__udivsi3>
 8001e34:	0003      	movs	r3, r0
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	3337      	adds	r3, #55	@ 0x37
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	4b24      	ldr	r3, [pc, #144]	@ (8001ed0 <sensor_init_and_read+0x164>)
 8001e3e:	801a      	strh	r2, [r3, #0]
    uint16_t calculated_temp_2 = (temp_ticks_2 / 100U) + 55U;
 8001e40:	4b22      	ldr	r3, [pc, #136]	@ (8001ecc <sensor_init_and_read+0x160>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	2164      	movs	r1, #100	@ 0x64
 8001e46:	0018      	movs	r0, r3
 8001e48:	f7fe f970 	bl	800012c <__udivsi3>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	1dbb      	adds	r3, r7, #6
 8001e52:	3237      	adds	r2, #55	@ 0x37
 8001e54:	801a      	strh	r2, [r3, #0]
    calculated_hum    = rh_from_ticks(hum_ticks_1);
 8001e56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec0 <sensor_init_and_read+0x154>)
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f7ff ff42 	bl	8001ce4 <rh_from_ticks>
 8001e60:	0003      	movs	r3, r0
 8001e62:	001a      	movs	r2, r3
 8001e64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed4 <sensor_init_and_read+0x168>)
 8001e66:	701a      	strb	r2, [r3, #0]
//    uint8_t  calculated_hum_2  = rh_from_ticks(hum_ticks_2); // Not used now, maybe later

    // compute raw differences (signed)
    int16_t temp_diff = (int16_t)calculated_temp - (int16_t)calculated_temp_2;
 8001e68:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <sensor_init_and_read+0x164>)
 8001e6a:	881a      	ldrh	r2, [r3, #0]
 8001e6c:	1dbb      	adds	r3, r7, #6
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	801a      	strh	r2, [r3, #0]
//    int16_t hum_diff  = (int16_t)calculated_hum - (int16_t)calculated_hum_2; // Not used now, maybe later

    // convert to absolute unsigned values
    uint8_t temp_delta = (uint8_t)abs(temp_diff);
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	5e9b      	ldrsh	r3, [r3, r2]
 8001e7e:	17da      	asrs	r2, r3, #31
 8001e80:	189b      	adds	r3, r3, r2
 8001e82:	4053      	eors	r3, r2
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	1cfb      	adds	r3, r7, #3
 8001e88:	701a      	strb	r2, [r3, #0]

    // if the difference between the 2 temp sensors is greater than 5 degreese celcius,
    // Then throw an error.
    // Keeping in mind that the values coming back are multipled by 100, so 264 would be 26.4
    // and 50 is actually 5.
    if (temp_delta > 50) {
 8001e8a:	1cfb      	adds	r3, r7, #3
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b32      	cmp	r3, #50	@ 0x32
 8001e90:	d901      	bls.n	8001e96 <sensor_init_and_read+0x12a>
    	return false;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e007      	b.n	8001ea6 <sensor_init_and_read+0x13a>
    }

    if (i2c_error_code) {
 8001e96:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <sensor_init_and_read+0x14c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	5e9b      	ldrsh	r3, [r3, r2]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <sensor_init_and_read+0x138>
        return false;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e000      	b.n	8001ea6 <sensor_init_and_read+0x13a>
    }
    return true;
 8001ea4:	2301      	movs	r3, #1
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b002      	add	sp, #8
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			@ (mov r8, r8)
 8001eb0:	2000046c 	.word	0x2000046c
 8001eb4:	2000046d 	.word	0x2000046d
 8001eb8:	2000047a 	.word	0x2000047a
 8001ebc:	00002710 	.word	0x00002710
 8001ec0:	20000470 	.word	0x20000470
 8001ec4:	2000046e 	.word	0x2000046e
 8001ec8:	20000474 	.word	0x20000474
 8001ecc:	20000472 	.word	0x20000472
 8001ed0:	20000476 	.word	0x20000476
 8001ed4:	20000478 	.word	0x20000478

08001ed8 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	021b      	lsls	r3, r3, #8
 8001ee8:	b21a      	sxth	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3301      	adds	r3, #1
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	b29b      	uxth	r3, r3
}
 8001ef8:	0018      	movs	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	b002      	add	sp, #8
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	000a      	movs	r2, r1
 8001f0a:	1cbb      	adds	r3, r7, #2
 8001f0c:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8001f0e:	230d      	movs	r3, #13
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	22ff      	movs	r2, #255	@ 0xff
 8001f14:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001f16:	230e      	movs	r3, #14
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	801a      	strh	r2, [r3, #0]
 8001f1e:	e038      	b.n	8001f92 <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8001f20:	230e      	movs	r3, #14
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	18d3      	adds	r3, r2, r3
 8001f2a:	7819      	ldrb	r1, [r3, #0]
 8001f2c:	220d      	movs	r2, #13
 8001f2e:	18bb      	adds	r3, r7, r2
 8001f30:	18ba      	adds	r2, r7, r2
 8001f32:	7812      	ldrb	r2, [r2, #0]
 8001f34:	404a      	eors	r2, r1
 8001f36:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001f38:	230c      	movs	r3, #12
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	701a      	strb	r2, [r3, #0]
 8001f40:	e01c      	b.n	8001f7c <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8001f42:	210d      	movs	r1, #13
 8001f44:	187b      	adds	r3, r7, r1
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	b25b      	sxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	da0a      	bge.n	8001f64 <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b25b      	sxtb	r3, r3
 8001f54:	18db      	adds	r3, r3, r3
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	2231      	movs	r2, #49	@ 0x31
 8001f5a:	4053      	eors	r3, r2
 8001f5c:	b25a      	sxtb	r2, r3
 8001f5e:	187b      	adds	r3, r7, r1
 8001f60:	701a      	strb	r2, [r3, #0]
 8001f62:	e005      	b.n	8001f70 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8001f64:	230d      	movs	r3, #13
 8001f66:	18fa      	adds	r2, r7, r3
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	18db      	adds	r3, r3, r3
 8001f6e:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001f70:	220c      	movs	r2, #12
 8001f72:	18bb      	adds	r3, r7, r2
 8001f74:	18ba      	adds	r2, r7, r2
 8001f76:	7812      	ldrb	r2, [r2, #0]
 8001f78:	3a01      	subs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
 8001f7c:	230c      	movs	r3, #12
 8001f7e:	18fb      	adds	r3, r7, r3
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1dd      	bne.n	8001f42 <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001f86:	220e      	movs	r2, #14
 8001f88:	18bb      	adds	r3, r7, r2
 8001f8a:	18ba      	adds	r2, r7, r2
 8001f8c:	8812      	ldrh	r2, [r2, #0]
 8001f8e:	3201      	adds	r2, #1
 8001f90:	801a      	strh	r2, [r3, #0]
 8001f92:	230e      	movs	r3, #14
 8001f94:	18fa      	adds	r2, r7, r3
 8001f96:	1cbb      	adds	r3, r7, #2
 8001f98:	8812      	ldrh	r2, [r2, #0]
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d3bf      	bcc.n	8001f20 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 8001fa0:	230d      	movs	r3, #13
 8001fa2:	18fb      	adds	r3, r7, r3
 8001fa4:	781b      	ldrb	r3, [r3, #0]
}
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b004      	add	sp, #16
 8001fac:	bd80      	pop	{r7, pc}

08001fae <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b082      	sub	sp, #8
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	0008      	movs	r0, r1
 8001fb8:	0011      	movs	r1, r2
 8001fba:	1cbb      	adds	r3, r7, #2
 8001fbc:	1c02      	adds	r2, r0, #0
 8001fbe:	801a      	strh	r2, [r3, #0]
 8001fc0:	1c7b      	adds	r3, r7, #1
 8001fc2:	1c0a      	adds	r2, r1, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 8001fc6:	1cbb      	adds	r3, r7, #2
 8001fc8:	881a      	ldrh	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	0011      	movs	r1, r2
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f7ff ff96 	bl	8001f00 <sensirion_i2c_generate_crc>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	1c7b      	adds	r3, r7, #1
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d001      	beq.n	8001fe4 <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e000      	b.n	8001fe6 <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	b002      	add	sp, #8
 8001fec:	bd80      	pop	{r7, pc}

08001fee <sensirion_i2c_add_command8_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command8_to_buffer(uint8_t* buffer, uint16_t offset,
                                              uint8_t command) {
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
 8001ff6:	0008      	movs	r0, r1
 8001ff8:	0011      	movs	r1, r2
 8001ffa:	1cbb      	adds	r3, r7, #2
 8001ffc:	1c02      	adds	r2, r0, #0
 8001ffe:	801a      	strh	r2, [r3, #0]
 8002000:	1c7b      	adds	r3, r7, #1
 8002002:	1c0a      	adds	r2, r1, #0
 8002004:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = command;
 8002006:	1cbb      	adds	r3, r7, #2
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	1cba      	adds	r2, r7, #2
 800200c:	1c59      	adds	r1, r3, #1
 800200e:	8011      	strh	r1, [r2, #0]
 8002010:	001a      	movs	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	189b      	adds	r3, r3, r2
 8002016:	1c7a      	adds	r2, r7, #1
 8002018:	7812      	ldrb	r2, [r2, #0]
 800201a:	701a      	strb	r2, [r3, #0]
    return offset;
 800201c:	1cbb      	adds	r3, r7, #2
 800201e:	881b      	ldrh	r3, [r3, #0]
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}

08002028 <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6039      	str	r1, [r7, #0]
 8002030:	0011      	movs	r1, r2
 8002032:	1dfb      	adds	r3, r7, #7
 8002034:	1c02      	adds	r2, r0, #0
 8002036:	701a      	strb	r2, [r3, #0]
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	1c0a      	adds	r2, r1, #0
 800203c:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 800203e:	1d3b      	adds	r3, r7, #4
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	b2da      	uxtb	r2, r3
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	1dfb      	adds	r3, r7, #7
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	0018      	movs	r0, r3
 800204c:	f000 f8c4 	bl	80021d8 <sensirion_i2c_hal_write>
 8002050:	0003      	movs	r3, r0
}
 8002052:	0018      	movs	r0, r3
 8002054:	46bd      	mov	sp, r7
 8002056:	b002      	add	sp, #8
 8002058:	bd80      	pop	{r7, pc}

0800205a <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 800205a:	b5b0      	push	{r4, r5, r7, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	af00      	add	r7, sp, #0
 8002060:	6039      	str	r1, [r7, #0]
 8002062:	0011      	movs	r1, r2
 8002064:	1dfb      	adds	r3, r7, #7
 8002066:	1c02      	adds	r2, r0, #0
 8002068:	701a      	strb	r2, [r3, #0]
 800206a:	1d3b      	adds	r3, r7, #4
 800206c:	1c0a      	adds	r2, r1, #0
 800206e:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	881b      	ldrh	r3, [r3, #0]
 8002074:	085b      	lsrs	r3, r3, #1
 8002076:	b29b      	uxth	r3, r3
 8002078:	220a      	movs	r2, #10
 800207a:	18ba      	adds	r2, r7, r2
 800207c:	1c19      	adds	r1, r3, #0
 800207e:	1c0b      	adds	r3, r1, #0
 8002080:	18db      	adds	r3, r3, r3
 8002082:	185b      	adds	r3, r3, r1
 8002084:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	2201      	movs	r2, #1
 800208c:	4013      	ands	r3, r2
 800208e:	b29b      	uxth	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 8002094:	2304      	movs	r3, #4
 8002096:	e06c      	b.n	8002172 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 8002098:	230a      	movs	r3, #10
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	6839      	ldr	r1, [r7, #0]
 80020a2:	1dfb      	adds	r3, r7, #7
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 f868 	bl	800217c <sensirion_i2c_hal_read>
 80020ac:	0003      	movs	r3, r0
 80020ae:	001a      	movs	r2, r3
 80020b0:	2108      	movs	r1, #8
 80020b2:	187b      	adds	r3, r7, r1
 80020b4:	801a      	strh	r2, [r3, #0]
    if (error) {
 80020b6:	000a      	movs	r2, r1
 80020b8:	18bb      	adds	r3, r7, r2
 80020ba:	2100      	movs	r1, #0
 80020bc:	5e5b      	ldrsh	r3, [r3, r1]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <sensirion_i2c_read_data_inplace+0x70>
        return error;
 80020c2:	18bb      	adds	r3, r7, r2
 80020c4:	2200      	movs	r2, #0
 80020c6:	5e9b      	ldrsh	r3, [r3, r2]
 80020c8:	e053      	b.n	8002172 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80020ca:	230e      	movs	r3, #14
 80020cc:	18fb      	adds	r3, r7, r3
 80020ce:	2200      	movs	r2, #0
 80020d0:	801a      	strh	r2, [r3, #0]
 80020d2:	230c      	movs	r3, #12
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	2200      	movs	r2, #0
 80020d8:	801a      	strh	r2, [r3, #0]
 80020da:	e041      	b.n	8002160 <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80020dc:	210e      	movs	r1, #14
 80020de:	187b      	adds	r3, r7, r1
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 80020e6:	187b      	adds	r3, r7, r1
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	3302      	adds	r3, #2
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	001a      	movs	r2, r3
 80020f4:	2102      	movs	r1, #2
 80020f6:	f7ff ff5a 	bl	8001fae <sensirion_i2c_check_crc>
 80020fa:	0003      	movs	r3, r0
 80020fc:	001a      	movs	r2, r3
 80020fe:	2108      	movs	r1, #8
 8002100:	187b      	adds	r3, r7, r1
 8002102:	801a      	strh	r2, [r3, #0]
        if (error) {
 8002104:	000a      	movs	r2, r1
 8002106:	18bb      	adds	r3, r7, r2
 8002108:	2100      	movs	r1, #0
 800210a:	5e5b      	ldrsh	r3, [r3, r1]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d003      	beq.n	8002118 <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 8002110:	18bb      	adds	r3, r7, r2
 8002112:	2200      	movs	r2, #0
 8002114:	5e9b      	ldrsh	r3, [r3, r2]
 8002116:	e02c      	b.n	8002172 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 8002118:	240e      	movs	r4, #14
 800211a:	193b      	adds	r3, r7, r4
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	18d2      	adds	r2, r2, r3
 8002122:	250c      	movs	r5, #12
 8002124:	197b      	adds	r3, r7, r5
 8002126:	881b      	ldrh	r3, [r3, #0]
 8002128:	1979      	adds	r1, r7, r5
 800212a:	1c58      	adds	r0, r3, #1
 800212c:	8008      	strh	r0, [r1, #0]
 800212e:	0019      	movs	r1, r3
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	185b      	adds	r3, r3, r1
 8002134:	7812      	ldrb	r2, [r2, #0]
 8002136:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 8002138:	193b      	adds	r3, r7, r4
 800213a:	881b      	ldrh	r3, [r3, #0]
 800213c:	3301      	adds	r3, #1
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	18d2      	adds	r2, r2, r3
 8002142:	197b      	adds	r3, r7, r5
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	1979      	adds	r1, r7, r5
 8002148:	1c58      	adds	r0, r3, #1
 800214a:	8008      	strh	r0, [r1, #0]
 800214c:	0019      	movs	r1, r3
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	185b      	adds	r3, r3, r1
 8002152:	7812      	ldrb	r2, [r2, #0]
 8002154:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8002156:	193b      	adds	r3, r7, r4
 8002158:	193a      	adds	r2, r7, r4
 800215a:	8812      	ldrh	r2, [r2, #0]
 800215c:	3203      	adds	r2, #3
 800215e:	801a      	strh	r2, [r3, #0]
 8002160:	230e      	movs	r3, #14
 8002162:	18fa      	adds	r2, r7, r3
 8002164:	230a      	movs	r3, #10
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	8812      	ldrh	r2, [r2, #0]
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	429a      	cmp	r2, r3
 800216e:	d3b5      	bcc.n	80020dc <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 8002170:	2300      	movs	r3, #0
}
 8002172:	0018      	movs	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	b004      	add	sp, #16
 8002178:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800217c <sensirion_i2c_hal_read>:

void sensirion_i2c_hal_free(void) {
    /* nothing to free */
}

int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 800217c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800217e:	b087      	sub	sp, #28
 8002180:	af02      	add	r7, sp, #8
 8002182:	6039      	str	r1, [r7, #0]
 8002184:	0011      	movs	r1, r2
 8002186:	1dfb      	adds	r3, r7, #7
 8002188:	1c02      	adds	r2, r0, #0
 800218a:	701a      	strb	r2, [r3, #0]
 800218c:	1dbb      	adds	r3, r7, #6
 800218e:	1c0a      	adds	r2, r1, #0
 8002190:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1), data, count, 1000);
 8002192:	1dfb      	adds	r3, r7, #7
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	b29b      	uxth	r3, r3
 8002198:	18db      	adds	r3, r3, r3
 800219a:	b299      	uxth	r1, r3
 800219c:	1dbb      	adds	r3, r7, #6
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	b29d      	uxth	r5, r3
 80021a2:	260f      	movs	r6, #15
 80021a4:	19bc      	adds	r4, r7, r6
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	480a      	ldr	r0, [pc, #40]	@ (80021d4 <sensirion_i2c_hal_read+0x58>)
 80021aa:	23fa      	movs	r3, #250	@ 0xfa
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	002b      	movs	r3, r5
 80021b2:	f001 fc43 	bl	8003a3c <HAL_I2C_Master_Receive>
 80021b6:	0003      	movs	r3, r0
 80021b8:	7023      	strb	r3, [r4, #0]
    return (status == HAL_OK) ? 0 : -1;
 80021ba:	19bb      	adds	r3, r7, r6
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <sensirion_i2c_hal_read+0x4a>
 80021c2:	2300      	movs	r3, #0
 80021c4:	e001      	b.n	80021ca <sensirion_i2c_hal_read+0x4e>
 80021c6:	2301      	movs	r3, #1
 80021c8:	425b      	negs	r3, r3
}
 80021ca:	0018      	movs	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	b005      	add	sp, #20
 80021d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	200000d8 	.word	0x200000d8

080021d8 <sensirion_i2c_hal_write>:

int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data, uint8_t count) {
 80021d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021da:	b087      	sub	sp, #28
 80021dc:	af02      	add	r7, sp, #8
 80021de:	6039      	str	r1, [r7, #0]
 80021e0:	0011      	movs	r1, r2
 80021e2:	1dfb      	adds	r3, r7, #7
 80021e4:	1c02      	adds	r2, r0, #0
 80021e6:	701a      	strb	r2, [r3, #0]
 80021e8:	1dbb      	adds	r3, r7, #6
 80021ea:	1c0a      	adds	r2, r1, #0
 80021ec:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1), (uint8_t*)data, count, 1000);
 80021ee:	1dfb      	adds	r3, r7, #7
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	18db      	adds	r3, r3, r3
 80021f6:	b299      	uxth	r1, r3
 80021f8:	1dbb      	adds	r3, r7, #6
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	b29d      	uxth	r5, r3
 80021fe:	260f      	movs	r6, #15
 8002200:	19bc      	adds	r4, r7, r6
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	480a      	ldr	r0, [pc, #40]	@ (8002230 <sensirion_i2c_hal_write+0x58>)
 8002206:	23fa      	movs	r3, #250	@ 0xfa
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	002b      	movs	r3, r5
 800220e:	f001 faeb 	bl	80037e8 <HAL_I2C_Master_Transmit>
 8002212:	0003      	movs	r3, r0
 8002214:	7023      	strb	r3, [r4, #0]
    return (status == HAL_OK) ? 0 : -1;
 8002216:	19bb      	adds	r3, r7, r6
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <sensirion_i2c_hal_write+0x4a>
 800221e:	2300      	movs	r3, #0
 8002220:	e001      	b.n	8002226 <sensirion_i2c_hal_write+0x4e>
 8002222:	2301      	movs	r3, #1
 8002224:	425b      	negs	r3, r3
}
 8002226:	0018      	movs	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	b005      	add	sp, #20
 800222c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800222e:	46c0      	nop			@ (mov r8, r8)
 8002230:	200000d8 	.word	0x200000d8

08002234 <sensirion_i2c_hal_sleep_usec>:

void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	22fa      	movs	r2, #250	@ 0xfa
 8002240:	0091      	lsls	r1, r2, #2
 8002242:	0018      	movs	r0, r3
 8002244:	f7fd ff72 	bl	800012c <__udivsi3>
 8002248:	0003      	movs	r3, r0
 800224a:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	22fa      	movs	r2, #250	@ 0xfa
 8002250:	0091      	lsls	r1, r2, #2
 8002252:	0018      	movs	r0, r3
 8002254:	f7fd fff0 	bl	8000238 <__aeabi_uidivmod>
 8002258:	1e0b      	subs	r3, r1, #0
 800225a:	d002      	beq.n	8002262 <sensirion_i2c_hal_sleep_usec+0x2e>
        msec++;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	3301      	adds	r3, #1
 8002260:	60fb      	str	r3, [r7, #12]
    }
    if (HAL_GetHalVersion() < 0x01010100) {
 8002262:	f000 f99b 	bl	800259c <HAL_GetHalVersion>
 8002266:	0003      	movs	r3, r0
 8002268:	4a06      	ldr	r2, [pc, #24]	@ (8002284 <sensirion_i2c_hal_sleep_usec+0x50>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d802      	bhi.n	8002274 <sensirion_i2c_hal_sleep_usec+0x40>
        msec++;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	3301      	adds	r3, #1
 8002272:	60fb      	str	r3, [r7, #12]
    }
    HAL_Delay(msec);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	0018      	movs	r0, r3
 8002278:	f000 f950 	bl	800251c <HAL_Delay>
}
 800227c:	46c0      	nop			@ (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b004      	add	sp, #16
 8002282:	bd80      	pop	{r7, pc}
 8002284:	010100ff 	.word	0x010100ff

08002288 <sht4x_init>:

static uint8_t communication_buffer[6] = {0};

static uint8_t _i2c_address;

void sht4x_init(uint8_t i2c_address) {
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	0002      	movs	r2, r0
 8002290:	1dfb      	adds	r3, r7, #7
 8002292:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 8002294:	4b03      	ldr	r3, [pc, #12]	@ (80022a4 <sht4x_init+0x1c>)
 8002296:	1dfa      	adds	r2, r7, #7
 8002298:	7812      	ldrb	r2, [r2, #0]
 800229a:	701a      	strb	r2, [r3, #0]
}
 800229c:	46c0      	nop			@ (mov r8, r8)
 800229e:	46bd      	mov	sp, r7
 80022a0:	b002      	add	sp, #8
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20000482 	.word	0x20000482

080022a8 <sht4x_measure_high_precision_ticks>:

int16_t sht4x_measure_high_precision_ticks(uint16_t* temperature_ticks,
                                           uint16_t* humidity_ticks) {
 80022a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022aa:	b087      	sub	sp, #28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 80022b2:	2516      	movs	r5, #22
 80022b4:	197b      	adds	r3, r7, r5
 80022b6:	2200      	movs	r2, #0
 80022b8:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 80022ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002364 <sht4x_measure_high_precision_ticks+0xbc>)
 80022bc:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 80022be:	260e      	movs	r6, #14
 80022c0:	19bb      	adds	r3, r7, r6
 80022c2:	2200      	movs	r2, #0
 80022c4:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0xfd);
 80022c6:	19bc      	adds	r4, r7, r6
 80022c8:	19bb      	adds	r3, r7, r6
 80022ca:	8819      	ldrh	r1, [r3, #0]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	22fd      	movs	r2, #253	@ 0xfd
 80022d0:	0018      	movs	r0, r3
 80022d2:	f7ff fe8c 	bl	8001fee <sensirion_i2c_add_command8_to_buffer>
 80022d6:	0003      	movs	r3, r0
 80022d8:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80022da:	4b23      	ldr	r3, [pc, #140]	@ (8002368 <sht4x_measure_high_precision_ticks+0xc0>)
 80022dc:	7818      	ldrb	r0, [r3, #0]
 80022de:	197c      	adds	r4, r7, r5
 80022e0:	19bb      	adds	r3, r7, r6
 80022e2:	881a      	ldrh	r2, [r3, #0]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	0019      	movs	r1, r3
 80022e8:	f7ff fe9e 	bl	8002028 <sensirion_i2c_write_data>
 80022ec:	0003      	movs	r3, r0
 80022ee:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80022f0:	197b      	adds	r3, r7, r5
 80022f2:	2200      	movs	r2, #0
 80022f4:	5e9b      	ldrsh	r3, [r3, r2]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <sht4x_measure_high_precision_ticks+0x5a>
        return local_error;
 80022fa:	197b      	adds	r3, r7, r5
 80022fc:	2200      	movs	r2, #0
 80022fe:	5e9b      	ldrsh	r3, [r3, r2]
 8002300:	e02c      	b.n	800235c <sht4x_measure_high_precision_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 8002302:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <sht4x_measure_high_precision_ticks+0xc4>)
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff ff95 	bl	8002234 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 800230a:	4b17      	ldr	r3, [pc, #92]	@ (8002368 <sht4x_measure_high_precision_ticks+0xc0>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2516      	movs	r5, #22
 8002310:	197c      	adds	r4, r7, r5
 8002312:	6939      	ldr	r1, [r7, #16]
 8002314:	2204      	movs	r2, #4
 8002316:	0018      	movs	r0, r3
 8002318:	f7ff fe9f 	bl	800205a <sensirion_i2c_read_data_inplace>
 800231c:	0003      	movs	r3, r0
 800231e:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002320:	197b      	adds	r3, r7, r5
 8002322:	2200      	movs	r2, #0
 8002324:	5e9b      	ldrsh	r3, [r3, r2]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <sht4x_measure_high_precision_ticks+0x8a>
        return local_error;
 800232a:	197b      	adds	r3, r7, r5
 800232c:	2200      	movs	r2, #0
 800232e:	5e9b      	ldrsh	r3, [r3, r2]
 8002330:	e014      	b.n	800235c <sht4x_measure_high_precision_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	0018      	movs	r0, r3
 8002336:	f7ff fdcf 	bl	8001ed8 <sensirion_common_bytes_to_uint16_t>
 800233a:	0003      	movs	r3, r0
 800233c:	001a      	movs	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	3302      	adds	r3, #2
 8002346:	0018      	movs	r0, r3
 8002348:	f7ff fdc6 	bl	8001ed8 <sensirion_common_bytes_to_uint16_t>
 800234c:	0003      	movs	r3, r0
 800234e:	001a      	movs	r2, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	801a      	strh	r2, [r3, #0]
    return local_error;
 8002354:	2316      	movs	r3, #22
 8002356:	18fb      	adds	r3, r7, r3
 8002358:	2200      	movs	r2, #0
 800235a:	5e9b      	ldrsh	r3, [r3, r2]
}
 800235c:	0018      	movs	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	b007      	add	sp, #28
 8002362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002364:	2000047c 	.word	0x2000047c
 8002368:	20000482 	.word	0x20000482
 800236c:	00002710 	.word	0x00002710

08002370 <sht4x_soft_reset>:
    }
    *serial_number = sensirion_common_bytes_to_uint32_t(&buffer_ptr[0]);
    return local_error;
}

int16_t sht4x_soft_reset() {
 8002370:	b5b0      	push	{r4, r5, r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 8002376:	250e      	movs	r5, #14
 8002378:	197b      	adds	r3, r7, r5
 800237a:	2200      	movs	r2, #0
 800237c:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 800237e:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <sht4x_soft_reset+0x6c>)
 8002380:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 8002382:	1dbb      	adds	r3, r7, #6
 8002384:	2200      	movs	r2, #0
 8002386:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x94);
 8002388:	1dbc      	adds	r4, r7, #6
 800238a:	1dbb      	adds	r3, r7, #6
 800238c:	8819      	ldrh	r1, [r3, #0]
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2294      	movs	r2, #148	@ 0x94
 8002392:	0018      	movs	r0, r3
 8002394:	f7ff fe2b 	bl	8001fee <sensirion_i2c_add_command8_to_buffer>
 8002398:	0003      	movs	r3, r0
 800239a:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 800239c:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <sht4x_soft_reset+0x70>)
 800239e:	7818      	ldrb	r0, [r3, #0]
 80023a0:	197c      	adds	r4, r7, r5
 80023a2:	1dbb      	adds	r3, r7, #6
 80023a4:	881a      	ldrh	r2, [r3, #0]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	0019      	movs	r1, r3
 80023aa:	f7ff fe3d 	bl	8002028 <sensirion_i2c_write_data>
 80023ae:	0003      	movs	r3, r0
 80023b0:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80023b2:	197b      	adds	r3, r7, r5
 80023b4:	2200      	movs	r2, #0
 80023b6:	5e9b      	ldrsh	r3, [r3, r2]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <sht4x_soft_reset+0x54>
        return local_error;
 80023bc:	197b      	adds	r3, r7, r5
 80023be:	2200      	movs	r2, #0
 80023c0:	5e9b      	ldrsh	r3, [r3, r2]
 80023c2:	e007      	b.n	80023d4 <sht4x_soft_reset+0x64>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 80023c4:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <sht4x_soft_reset+0x74>)
 80023c6:	0018      	movs	r0, r3
 80023c8:	f7ff ff34 	bl	8002234 <sensirion_i2c_hal_sleep_usec>
    return local_error;
 80023cc:	230e      	movs	r3, #14
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	2200      	movs	r2, #0
 80023d2:	5e9b      	ldrsh	r3, [r3, r2]
}
 80023d4:	0018      	movs	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	b004      	add	sp, #16
 80023da:	bdb0      	pop	{r4, r5, r7, pc}
 80023dc:	2000047c 	.word	0x2000047c
 80023e0:	20000482 	.word	0x20000482
 80023e4:	00002710 	.word	0x00002710

080023e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80023e8:	480d      	ldr	r0, [pc, #52]	@ (8002420 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80023ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80023ec:	f7ff fc74 	bl	8001cd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <LoopForever+0x6>)
  ldr r1, =_edata
 80023f2:	490d      	ldr	r1, [pc, #52]	@ (8002428 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <LoopForever+0xe>)
  movs r3, #0
 80023f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f8:	e002      	b.n	8002400 <LoopCopyDataInit>

080023fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fe:	3304      	adds	r3, #4

08002400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002404:	d3f9      	bcc.n	80023fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002406:	4a0a      	ldr	r2, [pc, #40]	@ (8002430 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002408:	4c0a      	ldr	r4, [pc, #40]	@ (8002434 <LoopForever+0x16>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800240c:	e001      	b.n	8002412 <LoopFillZerobss>

0800240e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002410:	3204      	adds	r2, #4

08002412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002414:	d3fb      	bcc.n	800240e <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8002416:	f004 fc75 	bl	8006d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800241a:	f7fe fdc7 	bl	8000fac <main>

0800241e <LoopForever>:

LoopForever:
    b LoopForever
 800241e:	e7fe      	b.n	800241e <LoopForever>
   ldr   r0, =_estack
 8002420:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002428:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800242c:	080077b4 	.word	0x080077b4
  ldr r2, =_sbss
 8002430:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002434:	200005d0 	.word	0x200005d0

08002438 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002438:	e7fe      	b.n	8002438 <ADC1_COMP_IRQHandler>
	...

0800243c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002442:	1dfb      	adds	r3, r7, #7
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002448:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <HAL_Init+0x3c>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_Init+0x3c>)
 800244e:	2140      	movs	r1, #64	@ 0x40
 8002450:	430a      	orrs	r2, r1
 8002452:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002454:	2003      	movs	r0, #3
 8002456:	f000 f811 	bl	800247c <HAL_InitTick>
 800245a:	1e03      	subs	r3, r0, #0
 800245c:	d003      	beq.n	8002466 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800245e:	1dfb      	adds	r3, r7, #7
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
 8002464:	e001      	b.n	800246a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002466:	f7ff fa3d 	bl	80018e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800246a:	1dfb      	adds	r3, r7, #7
 800246c:	781b      	ldrb	r3, [r3, #0]
}
 800246e:	0018      	movs	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	b002      	add	sp, #8
 8002474:	bd80      	pop	{r7, pc}
 8002476:	46c0      	nop			@ (mov r8, r8)
 8002478:	40022000 	.word	0x40022000

0800247c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <HAL_InitTick+0x5c>)
 8002486:	681c      	ldr	r4, [r3, #0]
 8002488:	4b14      	ldr	r3, [pc, #80]	@ (80024dc <HAL_InitTick+0x60>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	0019      	movs	r1, r3
 800248e:	23fa      	movs	r3, #250	@ 0xfa
 8002490:	0098      	lsls	r0, r3, #2
 8002492:	f7fd fe4b 	bl	800012c <__udivsi3>
 8002496:	0003      	movs	r3, r0
 8002498:	0019      	movs	r1, r3
 800249a:	0020      	movs	r0, r4
 800249c:	f7fd fe46 	bl	800012c <__udivsi3>
 80024a0:	0003      	movs	r3, r0
 80024a2:	0018      	movs	r0, r3
 80024a4:	f000 fdf5 	bl	8003092 <HAL_SYSTICK_Config>
 80024a8:	1e03      	subs	r3, r0, #0
 80024aa:	d001      	beq.n	80024b0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e00f      	b.n	80024d0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	d80b      	bhi.n	80024ce <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	2301      	movs	r3, #1
 80024ba:	425b      	negs	r3, r3
 80024bc:	2200      	movs	r2, #0
 80024be:	0018      	movs	r0, r3
 80024c0:	f000 fdbe 	bl	8003040 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024c4:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <HAL_InitTick+0x64>)
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	e000      	b.n	80024d0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
}
 80024d0:	0018      	movs	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	b003      	add	sp, #12
 80024d6:	bd90      	pop	{r4, r7, pc}
 80024d8:	20000004 	.word	0x20000004
 80024dc:	2000000c 	.word	0x2000000c
 80024e0:	20000008 	.word	0x20000008

080024e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <HAL_IncTick+0x1c>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	001a      	movs	r2, r3
 80024ee:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <HAL_IncTick+0x20>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	18d2      	adds	r2, r2, r3
 80024f4:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <HAL_IncTick+0x20>)
 80024f6:	601a      	str	r2, [r3, #0]
}
 80024f8:	46c0      	nop			@ (mov r8, r8)
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	46c0      	nop			@ (mov r8, r8)
 8002500:	2000000c 	.word	0x2000000c
 8002504:	20000484 	.word	0x20000484

08002508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  return uwTick;
 800250c:	4b02      	ldr	r3, [pc, #8]	@ (8002518 <HAL_GetTick+0x10>)
 800250e:	681b      	ldr	r3, [r3, #0]
}
 8002510:	0018      	movs	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	46c0      	nop			@ (mov r8, r8)
 8002518:	20000484 	.word	0x20000484

0800251c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002524:	f7ff fff0 	bl	8002508 <HAL_GetTick>
 8002528:	0003      	movs	r3, r0
 800252a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3301      	adds	r3, #1
 8002534:	d005      	beq.n	8002542 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002536:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <HAL_Delay+0x44>)
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	001a      	movs	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	189b      	adds	r3, r3, r2
 8002540:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	f7ff ffe0 	bl	8002508 <HAL_GetTick>
 8002548:	0002      	movs	r2, r0
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	429a      	cmp	r2, r3
 8002552:	d8f7      	bhi.n	8002544 <HAL_Delay+0x28>
  {
  }
}
 8002554:	46c0      	nop			@ (mov r8, r8)
 8002556:	46c0      	nop			@ (mov r8, r8)
 8002558:	46bd      	mov	sp, r7
 800255a:	b004      	add	sp, #16
 800255c:	bd80      	pop	{r7, pc}
 800255e:	46c0      	nop			@ (mov r8, r8)
 8002560:	2000000c 	.word	0x2000000c

08002564 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002568:	4b04      	ldr	r3, [pc, #16]	@ (800257c <HAL_SuspendTick+0x18>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b03      	ldr	r3, [pc, #12]	@ (800257c <HAL_SuspendTick+0x18>)
 800256e:	2102      	movs	r1, #2
 8002570:	438a      	bics	r2, r1
 8002572:	601a      	str	r2, [r3, #0]
}
 8002574:	46c0      	nop			@ (mov r8, r8)
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	46c0      	nop			@ (mov r8, r8)
 800257c:	e000e010 	.word	0xe000e010

08002580 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002584:	4b04      	ldr	r3, [pc, #16]	@ (8002598 <HAL_ResumeTick+0x18>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b03      	ldr	r3, [pc, #12]	@ (8002598 <HAL_ResumeTick+0x18>)
 800258a:	2102      	movs	r1, #2
 800258c:	430a      	orrs	r2, r1
 800258e:	601a      	str	r2, [r3, #0]
}
 8002590:	46c0      	nop			@ (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	e000e010 	.word	0xe000e010

0800259c <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 80025a0:	4b01      	ldr	r3, [pc, #4]	@ (80025a8 <HAL_GetHalVersion+0xc>)
}
 80025a2:	0018      	movs	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	010a0700 	.word	0x010a0700

080025ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e159      	b.n	8002872 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10a      	bne.n	80025dc <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2250      	movs	r2, #80	@ 0x50
 80025d0:	2100      	movs	r1, #0
 80025d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	0018      	movs	r0, r3
 80025d8:	f7ff f9ae 	bl	8001938 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e0:	2210      	movs	r2, #16
 80025e2:	4013      	ands	r3, r2
 80025e4:	2b10      	cmp	r3, #16
 80025e6:	d005      	beq.n	80025f4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2204      	movs	r2, #4
 80025f0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80025f2:	d00b      	beq.n	800260c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f8:	2210      	movs	r2, #16
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2250      	movs	r2, #80	@ 0x50
 8002604:	2100      	movs	r1, #0
 8002606:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e132      	b.n	8002872 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002610:	4a9a      	ldr	r2, [pc, #616]	@ (800287c <HAL_ADC_Init+0x2d0>)
 8002612:	4013      	ands	r3, r2
 8002614:	2202      	movs	r2, #2
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	2203      	movs	r2, #3
 8002624:	4013      	ands	r3, r2
 8002626:	2b01      	cmp	r3, #1
 8002628:	d108      	bne.n	800263c <HAL_ADC_Init+0x90>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2201      	movs	r2, #1
 8002632:	4013      	ands	r3, r2
 8002634:	2b01      	cmp	r3, #1
 8002636:	d101      	bne.n	800263c <HAL_ADC_Init+0x90>
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <HAL_ADC_Init+0x92>
 800263c:	2300      	movs	r3, #0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d149      	bne.n	80026d6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	23c0      	movs	r3, #192	@ 0xc0
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	429a      	cmp	r2, r3
 800264c:	d00b      	beq.n	8002666 <HAL_ADC_Init+0xba>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	2380      	movs	r3, #128	@ 0x80
 8002654:	05db      	lsls	r3, r3, #23
 8002656:	429a      	cmp	r2, r3
 8002658:	d005      	beq.n	8002666 <HAL_ADC_Init+0xba>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	2380      	movs	r3, #128	@ 0x80
 8002660:	061b      	lsls	r3, r3, #24
 8002662:	429a      	cmp	r2, r3
 8002664:	d111      	bne.n	800268a <HAL_ADC_Init+0xde>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	0892      	lsrs	r2, r2, #2
 8002674:	611a      	str	r2, [r3, #16]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6919      	ldr	r1, [r3, #16]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	611a      	str	r2, [r3, #16]
 8002688:	e014      	b.n	80026b4 <HAL_ADC_Init+0x108>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	691a      	ldr	r2, [r3, #16]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	0092      	lsls	r2, r2, #2
 8002696:	0892      	lsrs	r2, r2, #2
 8002698:	611a      	str	r2, [r3, #16]
 800269a:	4b79      	ldr	r3, [pc, #484]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4b78      	ldr	r3, [pc, #480]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026a0:	4978      	ldr	r1, [pc, #480]	@ (8002884 <HAL_ADC_Init+0x2d8>)
 80026a2:	400a      	ands	r2, r1
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	4b76      	ldr	r3, [pc, #472]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026a8:	6819      	ldr	r1, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	4b74      	ldr	r3, [pc, #464]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026b0:	430a      	orrs	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68da      	ldr	r2, [r3, #12]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2118      	movs	r1, #24
 80026c0:	438a      	bics	r2, r1
 80026c2:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68d9      	ldr	r1, [r3, #12]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80026d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	4b69      	ldr	r3, [pc, #420]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026dc:	496a      	ldr	r1, [pc, #424]	@ (8002888 <HAL_ADC_Init+0x2dc>)
 80026de:	400a      	ands	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80026e2:	4b67      	ldr	r3, [pc, #412]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026e4:	6819      	ldr	r1, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ea:	065a      	lsls	r2, r3, #25
 80026ec:	4b64      	ldr	r3, [pc, #400]	@ (8002880 <HAL_ADC_Init+0x2d4>)
 80026ee:	430a      	orrs	r2, r1
 80026f0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	2380      	movs	r3, #128	@ 0x80
 80026fa:	055b      	lsls	r3, r3, #21
 80026fc:	4013      	ands	r3, r2
 80026fe:	d108      	bne.n	8002712 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2180      	movs	r1, #128	@ 0x80
 800270c:	0549      	lsls	r1, r1, #21
 800270e:	430a      	orrs	r2, r1
 8002710:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68da      	ldr	r2, [r3, #12]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	495b      	ldr	r1, [pc, #364]	@ (800288c <HAL_ADC_Init+0x2e0>)
 800271e:	400a      	ands	r2, r1
 8002720:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68d9      	ldr	r1, [r3, #12]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d101      	bne.n	8002738 <HAL_ADC_Init+0x18c>
 8002734:	2304      	movs	r3, #4
 8002736:	e000      	b.n	800273a <HAL_ADC_Init+0x18e>
 8002738:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800273a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2020      	movs	r0, #32
 8002740:	5c1b      	ldrb	r3, [r3, r0]
 8002742:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002744:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	202c      	movs	r0, #44	@ 0x2c
 800274a:	5c1b      	ldrb	r3, [r3, r0]
 800274c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800274e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002754:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 800275c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002764:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002772:	23c2      	movs	r3, #194	@ 0xc2
 8002774:	33ff      	adds	r3, #255	@ 0xff
 8002776:	429a      	cmp	r2, r3
 8002778:	d00b      	beq.n	8002792 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68d9      	ldr	r1, [r3, #12]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002788:	431a      	orrs	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2221      	movs	r2, #33	@ 0x21
 8002796:	5c9b      	ldrb	r3, [r3, r2]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d11a      	bne.n	80027d2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	5c9b      	ldrb	r3, [r3, r2]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d109      	bne.n	80027ba <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2180      	movs	r1, #128	@ 0x80
 80027b2:	0249      	lsls	r1, r1, #9
 80027b4:	430a      	orrs	r2, r1
 80027b6:	60da      	str	r2, [r3, #12]
 80027b8:	e00b      	b.n	80027d2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027be:	2220      	movs	r2, #32
 80027c0:	431a      	orrs	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ca:	2201      	movs	r2, #1
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d11f      	bne.n	800281a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	492a      	ldr	r1, [pc, #168]	@ (8002890 <HAL_ADC_Init+0x2e4>)
 80027e6:	400a      	ands	r2, r1
 80027e8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6919      	ldr	r1, [r3, #16]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80027f8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80027fe:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	430a      	orrs	r2, r1
 8002806:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	691a      	ldr	r2, [r3, #16]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2101      	movs	r1, #1
 8002814:	430a      	orrs	r2, r1
 8002816:	611a      	str	r2, [r3, #16]
 8002818:	e00e      	b.n	8002838 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	2201      	movs	r2, #1
 8002822:	4013      	ands	r3, r2
 8002824:	2b01      	cmp	r3, #1
 8002826:	d107      	bne.n	8002838 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691a      	ldr	r2, [r3, #16]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2101      	movs	r1, #1
 8002834:	438a      	bics	r2, r1
 8002836:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695a      	ldr	r2, [r3, #20]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2107      	movs	r1, #7
 8002844:	438a      	bics	r2, r1
 8002846:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6959      	ldr	r1, [r3, #20]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002864:	2203      	movs	r2, #3
 8002866:	4393      	bics	r3, r2
 8002868:	2201      	movs	r2, #1
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	0018      	movs	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	b002      	add	sp, #8
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			@ (mov r8, r8)
 800287c:	fffffefd 	.word	0xfffffefd
 8002880:	40012708 	.word	0x40012708
 8002884:	ffc3ffff 	.word	0xffc3ffff
 8002888:	fdffffff 	.word	0xfdffffff
 800288c:	fffe0219 	.word	0xfffe0219
 8002890:	fffffc03 	.word	0xfffffc03

08002894 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800289c:	230f      	movs	r3, #15
 800289e:	18fb      	adds	r3, r7, r3
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2204      	movs	r2, #4
 80028ac:	4013      	ands	r3, r2
 80028ae:	d138      	bne.n	8002922 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2250      	movs	r2, #80	@ 0x50
 80028b4:	5c9b      	ldrb	r3, [r3, r2]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d101      	bne.n	80028be <HAL_ADC_Start+0x2a>
 80028ba:	2302      	movs	r3, #2
 80028bc:	e038      	b.n	8002930 <HAL_ADC_Start+0x9c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2250      	movs	r2, #80	@ 0x50
 80028c2:	2101      	movs	r1, #1
 80028c4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d007      	beq.n	80028de <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80028ce:	230f      	movs	r3, #15
 80028d0:	18fc      	adds	r4, r7, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	0018      	movs	r0, r3
 80028d6:	f000 f9b9 	bl	8002c4c <ADC_Enable>
 80028da:	0003      	movs	r3, r0
 80028dc:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028de:	230f      	movs	r3, #15
 80028e0:	18fb      	adds	r3, r7, r3
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d120      	bne.n	800292a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ec:	4a12      	ldr	r2, [pc, #72]	@ (8002938 <HAL_ADC_Start+0xa4>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	2280      	movs	r2, #128	@ 0x80
 80028f2:	0052      	lsls	r2, r2, #1
 80028f4:	431a      	orrs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2250      	movs	r2, #80	@ 0x50
 8002904:	2100      	movs	r1, #0
 8002906:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	221c      	movs	r2, #28
 800290e:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2104      	movs	r1, #4
 800291c:	430a      	orrs	r2, r1
 800291e:	609a      	str	r2, [r3, #8]
 8002920:	e003      	b.n	800292a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002922:	230f      	movs	r3, #15
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	2202      	movs	r2, #2
 8002928:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800292a:	230f      	movs	r3, #15
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	781b      	ldrb	r3, [r3, #0]
}
 8002930:	0018      	movs	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	b005      	add	sp, #20
 8002936:	bd90      	pop	{r4, r7, pc}
 8002938:	fffff0fe 	.word	0xfffff0fe

0800293c <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800293c:	b5b0      	push	{r4, r5, r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002944:	230f      	movs	r3, #15
 8002946:	18fb      	adds	r3, r7, r3
 8002948:	2200      	movs	r2, #0
 800294a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2250      	movs	r2, #80	@ 0x50
 8002950:	5c9b      	ldrb	r3, [r3, r2]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_ADC_Stop+0x1e>
 8002956:	2302      	movs	r3, #2
 8002958:	e029      	b.n	80029ae <HAL_ADC_Stop+0x72>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2250      	movs	r2, #80	@ 0x50
 800295e:	2101      	movs	r1, #1
 8002960:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002962:	250f      	movs	r5, #15
 8002964:	197c      	adds	r4, r7, r5
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	0018      	movs	r0, r3
 800296a:	f000 fa3e 	bl	8002dea <ADC_ConversionStop>
 800296e:	0003      	movs	r3, r0
 8002970:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002972:	197b      	adds	r3, r7, r5
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d112      	bne.n	80029a0 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800297a:	197c      	adds	r4, r7, r5
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	0018      	movs	r0, r3
 8002980:	f000 f9cc 	bl	8002d1c <ADC_Disable>
 8002984:	0003      	movs	r3, r0
 8002986:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002988:	197b      	adds	r3, r7, r5
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d107      	bne.n	80029a0 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002994:	4a08      	ldr	r2, [pc, #32]	@ (80029b8 <HAL_ADC_Stop+0x7c>)
 8002996:	4013      	ands	r3, r2
 8002998:	2201      	movs	r2, #1
 800299a:	431a      	orrs	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2250      	movs	r2, #80	@ 0x50
 80029a4:	2100      	movs	r1, #0
 80029a6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80029a8:	230f      	movs	r3, #15
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	781b      	ldrb	r3, [r3, #0]
}
 80029ae:	0018      	movs	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b004      	add	sp, #16
 80029b4:	bdb0      	pop	{r4, r5, r7, pc}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	fffffefe 	.word	0xfffffefe

080029bc <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d102      	bne.n	80029dc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80029d6:	2308      	movs	r3, #8
 80029d8:	60fb      	str	r3, [r7, #12]
 80029da:	e014      	b.n	8002a06 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	4013      	ands	r3, r2
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d10b      	bne.n	8002a02 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ee:	2220      	movs	r2, #32
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2250      	movs	r2, #80	@ 0x50
 80029fa:	2100      	movs	r1, #0
 80029fc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e072      	b.n	8002ae8 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002a02:	230c      	movs	r3, #12
 8002a04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a06:	f7ff fd7f 	bl	8002508 <HAL_GetTick>
 8002a0a:	0003      	movs	r3, r0
 8002a0c:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002a0e:	e01f      	b.n	8002a50 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	3301      	adds	r3, #1
 8002a14:	d01c      	beq.n	8002a50 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d007      	beq.n	8002a2c <HAL_ADC_PollForConversion+0x70>
 8002a1c:	f7ff fd74 	bl	8002508 <HAL_GetTick>
 8002a20:	0002      	movs	r2, r0
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d211      	bcs.n	8002a50 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	d10b      	bne.n	8002a50 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3c:	2204      	movs	r2, #4
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2250      	movs	r2, #80	@ 0x50
 8002a48:	2100      	movs	r1, #0
 8002a4a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e04b      	b.n	8002ae8 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d0d9      	beq.n	8002a10 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a60:	2280      	movs	r2, #128	@ 0x80
 8002a62:	0092      	lsls	r2, r2, #2
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	23c0      	movs	r3, #192	@ 0xc0
 8002a72:	011b      	lsls	r3, r3, #4
 8002a74:	4013      	ands	r3, r2
 8002a76:	d12e      	bne.n	8002ad6 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d129      	bne.n	8002ad6 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2208      	movs	r2, #8
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d122      	bne.n	8002ad6 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2204      	movs	r2, #4
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d110      	bne.n	8002abe <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	210c      	movs	r1, #12
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	4a0f      	ldr	r2, [pc, #60]	@ (8002af0 <HAL_ADC_PollForConversion+0x134>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	655a      	str	r2, [r3, #84]	@ 0x54
 8002abc:	e00b      	b.n	8002ad6 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ace:	2201      	movs	r2, #1
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d103      	bne.n	8002ae6 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	220c      	movs	r2, #12
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	0018      	movs	r0, r3
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b004      	add	sp, #16
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	fffffefe 	.word	0xfffffefe

08002af4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002b02:	0018      	movs	r0, r3
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b002      	add	sp, #8
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2250      	movs	r2, #80	@ 0x50
 8002b1a:	5c9b      	ldrb	r3, [r3, r2]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x18>
 8002b20:	2302      	movs	r3, #2
 8002b22:	e085      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x124>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2250      	movs	r2, #80	@ 0x50
 8002b28:	2101      	movs	r1, #1
 8002b2a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2204      	movs	r2, #4
 8002b34:	4013      	ands	r3, r2
 8002b36:	d00b      	beq.n	8002b50 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2250      	movs	r2, #80	@ 0x50
 8002b48:	2100      	movs	r1, #0
 8002b4a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e06f      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	4a38      	ldr	r2, [pc, #224]	@ (8002c38 <HAL_ADC_ConfigChannel+0x12c>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d035      	beq.n	8002bc6 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	035b      	lsls	r3, r3, #13
 8002b66:	0b5a      	lsrs	r2, r3, #13
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	2380      	movs	r3, #128	@ 0x80
 8002b76:	02db      	lsls	r3, r3, #11
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d009      	beq.n	8002b90 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8002b7c:	4b2f      	ldr	r3, [pc, #188]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4b2e      	ldr	r3, [pc, #184]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002b82:	2180      	movs	r1, #128	@ 0x80
 8002b84:	0409      	lsls	r1, r1, #16
 8002b86:	430a      	orrs	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002b8a:	200a      	movs	r0, #10
 8002b8c:	f000 f97a 	bl	8002e84 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	2380      	movs	r3, #128	@ 0x80
 8002b96:	029b      	lsls	r3, r3, #10
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d006      	beq.n	8002baa <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8002b9c:	4b27      	ldr	r3, [pc, #156]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4b26      	ldr	r3, [pc, #152]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002ba2:	2180      	movs	r1, #128	@ 0x80
 8002ba4:	03c9      	lsls	r1, r1, #15
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	2380      	movs	r3, #128	@ 0x80
 8002bb0:	025b      	lsls	r3, r3, #9
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d037      	beq.n	8002c26 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8002bb6:	4b21      	ldr	r3, [pc, #132]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	4b20      	ldr	r3, [pc, #128]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002bbc:	2180      	movs	r1, #128	@ 0x80
 8002bbe:	0449      	lsls	r1, r1, #17
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	e02f      	b.n	8002c26 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	035b      	lsls	r3, r3, #13
 8002bd2:	0b5b      	lsrs	r3, r3, #13
 8002bd4:	43d9      	mvns	r1, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	400a      	ands	r2, r1
 8002bdc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	2380      	movs	r3, #128	@ 0x80
 8002be4:	02db      	lsls	r3, r3, #11
 8002be6:	4013      	ands	r3, r2
 8002be8:	d005      	beq.n	8002bf6 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8002bea:	4b14      	ldr	r3, [pc, #80]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	4b13      	ldr	r3, [pc, #76]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002bf0:	4913      	ldr	r1, [pc, #76]	@ (8002c40 <HAL_ADC_ConfigChannel+0x134>)
 8002bf2:	400a      	ands	r2, r1
 8002bf4:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	2380      	movs	r3, #128	@ 0x80
 8002bfc:	029b      	lsls	r3, r3, #10
 8002bfe:	4013      	ands	r3, r2
 8002c00:	d005      	beq.n	8002c0e <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002c02:	4b0e      	ldr	r3, [pc, #56]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	4b0d      	ldr	r3, [pc, #52]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002c08:	490e      	ldr	r1, [pc, #56]	@ (8002c44 <HAL_ADC_ConfigChannel+0x138>)
 8002c0a:	400a      	ands	r2, r1
 8002c0c:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	2380      	movs	r3, #128	@ 0x80
 8002c14:	025b      	lsls	r3, r3, #9
 8002c16:	4013      	ands	r3, r2
 8002c18:	d005      	beq.n	8002c26 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	4b07      	ldr	r3, [pc, #28]	@ (8002c3c <HAL_ADC_ConfigChannel+0x130>)
 8002c20:	4909      	ldr	r1, [pc, #36]	@ (8002c48 <HAL_ADC_ConfigChannel+0x13c>)
 8002c22:	400a      	ands	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2250      	movs	r2, #80	@ 0x50
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	0018      	movs	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	b002      	add	sp, #8
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	00001001 	.word	0x00001001
 8002c3c:	40012708 	.word	0x40012708
 8002c40:	ff7fffff 	.word	0xff7fffff
 8002c44:	ffbfffff 	.word	0xffbfffff
 8002c48:	feffffff 	.word	0xfeffffff

08002c4c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2203      	movs	r2, #3
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d108      	bne.n	8002c78 <ADC_Enable+0x2c>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d101      	bne.n	8002c78 <ADC_Enable+0x2c>
 8002c74:	2301      	movs	r3, #1
 8002c76:	e000      	b.n	8002c7a <ADC_Enable+0x2e>
 8002c78:	2300      	movs	r3, #0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d146      	bne.n	8002d0c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	4a24      	ldr	r2, [pc, #144]	@ (8002d18 <ADC_Enable+0xcc>)
 8002c86:	4013      	ands	r3, r2
 8002c88:	d00d      	beq.n	8002ca6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8e:	2210      	movs	r2, #16
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e033      	b.n	8002d0e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	f000 f8e4 	bl	8002e84 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002cbc:	f7ff fc24 	bl	8002508 <HAL_GetTick>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cc4:	e01b      	b.n	8002cfe <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cc6:	f7ff fc1f 	bl	8002508 <HAL_GetTick>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b0a      	cmp	r3, #10
 8002cd2:	d914      	bls.n	8002cfe <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d00d      	beq.n	8002cfe <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce6:	2210      	movs	r2, #16
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e007      	b.n	8002d0e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2201      	movs	r2, #1
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d1dc      	bne.n	8002cc6 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	80000017 	.word	0x80000017

08002d1c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2203      	movs	r2, #3
 8002d30:	4013      	ands	r3, r2
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d108      	bne.n	8002d48 <ADC_Disable+0x2c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d101      	bne.n	8002d48 <ADC_Disable+0x2c>
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <ADC_Disable+0x2e>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d048      	beq.n	8002de0 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2205      	movs	r2, #5
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d110      	bne.n	8002d7e <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2102      	movs	r1, #2
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2203      	movs	r2, #3
 8002d72:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d74:	f7ff fbc8 	bl	8002508 <HAL_GetTick>
 8002d78:	0003      	movs	r3, r0
 8002d7a:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d7c:	e029      	b.n	8002dd2 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d82:	2210      	movs	r2, #16
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	2201      	movs	r2, #1
 8002d90:	431a      	orrs	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e023      	b.n	8002de2 <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d9a:	f7ff fbb5 	bl	8002508 <HAL_GetTick>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b0a      	cmp	r3, #10
 8002da6:	d914      	bls.n	8002dd2 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	2201      	movs	r2, #1
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d10d      	bne.n	8002dd2 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dba:	2210      	movs	r2, #16
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e007      	b.n	8002de2 <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d0dc      	beq.n	8002d9a <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	0018      	movs	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	b004      	add	sp, #16
 8002de8:	bd80      	pop	{r7, pc}

08002dea <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b084      	sub	sp, #16
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	2204      	movs	r2, #4
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d03a      	beq.n	8002e78 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2204      	movs	r2, #4
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d10d      	bne.n	8002e2c <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2202      	movs	r2, #2
 8002e18:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8002e1a:	d107      	bne.n	8002e2c <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2110      	movs	r1, #16
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e2c:	f7ff fb6c 	bl	8002508 <HAL_GetTick>
 8002e30:	0003      	movs	r3, r0
 8002e32:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002e34:	e01a      	b.n	8002e6c <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002e36:	f7ff fb67 	bl	8002508 <HAL_GetTick>
 8002e3a:	0002      	movs	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b0a      	cmp	r3, #10
 8002e42:	d913      	bls.n	8002e6c <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d00d      	beq.n	8002e6c <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e54:	2210      	movs	r2, #16
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e60:	2201      	movs	r2, #1
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e006      	b.n	8002e7a <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	2204      	movs	r2, #4
 8002e74:	4013      	ands	r3, r2
 8002e76:	d1de      	bne.n	8002e36 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	b004      	add	sp, #16
 8002e80:	bd80      	pop	{r7, pc}
	...

08002e84 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ebc <ADC_DelayMicroSecond+0x38>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	490b      	ldr	r1, [pc, #44]	@ (8002ec0 <ADC_DelayMicroSecond+0x3c>)
 8002e92:	0018      	movs	r0, r3
 8002e94:	f7fd f94a 	bl	800012c <__udivsi3>
 8002e98:	0003      	movs	r3, r0
 8002e9a:	001a      	movs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4353      	muls	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8002ea2:	e002      	b.n	8002eaa <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f9      	bne.n	8002ea4 <ADC_DelayMicroSecond+0x20>
  }
}
 8002eb0:	46c0      	nop			@ (mov r8, r8)
 8002eb2:	46c0      	nop			@ (mov r8, r8)
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	b004      	add	sp, #16
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	46c0      	nop			@ (mov r8, r8)
 8002ebc:	20000004 	.word	0x20000004
 8002ec0:	000f4240 	.word	0x000f4240

08002ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	0002      	movs	r2, r0
 8002ecc:	1dfb      	adds	r3, r7, #7
 8002ece:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ed0:	1dfb      	adds	r3, r7, #7
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ed6:	d809      	bhi.n	8002eec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ed8:	1dfb      	adds	r3, r7, #7
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	001a      	movs	r2, r3
 8002ede:	231f      	movs	r3, #31
 8002ee0:	401a      	ands	r2, r3
 8002ee2:	4b04      	ldr	r3, [pc, #16]	@ (8002ef4 <__NVIC_EnableIRQ+0x30>)
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	4091      	lsls	r1, r2
 8002ee8:	000a      	movs	r2, r1
 8002eea:	601a      	str	r2, [r3, #0]
  }
}
 8002eec:	46c0      	nop			@ (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b002      	add	sp, #8
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	e000e100 	.word	0xe000e100

08002ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ef8:	b590      	push	{r4, r7, lr}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	0002      	movs	r2, r0
 8002f00:	6039      	str	r1, [r7, #0]
 8002f02:	1dfb      	adds	r3, r7, #7
 8002f04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f06:	1dfb      	adds	r3, r7, #7
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f0c:	d828      	bhi.n	8002f60 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002fcc <__NVIC_SetPriority+0xd4>)
 8002f10:	1dfb      	adds	r3, r7, #7
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	b25b      	sxtb	r3, r3
 8002f16:	089b      	lsrs	r3, r3, #2
 8002f18:	33c0      	adds	r3, #192	@ 0xc0
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	589b      	ldr	r3, [r3, r2]
 8002f1e:	1dfa      	adds	r2, r7, #7
 8002f20:	7812      	ldrb	r2, [r2, #0]
 8002f22:	0011      	movs	r1, r2
 8002f24:	2203      	movs	r2, #3
 8002f26:	400a      	ands	r2, r1
 8002f28:	00d2      	lsls	r2, r2, #3
 8002f2a:	21ff      	movs	r1, #255	@ 0xff
 8002f2c:	4091      	lsls	r1, r2
 8002f2e:	000a      	movs	r2, r1
 8002f30:	43d2      	mvns	r2, r2
 8002f32:	401a      	ands	r2, r3
 8002f34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	019b      	lsls	r3, r3, #6
 8002f3a:	22ff      	movs	r2, #255	@ 0xff
 8002f3c:	401a      	ands	r2, r3
 8002f3e:	1dfb      	adds	r3, r7, #7
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	0018      	movs	r0, r3
 8002f44:	2303      	movs	r3, #3
 8002f46:	4003      	ands	r3, r0
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f4c:	481f      	ldr	r0, [pc, #124]	@ (8002fcc <__NVIC_SetPriority+0xd4>)
 8002f4e:	1dfb      	adds	r3, r7, #7
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	b25b      	sxtb	r3, r3
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	430a      	orrs	r2, r1
 8002f58:	33c0      	adds	r3, #192	@ 0xc0
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f5e:	e031      	b.n	8002fc4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f60:	4a1b      	ldr	r2, [pc, #108]	@ (8002fd0 <__NVIC_SetPriority+0xd8>)
 8002f62:	1dfb      	adds	r3, r7, #7
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	0019      	movs	r1, r3
 8002f68:	230f      	movs	r3, #15
 8002f6a:	400b      	ands	r3, r1
 8002f6c:	3b08      	subs	r3, #8
 8002f6e:	089b      	lsrs	r3, r3, #2
 8002f70:	3306      	adds	r3, #6
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	18d3      	adds	r3, r2, r3
 8002f76:	3304      	adds	r3, #4
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	1dfa      	adds	r2, r7, #7
 8002f7c:	7812      	ldrb	r2, [r2, #0]
 8002f7e:	0011      	movs	r1, r2
 8002f80:	2203      	movs	r2, #3
 8002f82:	400a      	ands	r2, r1
 8002f84:	00d2      	lsls	r2, r2, #3
 8002f86:	21ff      	movs	r1, #255	@ 0xff
 8002f88:	4091      	lsls	r1, r2
 8002f8a:	000a      	movs	r2, r1
 8002f8c:	43d2      	mvns	r2, r2
 8002f8e:	401a      	ands	r2, r3
 8002f90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	019b      	lsls	r3, r3, #6
 8002f96:	22ff      	movs	r2, #255	@ 0xff
 8002f98:	401a      	ands	r2, r3
 8002f9a:	1dfb      	adds	r3, r7, #7
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	4003      	ands	r3, r0
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fa8:	4809      	ldr	r0, [pc, #36]	@ (8002fd0 <__NVIC_SetPriority+0xd8>)
 8002faa:	1dfb      	adds	r3, r7, #7
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	001c      	movs	r4, r3
 8002fb0:	230f      	movs	r3, #15
 8002fb2:	4023      	ands	r3, r4
 8002fb4:	3b08      	subs	r3, #8
 8002fb6:	089b      	lsrs	r3, r3, #2
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	3306      	adds	r3, #6
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	18c3      	adds	r3, r0, r3
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	601a      	str	r2, [r3, #0]
}
 8002fc4:	46c0      	nop			@ (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b003      	add	sp, #12
 8002fca:	bd90      	pop	{r4, r7, pc}
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002fd8:	f3bf 8f4f 	dsb	sy
}
 8002fdc:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fde:	4b04      	ldr	r3, [pc, #16]	@ (8002ff0 <__NVIC_SystemReset+0x1c>)
 8002fe0:	4a04      	ldr	r2, [pc, #16]	@ (8002ff4 <__NVIC_SystemReset+0x20>)
 8002fe2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002fe4:	f3bf 8f4f 	dsb	sy
}
 8002fe8:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	e7fd      	b.n	8002fea <__NVIC_SystemReset+0x16>
 8002fee:	46c0      	nop			@ (mov r8, r8)
 8002ff0:	e000ed00 	.word	0xe000ed00
 8002ff4:	05fa0004 	.word	0x05fa0004

08002ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	1e5a      	subs	r2, r3, #1
 8003004:	2380      	movs	r3, #128	@ 0x80
 8003006:	045b      	lsls	r3, r3, #17
 8003008:	429a      	cmp	r2, r3
 800300a:	d301      	bcc.n	8003010 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800300c:	2301      	movs	r3, #1
 800300e:	e010      	b.n	8003032 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003010:	4b0a      	ldr	r3, [pc, #40]	@ (800303c <SysTick_Config+0x44>)
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	3a01      	subs	r2, #1
 8003016:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003018:	2301      	movs	r3, #1
 800301a:	425b      	negs	r3, r3
 800301c:	2103      	movs	r1, #3
 800301e:	0018      	movs	r0, r3
 8003020:	f7ff ff6a 	bl	8002ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003024:	4b05      	ldr	r3, [pc, #20]	@ (800303c <SysTick_Config+0x44>)
 8003026:	2200      	movs	r2, #0
 8003028:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800302a:	4b04      	ldr	r3, [pc, #16]	@ (800303c <SysTick_Config+0x44>)
 800302c:	2207      	movs	r2, #7
 800302e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003030:	2300      	movs	r3, #0
}
 8003032:	0018      	movs	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	b002      	add	sp, #8
 8003038:	bd80      	pop	{r7, pc}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	e000e010 	.word	0xe000e010

08003040 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	210f      	movs	r1, #15
 800304c:	187b      	adds	r3, r7, r1
 800304e:	1c02      	adds	r2, r0, #0
 8003050:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	187b      	adds	r3, r7, r1
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	b25b      	sxtb	r3, r3
 800305a:	0011      	movs	r1, r2
 800305c:	0018      	movs	r0, r3
 800305e:	f7ff ff4b 	bl	8002ef8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	46bd      	mov	sp, r7
 8003066:	b004      	add	sp, #16
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	0002      	movs	r2, r0
 8003072:	1dfb      	adds	r3, r7, #7
 8003074:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003076:	1dfb      	adds	r3, r7, #7
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	b25b      	sxtb	r3, r3
 800307c:	0018      	movs	r0, r3
 800307e:	f7ff ff21 	bl	8002ec4 <__NVIC_EnableIRQ>
}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	46bd      	mov	sp, r7
 8003086:	b002      	add	sp, #8
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800308e:	f7ff ffa1 	bl	8002fd4 <__NVIC_SystemReset>

08003092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	0018      	movs	r0, r3
 800309e:	f7ff ffab 	bl	8002ff8 <SysTick_Config>
 80030a2:	0003      	movs	r3, r0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030b4:	230f      	movs	r3, #15
 80030b6:	18fb      	adds	r3, r7, r3
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2225      	movs	r2, #37	@ 0x25
 80030c0:	5c9b      	ldrb	r3, [r3, r2]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d008      	beq.n	80030da <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2204      	movs	r2, #4
 80030cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2224      	movs	r2, #36	@ 0x24
 80030d2:	2100      	movs	r1, #0
 80030d4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e024      	b.n	8003124 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	210e      	movs	r1, #14
 80030e6:	438a      	bics	r2, r1
 80030e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2101      	movs	r1, #1
 80030f6:	438a      	bics	r2, r1
 80030f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fe:	221c      	movs	r2, #28
 8003100:	401a      	ands	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	2101      	movs	r1, #1
 8003108:	4091      	lsls	r1, r2
 800310a:	000a      	movs	r2, r1
 800310c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2225      	movs	r2, #37	@ 0x25
 8003112:	2101      	movs	r1, #1
 8003114:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2224      	movs	r2, #36	@ 0x24
 800311a:	2100      	movs	r1, #0
 800311c:	5499      	strb	r1, [r3, r2]

    return status;
 800311e:	230f      	movs	r3, #15
 8003120:	18fb      	adds	r3, r7, r3
 8003122:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003124:	0018      	movs	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	b004      	add	sp, #16
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003138:	0018      	movs	r0, r3
 800313a:	46bd      	mov	sp, r7
 800313c:	b002      	add	sp, #8
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003152:	2300      	movs	r3, #0
 8003154:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003156:	e155      	b.n	8003404 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2101      	movs	r1, #1
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	4091      	lsls	r1, r2
 8003162:	000a      	movs	r2, r1
 8003164:	4013      	ands	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d100      	bne.n	8003170 <HAL_GPIO_Init+0x30>
 800316e:	e146      	b.n	80033fe <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2203      	movs	r2, #3
 8003176:	4013      	ands	r3, r2
 8003178:	2b01      	cmp	r3, #1
 800317a:	d005      	beq.n	8003188 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2203      	movs	r2, #3
 8003182:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003184:	2b02      	cmp	r3, #2
 8003186:	d130      	bne.n	80031ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	2203      	movs	r2, #3
 8003194:	409a      	lsls	r2, r3
 8003196:	0013      	movs	r3, r2
 8003198:	43da      	mvns	r2, r3
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4013      	ands	r3, r2
 800319e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	409a      	lsls	r2, r3
 80031aa:	0013      	movs	r3, r2
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031be:	2201      	movs	r2, #1
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	409a      	lsls	r2, r3
 80031c4:	0013      	movs	r3, r2
 80031c6:	43da      	mvns	r2, r3
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	091b      	lsrs	r3, r3, #4
 80031d4:	2201      	movs	r2, #1
 80031d6:	401a      	ands	r2, r3
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	409a      	lsls	r2, r3
 80031dc:	0013      	movs	r3, r2
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2203      	movs	r2, #3
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d017      	beq.n	8003226 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	2203      	movs	r2, #3
 8003202:	409a      	lsls	r2, r3
 8003204:	0013      	movs	r3, r2
 8003206:	43da      	mvns	r2, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4013      	ands	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	689a      	ldr	r2, [r3, #8]
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	409a      	lsls	r2, r3
 8003218:	0013      	movs	r3, r2
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	4313      	orrs	r3, r2
 800321e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2203      	movs	r2, #3
 800322c:	4013      	ands	r3, r2
 800322e:	2b02      	cmp	r3, #2
 8003230:	d123      	bne.n	800327a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	08da      	lsrs	r2, r3, #3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3208      	adds	r2, #8
 800323a:	0092      	lsls	r2, r2, #2
 800323c:	58d3      	ldr	r3, [r2, r3]
 800323e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	2207      	movs	r2, #7
 8003244:	4013      	ands	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	220f      	movs	r2, #15
 800324a:	409a      	lsls	r2, r3
 800324c:	0013      	movs	r3, r2
 800324e:	43da      	mvns	r2, r3
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	4013      	ands	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	691a      	ldr	r2, [r3, #16]
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2107      	movs	r1, #7
 800325e:	400b      	ands	r3, r1
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	409a      	lsls	r2, r3
 8003264:	0013      	movs	r3, r2
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	08da      	lsrs	r2, r3, #3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3208      	adds	r2, #8
 8003274:	0092      	lsls	r2, r2, #2
 8003276:	6939      	ldr	r1, [r7, #16]
 8003278:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	2203      	movs	r2, #3
 8003286:	409a      	lsls	r2, r3
 8003288:	0013      	movs	r3, r2
 800328a:	43da      	mvns	r2, r3
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	4013      	ands	r3, r2
 8003290:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2203      	movs	r2, #3
 8003298:	401a      	ands	r2, r3
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	409a      	lsls	r2, r3
 80032a0:	0013      	movs	r3, r2
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	23c0      	movs	r3, #192	@ 0xc0
 80032b4:	029b      	lsls	r3, r3, #10
 80032b6:	4013      	ands	r3, r2
 80032b8:	d100      	bne.n	80032bc <HAL_GPIO_Init+0x17c>
 80032ba:	e0a0      	b.n	80033fe <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032bc:	4b57      	ldr	r3, [pc, #348]	@ (800341c <HAL_GPIO_Init+0x2dc>)
 80032be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032c0:	4b56      	ldr	r3, [pc, #344]	@ (800341c <HAL_GPIO_Init+0x2dc>)
 80032c2:	2101      	movs	r1, #1
 80032c4:	430a      	orrs	r2, r1
 80032c6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80032c8:	4a55      	ldr	r2, [pc, #340]	@ (8003420 <HAL_GPIO_Init+0x2e0>)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	089b      	lsrs	r3, r3, #2
 80032ce:	3302      	adds	r3, #2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	589b      	ldr	r3, [r3, r2]
 80032d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2203      	movs	r2, #3
 80032da:	4013      	ands	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	220f      	movs	r2, #15
 80032e0:	409a      	lsls	r2, r3
 80032e2:	0013      	movs	r3, r2
 80032e4:	43da      	mvns	r2, r3
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	4013      	ands	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	23a0      	movs	r3, #160	@ 0xa0
 80032f0:	05db      	lsls	r3, r3, #23
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d01f      	beq.n	8003336 <HAL_GPIO_Init+0x1f6>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003424 <HAL_GPIO_Init+0x2e4>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d019      	beq.n	8003332 <HAL_GPIO_Init+0x1f2>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a49      	ldr	r2, [pc, #292]	@ (8003428 <HAL_GPIO_Init+0x2e8>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d013      	beq.n	800332e <HAL_GPIO_Init+0x1ee>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a48      	ldr	r2, [pc, #288]	@ (800342c <HAL_GPIO_Init+0x2ec>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d00d      	beq.n	800332a <HAL_GPIO_Init+0x1ea>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a47      	ldr	r2, [pc, #284]	@ (8003430 <HAL_GPIO_Init+0x2f0>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d007      	beq.n	8003326 <HAL_GPIO_Init+0x1e6>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a46      	ldr	r2, [pc, #280]	@ (8003434 <HAL_GPIO_Init+0x2f4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d101      	bne.n	8003322 <HAL_GPIO_Init+0x1e2>
 800331e:	2305      	movs	r3, #5
 8003320:	e00a      	b.n	8003338 <HAL_GPIO_Init+0x1f8>
 8003322:	2306      	movs	r3, #6
 8003324:	e008      	b.n	8003338 <HAL_GPIO_Init+0x1f8>
 8003326:	2304      	movs	r3, #4
 8003328:	e006      	b.n	8003338 <HAL_GPIO_Init+0x1f8>
 800332a:	2303      	movs	r3, #3
 800332c:	e004      	b.n	8003338 <HAL_GPIO_Init+0x1f8>
 800332e:	2302      	movs	r3, #2
 8003330:	e002      	b.n	8003338 <HAL_GPIO_Init+0x1f8>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <HAL_GPIO_Init+0x1f8>
 8003336:	2300      	movs	r3, #0
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	2103      	movs	r1, #3
 800333c:	400a      	ands	r2, r1
 800333e:	0092      	lsls	r2, r2, #2
 8003340:	4093      	lsls	r3, r2
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003348:	4935      	ldr	r1, [pc, #212]	@ (8003420 <HAL_GPIO_Init+0x2e0>)
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	089b      	lsrs	r3, r3, #2
 800334e:	3302      	adds	r3, #2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003356:	4b38      	ldr	r3, [pc, #224]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	43da      	mvns	r2, r3
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	4013      	ands	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	035b      	lsls	r3, r3, #13
 800336e:	4013      	ands	r3, r2
 8003370:	d003      	beq.n	800337a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800337a:	4b2f      	ldr	r3, [pc, #188]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003380:	4b2d      	ldr	r3, [pc, #180]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	43da      	mvns	r2, r3
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	4013      	ands	r3, r2
 800338e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	039b      	lsls	r3, r3, #14
 8003398:	4013      	ands	r3, r2
 800339a:	d003      	beq.n	80033a4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80033a4:	4b24      	ldr	r3, [pc, #144]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80033aa:	4b23      	ldr	r3, [pc, #140]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	43da      	mvns	r2, r3
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	4013      	ands	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685a      	ldr	r2, [r3, #4]
 80033be:	2380      	movs	r3, #128	@ 0x80
 80033c0:	029b      	lsls	r3, r3, #10
 80033c2:	4013      	ands	r3, r2
 80033c4:	d003      	beq.n	80033ce <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80033ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033d4:	4b18      	ldr	r3, [pc, #96]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	43da      	mvns	r2, r3
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	4013      	ands	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685a      	ldr	r2, [r3, #4]
 80033e8:	2380      	movs	r3, #128	@ 0x80
 80033ea:	025b      	lsls	r3, r3, #9
 80033ec:	4013      	ands	r3, r2
 80033ee:	d003      	beq.n	80033f8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80033f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	3301      	adds	r3, #1
 8003402:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	40da      	lsrs	r2, r3
 800340c:	1e13      	subs	r3, r2, #0
 800340e:	d000      	beq.n	8003412 <HAL_GPIO_Init+0x2d2>
 8003410:	e6a2      	b.n	8003158 <HAL_GPIO_Init+0x18>
  }
}
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	46c0      	nop			@ (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b006      	add	sp, #24
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40021000 	.word	0x40021000
 8003420:	40010000 	.word	0x40010000
 8003424:	50000400 	.word	0x50000400
 8003428:	50000800 	.word	0x50000800
 800342c:	50000c00 	.word	0x50000c00
 8003430:	50001000 	.word	0x50001000
 8003434:	50001c00 	.word	0x50001c00
 8003438:	40010400 	.word	0x40010400

0800343c <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8003452:	e0bc      	b.n	80035ce <HAL_GPIO_DeInit+0x192>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8003454:	2201      	movs	r2, #1
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	409a      	lsls	r2, r3
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	4013      	ands	r3, r2
 800345e:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d100      	bne.n	8003468 <HAL_GPIO_DeInit+0x2c>
 8003466:	e0af      	b.n	80035c8 <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8003468:	4a5e      	ldr	r2, [pc, #376]	@ (80035e4 <HAL_GPIO_DeInit+0x1a8>)
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	089b      	lsrs	r3, r3, #2
 800346e:	3302      	adds	r3, #2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	589b      	ldr	r3, [r3, r2]
 8003474:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	2203      	movs	r2, #3
 800347a:	4013      	ands	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	220f      	movs	r2, #15
 8003480:	409a      	lsls	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4013      	ands	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	23a0      	movs	r3, #160	@ 0xa0
 800348c:	05db      	lsls	r3, r3, #23
 800348e:	429a      	cmp	r2, r3
 8003490:	d01f      	beq.n	80034d2 <HAL_GPIO_DeInit+0x96>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a54      	ldr	r2, [pc, #336]	@ (80035e8 <HAL_GPIO_DeInit+0x1ac>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d019      	beq.n	80034ce <HAL_GPIO_DeInit+0x92>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a53      	ldr	r2, [pc, #332]	@ (80035ec <HAL_GPIO_DeInit+0x1b0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d013      	beq.n	80034ca <HAL_GPIO_DeInit+0x8e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a52      	ldr	r2, [pc, #328]	@ (80035f0 <HAL_GPIO_DeInit+0x1b4>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00d      	beq.n	80034c6 <HAL_GPIO_DeInit+0x8a>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a51      	ldr	r2, [pc, #324]	@ (80035f4 <HAL_GPIO_DeInit+0x1b8>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d007      	beq.n	80034c2 <HAL_GPIO_DeInit+0x86>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a50      	ldr	r2, [pc, #320]	@ (80035f8 <HAL_GPIO_DeInit+0x1bc>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d101      	bne.n	80034be <HAL_GPIO_DeInit+0x82>
 80034ba:	2305      	movs	r3, #5
 80034bc:	e00a      	b.n	80034d4 <HAL_GPIO_DeInit+0x98>
 80034be:	2306      	movs	r3, #6
 80034c0:	e008      	b.n	80034d4 <HAL_GPIO_DeInit+0x98>
 80034c2:	2304      	movs	r3, #4
 80034c4:	e006      	b.n	80034d4 <HAL_GPIO_DeInit+0x98>
 80034c6:	2303      	movs	r3, #3
 80034c8:	e004      	b.n	80034d4 <HAL_GPIO_DeInit+0x98>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e002      	b.n	80034d4 <HAL_GPIO_DeInit+0x98>
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <HAL_GPIO_DeInit+0x98>
 80034d2:	2300      	movs	r3, #0
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	2103      	movs	r1, #3
 80034d8:	400a      	ands	r2, r1
 80034da:	0092      	lsls	r2, r2, #2
 80034dc:	4093      	lsls	r3, r2
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d132      	bne.n	800354a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80034e4:	4b45      	ldr	r3, [pc, #276]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	43d9      	mvns	r1, r3
 80034ec:	4b43      	ldr	r3, [pc, #268]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 80034ee:	400a      	ands	r2, r1
 80034f0:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80034f2:	4b42      	ldr	r3, [pc, #264]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	43d9      	mvns	r1, r3
 80034fa:	4b40      	ldr	r3, [pc, #256]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 80034fc:	400a      	ands	r2, r1
 80034fe:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003500:	4b3e      	ldr	r3, [pc, #248]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	43d9      	mvns	r1, r3
 8003508:	4b3c      	ldr	r3, [pc, #240]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 800350a:	400a      	ands	r2, r1
 800350c:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800350e:	4b3b      	ldr	r3, [pc, #236]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 8003510:	689a      	ldr	r2, [r3, #8]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	43d9      	mvns	r1, r3
 8003516:	4b39      	ldr	r3, [pc, #228]	@ (80035fc <HAL_GPIO_DeInit+0x1c0>)
 8003518:	400a      	ands	r2, r1
 800351a:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	2203      	movs	r2, #3
 8003520:	4013      	ands	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	220f      	movs	r2, #15
 8003526:	409a      	lsls	r2, r3
 8003528:	0013      	movs	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800352c:	4a2d      	ldr	r2, [pc, #180]	@ (80035e4 <HAL_GPIO_DeInit+0x1a8>)
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	089b      	lsrs	r3, r3, #2
 8003532:	3302      	adds	r3, #2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	589a      	ldr	r2, [r3, r2]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	43d9      	mvns	r1, r3
 800353c:	4829      	ldr	r0, [pc, #164]	@ (80035e4 <HAL_GPIO_DeInit+0x1a8>)
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	089b      	lsrs	r3, r3, #2
 8003542:	400a      	ands	r2, r1
 8003544:	3302      	adds	r3, #2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	2103      	movs	r1, #3
 8003554:	4099      	lsls	r1, r3
 8003556:	000b      	movs	r3, r1
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	08da      	lsrs	r2, r3, #3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3208      	adds	r2, #8
 8003566:	0092      	lsls	r2, r2, #2
 8003568:	58d3      	ldr	r3, [r2, r3]
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	2107      	movs	r1, #7
 800356e:	400a      	ands	r2, r1
 8003570:	0092      	lsls	r2, r2, #2
 8003572:	210f      	movs	r1, #15
 8003574:	4091      	lsls	r1, r2
 8003576:	000a      	movs	r2, r1
 8003578:	43d1      	mvns	r1, r2
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	08d2      	lsrs	r2, r2, #3
 800357e:	4019      	ands	r1, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3208      	adds	r2, #8
 8003584:	0092      	lsls	r2, r2, #2
 8003586:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	0052      	lsls	r2, r2, #1
 8003590:	2103      	movs	r1, #3
 8003592:	4091      	lsls	r1, r2
 8003594:	000a      	movs	r2, r1
 8003596:	43d2      	mvns	r2, r2
 8003598:	401a      	ands	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2101      	movs	r1, #1
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	4091      	lsls	r1, r2
 80035a8:	000a      	movs	r2, r1
 80035aa:	43d2      	mvns	r2, r2
 80035ac:	401a      	ands	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	0052      	lsls	r2, r2, #1
 80035ba:	2103      	movs	r1, #3
 80035bc:	4091      	lsls	r1, r2
 80035be:	000a      	movs	r2, r1
 80035c0:	43d2      	mvns	r2, r2
 80035c2:	401a      	ands	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	609a      	str	r2, [r3, #8]
    }
    position++;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	3301      	adds	r3, #1
 80035cc:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	40da      	lsrs	r2, r3
 80035d4:	1e13      	subs	r3, r2, #0
 80035d6:	d000      	beq.n	80035da <HAL_GPIO_DeInit+0x19e>
 80035d8:	e73c      	b.n	8003454 <HAL_GPIO_DeInit+0x18>
  }
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46c0      	nop			@ (mov r8, r8)
 80035de:	46bd      	mov	sp, r7
 80035e0:	b006      	add	sp, #24
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40010000 	.word	0x40010000
 80035e8:	50000400 	.word	0x50000400
 80035ec:	50000800 	.word	0x50000800
 80035f0:	50000c00 	.word	0x50000c00
 80035f4:	50001000 	.word	0x50001000
 80035f8:	50001c00 	.word	0x50001c00
 80035fc:	40010400 	.word	0x40010400

08003600 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	0008      	movs	r0, r1
 800360a:	0011      	movs	r1, r2
 800360c:	1cbb      	adds	r3, r7, #2
 800360e:	1c02      	adds	r2, r0, #0
 8003610:	801a      	strh	r2, [r3, #0]
 8003612:	1c7b      	adds	r3, r7, #1
 8003614:	1c0a      	adds	r2, r1, #0
 8003616:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003618:	1c7b      	adds	r3, r7, #1
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d004      	beq.n	800362a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003620:	1cbb      	adds	r3, r7, #2
 8003622:	881a      	ldrh	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003628:	e003      	b.n	8003632 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800362a:	1cbb      	adds	r3, r7, #2
 800362c:	881a      	ldrh	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	46bd      	mov	sp, r7
 8003636:	b002      	add	sp, #8
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e08f      	b.n	800376e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2241      	movs	r2, #65	@ 0x41
 8003652:	5c9b      	ldrb	r3, [r3, r2]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d107      	bne.n	800366a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2240      	movs	r2, #64	@ 0x40
 800365e:	2100      	movs	r1, #0
 8003660:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	0018      	movs	r0, r3
 8003666:	f7fe f9a3 	bl	80019b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2241      	movs	r2, #65	@ 0x41
 800366e:	2124      	movs	r1, #36	@ 0x24
 8003670:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2101      	movs	r1, #1
 800367e:	438a      	bics	r2, r1
 8003680:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	493b      	ldr	r1, [pc, #236]	@ (8003778 <HAL_I2C_Init+0x13c>)
 800368c:	400a      	ands	r2, r1
 800368e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4938      	ldr	r1, [pc, #224]	@ (800377c <HAL_I2C_Init+0x140>)
 800369c:	400a      	ands	r2, r1
 800369e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d108      	bne.n	80036ba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2180      	movs	r1, #128	@ 0x80
 80036b2:	0209      	lsls	r1, r1, #8
 80036b4:	430a      	orrs	r2, r1
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	e007      	b.n	80036ca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2184      	movs	r1, #132	@ 0x84
 80036c4:	0209      	lsls	r1, r1, #8
 80036c6:	430a      	orrs	r2, r1
 80036c8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d109      	bne.n	80036e6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2180      	movs	r1, #128	@ 0x80
 80036de:	0109      	lsls	r1, r1, #4
 80036e0:	430a      	orrs	r2, r1
 80036e2:	605a      	str	r2, [r3, #4]
 80036e4:	e007      	b.n	80036f6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4923      	ldr	r1, [pc, #140]	@ (8003780 <HAL_I2C_Init+0x144>)
 80036f2:	400a      	ands	r2, r1
 80036f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4920      	ldr	r1, [pc, #128]	@ (8003784 <HAL_I2C_Init+0x148>)
 8003702:	430a      	orrs	r2, r1
 8003704:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68da      	ldr	r2, [r3, #12]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	491a      	ldr	r1, [pc, #104]	@ (800377c <HAL_I2C_Init+0x140>)
 8003712:	400a      	ands	r2, r1
 8003714:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	431a      	orrs	r2, r3
 8003720:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69d9      	ldr	r1, [r3, #28]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a1a      	ldr	r2, [r3, #32]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2101      	movs	r1, #1
 800374c:	430a      	orrs	r2, r1
 800374e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2241      	movs	r2, #65	@ 0x41
 800375a:	2120      	movs	r1, #32
 800375c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2242      	movs	r2, #66	@ 0x42
 8003768:	2100      	movs	r1, #0
 800376a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	0018      	movs	r0, r3
 8003770:	46bd      	mov	sp, r7
 8003772:	b002      	add	sp, #8
 8003774:	bd80      	pop	{r7, pc}
 8003776:	46c0      	nop			@ (mov r8, r8)
 8003778:	f0ffffff 	.word	0xf0ffffff
 800377c:	ffff7fff 	.word	0xffff7fff
 8003780:	fffff7ff 	.word	0xfffff7ff
 8003784:	02008000 	.word	0x02008000

08003788 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e022      	b.n	80037e0 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2241      	movs	r2, #65	@ 0x41
 800379e:	2124      	movs	r1, #36	@ 0x24
 80037a0:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2101      	movs	r1, #1
 80037ae:	438a      	bics	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	0018      	movs	r0, r3
 80037b6:	f7fe f93f 	bl	8001a38 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2241      	movs	r2, #65	@ 0x41
 80037c4:	2100      	movs	r1, #0
 80037c6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2242      	movs	r2, #66	@ 0x42
 80037d2:	2100      	movs	r1, #0
 80037d4:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2240      	movs	r2, #64	@ 0x40
 80037da:	2100      	movs	r1, #0
 80037dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	0018      	movs	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b002      	add	sp, #8
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80037e8:	b590      	push	{r4, r7, lr}
 80037ea:	b089      	sub	sp, #36	@ 0x24
 80037ec:	af02      	add	r7, sp, #8
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	0008      	movs	r0, r1
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	0019      	movs	r1, r3
 80037f6:	230a      	movs	r3, #10
 80037f8:	18fb      	adds	r3, r7, r3
 80037fa:	1c02      	adds	r2, r0, #0
 80037fc:	801a      	strh	r2, [r3, #0]
 80037fe:	2308      	movs	r3, #8
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	1c0a      	adds	r2, r1, #0
 8003804:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2241      	movs	r2, #65	@ 0x41
 800380a:	5c9b      	ldrb	r3, [r3, r2]
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b20      	cmp	r3, #32
 8003810:	d000      	beq.n	8003814 <HAL_I2C_Master_Transmit+0x2c>
 8003812:	e10a      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2240      	movs	r2, #64	@ 0x40
 8003818:	5c9b      	ldrb	r3, [r3, r2]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_I2C_Master_Transmit+0x3a>
 800381e:	2302      	movs	r3, #2
 8003820:	e104      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x244>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2240      	movs	r2, #64	@ 0x40
 8003826:	2101      	movs	r1, #1
 8003828:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800382a:	f7fe fe6d 	bl	8002508 <HAL_GetTick>
 800382e:	0003      	movs	r3, r0
 8003830:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003832:	2380      	movs	r3, #128	@ 0x80
 8003834:	0219      	lsls	r1, r3, #8
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	2319      	movs	r3, #25
 800383e:	2201      	movs	r2, #1
 8003840:	f000 fb22 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003844:	1e03      	subs	r3, r0, #0
 8003846:	d001      	beq.n	800384c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e0ef      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2241      	movs	r2, #65	@ 0x41
 8003850:	2121      	movs	r1, #33	@ 0x21
 8003852:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2242      	movs	r2, #66	@ 0x42
 8003858:	2110      	movs	r1, #16
 800385a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2208      	movs	r2, #8
 800386c:	18ba      	adds	r2, r7, r2
 800386e:	8812      	ldrh	r2, [r2, #0]
 8003870:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387c:	b29b      	uxth	r3, r3
 800387e:	2bff      	cmp	r3, #255	@ 0xff
 8003880:	d906      	bls.n	8003890 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	22ff      	movs	r2, #255	@ 0xff
 8003886:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003888:	2380      	movs	r3, #128	@ 0x80
 800388a:	045b      	lsls	r3, r3, #17
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	e007      	b.n	80038a0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800389a:	2380      	movs	r3, #128	@ 0x80
 800389c:	049b      	lsls	r3, r3, #18
 800389e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d027      	beq.n	80038f8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	781a      	ldrb	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	3301      	adds	r3, #1
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	697c      	ldr	r4, [r7, #20]
 80038e4:	230a      	movs	r3, #10
 80038e6:	18fb      	adds	r3, r7, r3
 80038e8:	8819      	ldrh	r1, [r3, #0]
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	4b51      	ldr	r3, [pc, #324]	@ (8003a34 <HAL_I2C_Master_Transmit+0x24c>)
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	0023      	movs	r3, r4
 80038f2:	f000 fd41 	bl	8004378 <I2C_TransferConfig>
 80038f6:	e06f      	b.n	80039d8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	697c      	ldr	r4, [r7, #20]
 8003900:	230a      	movs	r3, #10
 8003902:	18fb      	adds	r3, r7, r3
 8003904:	8819      	ldrh	r1, [r3, #0]
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	4b4a      	ldr	r3, [pc, #296]	@ (8003a34 <HAL_I2C_Master_Transmit+0x24c>)
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	0023      	movs	r3, r4
 800390e:	f000 fd33 	bl	8004378 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003912:	e061      	b.n	80039d8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	0018      	movs	r0, r3
 800391c:	f000 fb0c 	bl	8003f38 <I2C_WaitOnTXISFlagUntilTimeout>
 8003920:	1e03      	subs	r3, r0, #0
 8003922:	d001      	beq.n	8003928 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e081      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	781a      	ldrb	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003942:	b29b      	uxth	r3, r3
 8003944:	3b01      	subs	r3, #1
 8003946:	b29a      	uxth	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003950:	3b01      	subs	r3, #1
 8003952:	b29a      	uxth	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d03a      	beq.n	80039d8 <HAL_I2C_Master_Transmit+0x1f0>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003966:	2b00      	cmp	r3, #0
 8003968:	d136      	bne.n	80039d8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800396a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	0013      	movs	r3, r2
 8003974:	2200      	movs	r2, #0
 8003976:	2180      	movs	r1, #128	@ 0x80
 8003978:	f000 fa86 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 800397c:	1e03      	subs	r3, r0, #0
 800397e:	d001      	beq.n	8003984 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e053      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003988:	b29b      	uxth	r3, r3
 800398a:	2bff      	cmp	r3, #255	@ 0xff
 800398c:	d911      	bls.n	80039b2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	22ff      	movs	r2, #255	@ 0xff
 8003992:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003998:	b2da      	uxtb	r2, r3
 800399a:	2380      	movs	r3, #128	@ 0x80
 800399c:	045c      	lsls	r4, r3, #17
 800399e:	230a      	movs	r3, #10
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	8819      	ldrh	r1, [r3, #0]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	2300      	movs	r3, #0
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	0023      	movs	r3, r4
 80039ac:	f000 fce4 	bl	8004378 <I2C_TransferConfig>
 80039b0:	e012      	b.n	80039d8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	2380      	movs	r3, #128	@ 0x80
 80039c4:	049c      	lsls	r4, r3, #18
 80039c6:	230a      	movs	r3, #10
 80039c8:	18fb      	adds	r3, r7, r3
 80039ca:	8819      	ldrh	r1, [r3, #0]
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	2300      	movs	r3, #0
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	0023      	movs	r3, r4
 80039d4:	f000 fcd0 	bl	8004378 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d198      	bne.n	8003914 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	0018      	movs	r0, r3
 80039ea:	f000 faeb 	bl	8003fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039ee:	1e03      	subs	r3, r0, #0
 80039f0:	d001      	beq.n	80039f6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e01a      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2220      	movs	r2, #32
 80039fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	490b      	ldr	r1, [pc, #44]	@ (8003a38 <HAL_I2C_Master_Transmit+0x250>)
 8003a0a:	400a      	ands	r2, r1
 8003a0c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2241      	movs	r2, #65	@ 0x41
 8003a12:	2120      	movs	r1, #32
 8003a14:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2242      	movs	r2, #66	@ 0x42
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2240      	movs	r2, #64	@ 0x40
 8003a22:	2100      	movs	r1, #0
 8003a24:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e000      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003a2a:	2302      	movs	r3, #2
  }
}
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b007      	add	sp, #28
 8003a32:	bd90      	pop	{r4, r7, pc}
 8003a34:	80002000 	.word	0x80002000
 8003a38:	fe00e800 	.word	0xfe00e800

08003a3c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b089      	sub	sp, #36	@ 0x24
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	0008      	movs	r0, r1
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	0019      	movs	r1, r3
 8003a4a:	230a      	movs	r3, #10
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	1c02      	adds	r2, r0, #0
 8003a50:	801a      	strh	r2, [r3, #0]
 8003a52:	2308      	movs	r3, #8
 8003a54:	18fb      	adds	r3, r7, r3
 8003a56:	1c0a      	adds	r2, r1, #0
 8003a58:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2241      	movs	r2, #65	@ 0x41
 8003a5e:	5c9b      	ldrb	r3, [r3, r2]
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b20      	cmp	r3, #32
 8003a64:	d000      	beq.n	8003a68 <HAL_I2C_Master_Receive+0x2c>
 8003a66:	e0e8      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2240      	movs	r2, #64	@ 0x40
 8003a6c:	5c9b      	ldrb	r3, [r3, r2]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d101      	bne.n	8003a76 <HAL_I2C_Master_Receive+0x3a>
 8003a72:	2302      	movs	r3, #2
 8003a74:	e0e2      	b.n	8003c3c <HAL_I2C_Master_Receive+0x200>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2240      	movs	r2, #64	@ 0x40
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a7e:	f7fe fd43 	bl	8002508 <HAL_GetTick>
 8003a82:	0003      	movs	r3, r0
 8003a84:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a86:	2380      	movs	r3, #128	@ 0x80
 8003a88:	0219      	lsls	r1, r3, #8
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	2319      	movs	r3, #25
 8003a92:	2201      	movs	r2, #1
 8003a94:	f000 f9f8 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003a98:	1e03      	subs	r3, r0, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0cd      	b.n	8003c3c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2241      	movs	r2, #65	@ 0x41
 8003aa4:	2122      	movs	r1, #34	@ 0x22
 8003aa6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2242      	movs	r2, #66	@ 0x42
 8003aac:	2110      	movs	r1, #16
 8003aae:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2208      	movs	r2, #8
 8003ac0:	18ba      	adds	r2, r7, r2
 8003ac2:	8812      	ldrh	r2, [r2, #0]
 8003ac4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	2bff      	cmp	r3, #255	@ 0xff
 8003ad4:	d911      	bls.n	8003afa <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	2380      	movs	r3, #128	@ 0x80
 8003ae4:	045c      	lsls	r4, r3, #17
 8003ae6:	230a      	movs	r3, #10
 8003ae8:	18fb      	adds	r3, r7, r3
 8003aea:	8819      	ldrh	r1, [r3, #0]
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	4b55      	ldr	r3, [pc, #340]	@ (8003c44 <HAL_I2C_Master_Receive+0x208>)
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	0023      	movs	r3, r4
 8003af4:	f000 fc40 	bl	8004378 <I2C_TransferConfig>
 8003af8:	e076      	b.n	8003be8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	2380      	movs	r3, #128	@ 0x80
 8003b0c:	049c      	lsls	r4, r3, #18
 8003b0e:	230a      	movs	r3, #10
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	8819      	ldrh	r1, [r3, #0]
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	4b4b      	ldr	r3, [pc, #300]	@ (8003c44 <HAL_I2C_Master_Receive+0x208>)
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	0023      	movs	r3, r4
 8003b1c:	f000 fc2c 	bl	8004378 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003b20:	e062      	b.n	8003be8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f000 fa8f 	bl	800404c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b2e:	1e03      	subs	r3, r0, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e082      	b.n	8003c3c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d03a      	beq.n	8003be8 <HAL_I2C_Master_Receive+0x1ac>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d136      	bne.n	8003be8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	0013      	movs	r3, r2
 8003b84:	2200      	movs	r2, #0
 8003b86:	2180      	movs	r1, #128	@ 0x80
 8003b88:	f000 f97e 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003b8c:	1e03      	subs	r3, r0, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e053      	b.n	8003c3c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2bff      	cmp	r3, #255	@ 0xff
 8003b9c:	d911      	bls.n	8003bc2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	22ff      	movs	r2, #255	@ 0xff
 8003ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	2380      	movs	r3, #128	@ 0x80
 8003bac:	045c      	lsls	r4, r3, #17
 8003bae:	230a      	movs	r3, #10
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	8819      	ldrh	r1, [r3, #0]
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	0023      	movs	r3, r4
 8003bbc:	f000 fbdc 	bl	8004378 <I2C_TransferConfig>
 8003bc0:	e012      	b.n	8003be8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	2380      	movs	r3, #128	@ 0x80
 8003bd4:	049c      	lsls	r4, r3, #18
 8003bd6:	230a      	movs	r3, #10
 8003bd8:	18fb      	adds	r3, r7, r3
 8003bda:	8819      	ldrh	r1, [r3, #0]
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	2300      	movs	r3, #0
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	0023      	movs	r3, r4
 8003be4:	f000 fbc8 	bl	8004378 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d197      	bne.n	8003b22 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f000 f9e3 	bl	8003fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bfe:	1e03      	subs	r3, r0, #0
 8003c00:	d001      	beq.n	8003c06 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e01a      	b.n	8003c3c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	490b      	ldr	r1, [pc, #44]	@ (8003c48 <HAL_I2C_Master_Receive+0x20c>)
 8003c1a:	400a      	ands	r2, r1
 8003c1c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2241      	movs	r2, #65	@ 0x41
 8003c22:	2120      	movs	r1, #32
 8003c24:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2242      	movs	r2, #66	@ 0x42
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2240      	movs	r2, #64	@ 0x40
 8003c32:	2100      	movs	r1, #0
 8003c34:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	e000      	b.n	8003c3c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003c3a:	2302      	movs	r3, #2
  }
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b007      	add	sp, #28
 8003c42:	bd90      	pop	{r4, r7, pc}
 8003c44:	80002400 	.word	0x80002400
 8003c48:	fe00e800 	.word	0xfe00e800

08003c4c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08a      	sub	sp, #40	@ 0x28
 8003c50:	af02      	add	r7, sp, #8
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	607a      	str	r2, [r7, #4]
 8003c56:	603b      	str	r3, [r7, #0]
 8003c58:	230a      	movs	r3, #10
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	1c0a      	adds	r2, r1, #0
 8003c5e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2241      	movs	r2, #65	@ 0x41
 8003c68:	5c9b      	ldrb	r3, [r3, r2]
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b20      	cmp	r3, #32
 8003c6e:	d000      	beq.n	8003c72 <HAL_I2C_IsDeviceReady+0x26>
 8003c70:	e0df      	b.n	8003e32 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	699a      	ldr	r2, [r3, #24]
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	021b      	lsls	r3, r3, #8
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	2380      	movs	r3, #128	@ 0x80
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d101      	bne.n	8003c8a <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8003c86:	2302      	movs	r3, #2
 8003c88:	e0d4      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2240      	movs	r2, #64	@ 0x40
 8003c8e:	5c9b      	ldrb	r3, [r3, r2]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_I2C_IsDeviceReady+0x4c>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e0cd      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2240      	movs	r2, #64	@ 0x40
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2241      	movs	r2, #65	@ 0x41
 8003ca4:	2124      	movs	r1, #36	@ 0x24
 8003ca6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d107      	bne.n	8003cc6 <HAL_I2C_IsDeviceReady+0x7a>
 8003cb6:	230a      	movs	r3, #10
 8003cb8:	18fb      	adds	r3, r7, r3
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	059b      	lsls	r3, r3, #22
 8003cbe:	0d9b      	lsrs	r3, r3, #22
 8003cc0:	4a5e      	ldr	r2, [pc, #376]	@ (8003e3c <HAL_I2C_IsDeviceReady+0x1f0>)
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	e006      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x88>
 8003cc6:	230a      	movs	r3, #10
 8003cc8:	18fb      	adds	r3, r7, r3
 8003cca:	881b      	ldrh	r3, [r3, #0]
 8003ccc:	059b      	lsls	r3, r3, #22
 8003cce:	0d9b      	lsrs	r3, r3, #22
 8003cd0:	4a5b      	ldr	r2, [pc, #364]	@ (8003e40 <HAL_I2C_IsDeviceReady+0x1f4>)
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003cda:	f7fe fc15 	bl	8002508 <HAL_GetTick>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	2220      	movs	r2, #32
 8003cea:	4013      	ands	r3, r2
 8003cec:	3b20      	subs	r3, #32
 8003cee:	425a      	negs	r2, r3
 8003cf0:	4153      	adcs	r3, r2
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	231f      	movs	r3, #31
 8003cf6:	18fb      	adds	r3, r7, r3
 8003cf8:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2210      	movs	r2, #16
 8003d02:	4013      	ands	r3, r2
 8003d04:	3b10      	subs	r3, #16
 8003d06:	425a      	negs	r2, r3
 8003d08:	4153      	adcs	r3, r2
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	231e      	movs	r3, #30
 8003d0e:	18fb      	adds	r3, r7, r3
 8003d10:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003d12:	e035      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	3301      	adds	r3, #1
 8003d18:	d01a      	beq.n	8003d50 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d1a:	f7fe fbf5 	bl	8002508 <HAL_GetTick>
 8003d1e:	0002      	movs	r2, r0
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d302      	bcc.n	8003d30 <HAL_I2C_IsDeviceReady+0xe4>
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d10f      	bne.n	8003d50 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2241      	movs	r2, #65	@ 0x41
 8003d34:	2120      	movs	r1, #32
 8003d36:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2240      	movs	r2, #64	@ 0x40
 8003d48:	2100      	movs	r1, #0
 8003d4a:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e071      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	2220      	movs	r2, #32
 8003d58:	4013      	ands	r3, r2
 8003d5a:	3b20      	subs	r3, #32
 8003d5c:	425a      	negs	r2, r3
 8003d5e:	4153      	adcs	r3, r2
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	231f      	movs	r3, #31
 8003d64:	18fb      	adds	r3, r7, r3
 8003d66:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2210      	movs	r2, #16
 8003d70:	4013      	ands	r3, r2
 8003d72:	3b10      	subs	r3, #16
 8003d74:	425a      	negs	r2, r3
 8003d76:	4153      	adcs	r3, r2
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	231e      	movs	r3, #30
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003d80:	231f      	movs	r3, #31
 8003d82:	18fb      	adds	r3, r7, r3
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d104      	bne.n	8003d94 <HAL_I2C_IsDeviceReady+0x148>
 8003d8a:	231e      	movs	r3, #30
 8003d8c:	18fb      	adds	r3, r7, r3
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0bf      	beq.n	8003d14 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	2210      	movs	r2, #16
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b10      	cmp	r3, #16
 8003da0:	d01a      	beq.n	8003dd8 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	0013      	movs	r3, r2
 8003dac:	2200      	movs	r2, #0
 8003dae:	2120      	movs	r1, #32
 8003db0:	f000 f86a 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003db4:	1e03      	subs	r3, r0, #0
 8003db6:	d001      	beq.n	8003dbc <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e03b      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2241      	movs	r2, #65	@ 0x41
 8003dc8:	2120      	movs	r1, #32
 8003dca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2240      	movs	r2, #64	@ 0x40
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e02d      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	0013      	movs	r3, r2
 8003de2:	2200      	movs	r2, #0
 8003de4:	2120      	movs	r1, #32
 8003de6:	f000 f84f 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003dea:	1e03      	subs	r3, r0, #0
 8003dec:	d001      	beq.n	8003df2 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e020      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2210      	movs	r2, #16
 8003df8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	3301      	adds	r3, #1
 8003e06:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d900      	bls.n	8003e12 <HAL_I2C_IsDeviceReady+0x1c6>
 8003e10:	e74d      	b.n	8003cae <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2241      	movs	r2, #65	@ 0x41
 8003e16:	2120      	movs	r1, #32
 8003e18:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1e:	2220      	movs	r2, #32
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2240      	movs	r2, #64	@ 0x40
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e000      	b.n	8003e34 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8003e32:	2302      	movs	r3, #2
  }
}
 8003e34:	0018      	movs	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	b008      	add	sp, #32
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	02002000 	.word	0x02002000
 8003e40:	02002800 	.word	0x02002800

08003e44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	2202      	movs	r2, #2
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d103      	bne.n	8003e62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d007      	beq.n	8003e80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	699a      	ldr	r2, [r3, #24]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2101      	movs	r1, #1
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	619a      	str	r2, [r3, #24]
  }
}
 8003e80:	46c0      	nop			@ (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b002      	add	sp, #8
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	1dfb      	adds	r3, r7, #7
 8003e96:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e98:	e03a      	b.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	6839      	ldr	r1, [r7, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	f000 f971 	bl	8004188 <I2C_IsErrorOccurred>
 8003ea6:	1e03      	subs	r3, r0, #0
 8003ea8:	d001      	beq.n	8003eae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e040      	b.n	8003f30 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	d02d      	beq.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb4:	f7fe fb28 	bl	8002508 <HAL_GetTick>
 8003eb8:	0002      	movs	r2, r0
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d302      	bcc.n	8003eca <I2C_WaitOnFlagUntilTimeout+0x42>
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d122      	bne.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	425a      	negs	r2, r3
 8003eda:	4153      	adcs	r3, r2
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	001a      	movs	r2, r3
 8003ee0:	1dfb      	adds	r3, r7, #7
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d113      	bne.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eec:	2220      	movs	r2, #32
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2241      	movs	r2, #65	@ 0x41
 8003ef8:	2120      	movs	r1, #32
 8003efa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2242      	movs	r2, #66	@ 0x42
 8003f00:	2100      	movs	r1, #0
 8003f02:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2240      	movs	r2, #64	@ 0x40
 8003f08:	2100      	movs	r1, #0
 8003f0a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e00f      	b.n	8003f30 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	425a      	negs	r2, r3
 8003f20:	4153      	adcs	r3, r2
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	001a      	movs	r2, r3
 8003f26:	1dfb      	adds	r3, r7, #7
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d0b5      	beq.n	8003e9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	0018      	movs	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	b004      	add	sp, #16
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f44:	e032      	b.n	8003fac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	f000 f91b 	bl	8004188 <I2C_IsErrorOccurred>
 8003f52:	1e03      	subs	r3, r0, #0
 8003f54:	d001      	beq.n	8003f5a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e030      	b.n	8003fbc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	d025      	beq.n	8003fac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f60:	f7fe fad2 	bl	8002508 <HAL_GetTick>
 8003f64:	0002      	movs	r2, r0
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d302      	bcc.n	8003f76 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d11a      	bne.n	8003fac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	4013      	ands	r3, r2
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d013      	beq.n	8003fac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f88:	2220      	movs	r2, #32
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2241      	movs	r2, #65	@ 0x41
 8003f94:	2120      	movs	r1, #32
 8003f96:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2242      	movs	r2, #66	@ 0x42
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2240      	movs	r2, #64	@ 0x40
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e007      	b.n	8003fbc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d1c5      	bne.n	8003f46 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	b004      	add	sp, #16
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fd0:	e02f      	b.n	8004032 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	0018      	movs	r0, r3
 8003fda:	f000 f8d5 	bl	8004188 <I2C_IsErrorOccurred>
 8003fde:	1e03      	subs	r3, r0, #0
 8003fe0:	d001      	beq.n	8003fe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e02d      	b.n	8004042 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe6:	f7fe fa8f 	bl	8002508 <HAL_GetTick>
 8003fea:	0002      	movs	r2, r0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	68ba      	ldr	r2, [r7, #8]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d302      	bcc.n	8003ffc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d11a      	bne.n	8004032 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	2220      	movs	r2, #32
 8004004:	4013      	ands	r3, r2
 8004006:	2b20      	cmp	r3, #32
 8004008:	d013      	beq.n	8004032 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400e:	2220      	movs	r2, #32
 8004010:	431a      	orrs	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2241      	movs	r2, #65	@ 0x41
 800401a:	2120      	movs	r1, #32
 800401c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2242      	movs	r2, #66	@ 0x42
 8004022:	2100      	movs	r1, #0
 8004024:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2240      	movs	r2, #64	@ 0x40
 800402a:	2100      	movs	r1, #0
 800402c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e007      	b.n	8004042 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	2220      	movs	r2, #32
 800403a:	4013      	ands	r3, r2
 800403c:	2b20      	cmp	r3, #32
 800403e:	d1c8      	bne.n	8003fd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	0018      	movs	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	b004      	add	sp, #16
 8004048:	bd80      	pop	{r7, pc}
	...

0800404c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004058:	2317      	movs	r3, #23
 800405a:	18fb      	adds	r3, r7, r3
 800405c:	2200      	movs	r2, #0
 800405e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004060:	e07b      	b.n	800415a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	68b9      	ldr	r1, [r7, #8]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	0018      	movs	r0, r3
 800406a:	f000 f88d 	bl	8004188 <I2C_IsErrorOccurred>
 800406e:	1e03      	subs	r3, r0, #0
 8004070:	d003      	beq.n	800407a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004072:	2317      	movs	r3, #23
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	2201      	movs	r2, #1
 8004078:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	2220      	movs	r2, #32
 8004082:	4013      	ands	r3, r2
 8004084:	2b20      	cmp	r3, #32
 8004086:	d140      	bne.n	800410a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8004088:	2117      	movs	r1, #23
 800408a:	187b      	adds	r3, r7, r1
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d13b      	bne.n	800410a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	2204      	movs	r2, #4
 800409a:	4013      	ands	r3, r2
 800409c:	2b04      	cmp	r3, #4
 800409e:	d106      	bne.n	80040ae <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80040a8:	187b      	adds	r3, r7, r1
 80040aa:	2200      	movs	r2, #0
 80040ac:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2210      	movs	r2, #16
 80040b6:	4013      	ands	r3, r2
 80040b8:	2b10      	cmp	r3, #16
 80040ba:	d123      	bne.n	8004104 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2210      	movs	r2, #16
 80040c2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2204      	movs	r2, #4
 80040c8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2220      	movs	r2, #32
 80040d0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4929      	ldr	r1, [pc, #164]	@ (8004184 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80040de:	400a      	ands	r2, r1
 80040e0:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2241      	movs	r2, #65	@ 0x41
 80040e6:	2120      	movs	r1, #32
 80040e8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2242      	movs	r2, #66	@ 0x42
 80040ee:	2100      	movs	r1, #0
 80040f0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2240      	movs	r2, #64	@ 0x40
 80040f6:	2100      	movs	r1, #0
 80040f8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80040fa:	2317      	movs	r3, #23
 80040fc:	18fb      	adds	r3, r7, r3
 80040fe:	2201      	movs	r2, #1
 8004100:	701a      	strb	r2, [r3, #0]
 8004102:	e002      	b.n	800410a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800410a:	f7fe f9fd 	bl	8002508 <HAL_GetTick>
 800410e:	0002      	movs	r2, r0
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	429a      	cmp	r2, r3
 8004118:	d302      	bcc.n	8004120 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d11c      	bne.n	800415a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004120:	2017      	movs	r0, #23
 8004122:	183b      	adds	r3, r7, r0
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d117      	bne.n	800415a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	2204      	movs	r2, #4
 8004132:	4013      	ands	r3, r2
 8004134:	2b04      	cmp	r3, #4
 8004136:	d010      	beq.n	800415a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413c:	2220      	movs	r2, #32
 800413e:	431a      	orrs	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2241      	movs	r2, #65	@ 0x41
 8004148:	2120      	movs	r1, #32
 800414a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2240      	movs	r2, #64	@ 0x40
 8004150:	2100      	movs	r1, #0
 8004152:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004154:	183b      	adds	r3, r7, r0
 8004156:	2201      	movs	r2, #1
 8004158:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	2204      	movs	r2, #4
 8004162:	4013      	ands	r3, r2
 8004164:	2b04      	cmp	r3, #4
 8004166:	d005      	beq.n	8004174 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004168:	2317      	movs	r3, #23
 800416a:	18fb      	adds	r3, r7, r3
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d100      	bne.n	8004174 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004172:	e776      	b.n	8004062 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004174:	2317      	movs	r3, #23
 8004176:	18fb      	adds	r3, r7, r3
 8004178:	781b      	ldrb	r3, [r3, #0]
}
 800417a:	0018      	movs	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	b006      	add	sp, #24
 8004180:	bd80      	pop	{r7, pc}
 8004182:	46c0      	nop			@ (mov r8, r8)
 8004184:	fe00e800 	.word	0xfe00e800

08004188 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08a      	sub	sp, #40	@ 0x28
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004194:	2327      	movs	r3, #39	@ 0x27
 8004196:	18fb      	adds	r3, r7, r3
 8004198:	2200      	movs	r2, #0
 800419a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80041a4:	2300      	movs	r3, #0
 80041a6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	2210      	movs	r2, #16
 80041b0:	4013      	ands	r3, r2
 80041b2:	d100      	bne.n	80041b6 <I2C_IsErrorOccurred+0x2e>
 80041b4:	e079      	b.n	80042aa <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2210      	movs	r2, #16
 80041bc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041be:	e057      	b.n	8004270 <I2C_IsErrorOccurred+0xe8>
 80041c0:	2227      	movs	r2, #39	@ 0x27
 80041c2:	18bb      	adds	r3, r7, r2
 80041c4:	18ba      	adds	r2, r7, r2
 80041c6:	7812      	ldrb	r2, [r2, #0]
 80041c8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	3301      	adds	r3, #1
 80041ce:	d04f      	beq.n	8004270 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041d0:	f7fe f99a 	bl	8002508 <HAL_GetTick>
 80041d4:	0002      	movs	r2, r0
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d302      	bcc.n	80041e6 <I2C_IsErrorOccurred+0x5e>
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d144      	bne.n	8004270 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	01db      	lsls	r3, r3, #7
 80041f0:	4013      	ands	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80041f4:	2013      	movs	r0, #19
 80041f6:	183b      	adds	r3, r7, r0
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	2142      	movs	r1, #66	@ 0x42
 80041fc:	5c52      	ldrb	r2, [r2, r1]
 80041fe:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699a      	ldr	r2, [r3, #24]
 8004206:	2380      	movs	r3, #128	@ 0x80
 8004208:	021b      	lsls	r3, r3, #8
 800420a:	401a      	ands	r2, r3
 800420c:	2380      	movs	r3, #128	@ 0x80
 800420e:	021b      	lsls	r3, r3, #8
 8004210:	429a      	cmp	r2, r3
 8004212:	d126      	bne.n	8004262 <I2C_IsErrorOccurred+0xda>
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	2380      	movs	r3, #128	@ 0x80
 8004218:	01db      	lsls	r3, r3, #7
 800421a:	429a      	cmp	r2, r3
 800421c:	d021      	beq.n	8004262 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800421e:	183b      	adds	r3, r7, r0
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2b20      	cmp	r3, #32
 8004224:	d01d      	beq.n	8004262 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2180      	movs	r1, #128	@ 0x80
 8004232:	01c9      	lsls	r1, r1, #7
 8004234:	430a      	orrs	r2, r1
 8004236:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004238:	f7fe f966 	bl	8002508 <HAL_GetTick>
 800423c:	0003      	movs	r3, r0
 800423e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004240:	e00f      	b.n	8004262 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004242:	f7fe f961 	bl	8002508 <HAL_GetTick>
 8004246:	0002      	movs	r2, r0
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b19      	cmp	r3, #25
 800424e:	d908      	bls.n	8004262 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004250:	6a3b      	ldr	r3, [r7, #32]
 8004252:	2220      	movs	r2, #32
 8004254:	4313      	orrs	r3, r2
 8004256:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004258:	2327      	movs	r3, #39	@ 0x27
 800425a:	18fb      	adds	r3, r7, r3
 800425c:	2201      	movs	r2, #1
 800425e:	701a      	strb	r2, [r3, #0]

              break;
 8004260:	e006      	b.n	8004270 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	2220      	movs	r2, #32
 800426a:	4013      	ands	r3, r2
 800426c:	2b20      	cmp	r3, #32
 800426e:	d1e8      	bne.n	8004242 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	2220      	movs	r2, #32
 8004278:	4013      	ands	r3, r2
 800427a:	2b20      	cmp	r3, #32
 800427c:	d004      	beq.n	8004288 <I2C_IsErrorOccurred+0x100>
 800427e:	2327      	movs	r3, #39	@ 0x27
 8004280:	18fb      	adds	r3, r7, r3
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d09b      	beq.n	80041c0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004288:	2327      	movs	r3, #39	@ 0x27
 800428a:	18fb      	adds	r3, r7, r3
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d103      	bne.n	800429a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2220      	movs	r2, #32
 8004298:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800429a:	6a3b      	ldr	r3, [r7, #32]
 800429c:	2204      	movs	r2, #4
 800429e:	4313      	orrs	r3, r2
 80042a0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80042a2:	2327      	movs	r3, #39	@ 0x27
 80042a4:	18fb      	adds	r3, r7, r3
 80042a6:	2201      	movs	r2, #1
 80042a8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	2380      	movs	r3, #128	@ 0x80
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	4013      	ands	r3, r2
 80042ba:	d00c      	beq.n	80042d6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	2201      	movs	r2, #1
 80042c0:	4313      	orrs	r3, r2
 80042c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2280      	movs	r2, #128	@ 0x80
 80042ca:	0052      	lsls	r2, r2, #1
 80042cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042ce:	2327      	movs	r3, #39	@ 0x27
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	2201      	movs	r2, #1
 80042d4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	2380      	movs	r3, #128	@ 0x80
 80042da:	00db      	lsls	r3, r3, #3
 80042dc:	4013      	ands	r3, r2
 80042de:	d00c      	beq.n	80042fa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	2208      	movs	r2, #8
 80042e4:	4313      	orrs	r3, r2
 80042e6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2280      	movs	r2, #128	@ 0x80
 80042ee:	00d2      	lsls	r2, r2, #3
 80042f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042f2:	2327      	movs	r3, #39	@ 0x27
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	2201      	movs	r2, #1
 80042f8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	2380      	movs	r3, #128	@ 0x80
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4013      	ands	r3, r2
 8004302:	d00c      	beq.n	800431e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	2202      	movs	r2, #2
 8004308:	4313      	orrs	r3, r2
 800430a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2280      	movs	r2, #128	@ 0x80
 8004312:	0092      	lsls	r2, r2, #2
 8004314:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004316:	2327      	movs	r3, #39	@ 0x27
 8004318:	18fb      	adds	r3, r7, r3
 800431a:	2201      	movs	r2, #1
 800431c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800431e:	2327      	movs	r3, #39	@ 0x27
 8004320:	18fb      	adds	r3, r7, r3
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d01d      	beq.n	8004364 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	0018      	movs	r0, r3
 800432c:	f7ff fd8a 	bl	8003e44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	490e      	ldr	r1, [pc, #56]	@ (8004374 <I2C_IsErrorOccurred+0x1ec>)
 800433c:	400a      	ands	r2, r1
 800433e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	431a      	orrs	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2241      	movs	r2, #65	@ 0x41
 8004350:	2120      	movs	r1, #32
 8004352:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2242      	movs	r2, #66	@ 0x42
 8004358:	2100      	movs	r1, #0
 800435a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2240      	movs	r2, #64	@ 0x40
 8004360:	2100      	movs	r1, #0
 8004362:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004364:	2327      	movs	r3, #39	@ 0x27
 8004366:	18fb      	adds	r3, r7, r3
 8004368:	781b      	ldrb	r3, [r3, #0]
}
 800436a:	0018      	movs	r0, r3
 800436c:	46bd      	mov	sp, r7
 800436e:	b00a      	add	sp, #40	@ 0x28
 8004370:	bd80      	pop	{r7, pc}
 8004372:	46c0      	nop			@ (mov r8, r8)
 8004374:	fe00e800 	.word	0xfe00e800

08004378 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004378:	b590      	push	{r4, r7, lr}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	0008      	movs	r0, r1
 8004382:	0011      	movs	r1, r2
 8004384:	607b      	str	r3, [r7, #4]
 8004386:	240a      	movs	r4, #10
 8004388:	193b      	adds	r3, r7, r4
 800438a:	1c02      	adds	r2, r0, #0
 800438c:	801a      	strh	r2, [r3, #0]
 800438e:	2009      	movs	r0, #9
 8004390:	183b      	adds	r3, r7, r0
 8004392:	1c0a      	adds	r2, r1, #0
 8004394:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004396:	193b      	adds	r3, r7, r4
 8004398:	881b      	ldrh	r3, [r3, #0]
 800439a:	059b      	lsls	r3, r3, #22
 800439c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800439e:	183b      	adds	r3, r7, r0
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	0419      	lsls	r1, r3, #16
 80043a4:	23ff      	movs	r3, #255	@ 0xff
 80043a6:	041b      	lsls	r3, r3, #16
 80043a8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043aa:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b2:	4313      	orrs	r3, r2
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	085b      	lsrs	r3, r3, #1
 80043b8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043c2:	0d51      	lsrs	r1, r2, #21
 80043c4:	2280      	movs	r2, #128	@ 0x80
 80043c6:	00d2      	lsls	r2, r2, #3
 80043c8:	400a      	ands	r2, r1
 80043ca:	4907      	ldr	r1, [pc, #28]	@ (80043e8 <I2C_TransferConfig+0x70>)
 80043cc:	430a      	orrs	r2, r1
 80043ce:	43d2      	mvns	r2, r2
 80043d0:	401a      	ands	r2, r3
 80043d2:	0011      	movs	r1, r2
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	430a      	orrs	r2, r1
 80043dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80043de:	46c0      	nop			@ (mov r8, r8)
 80043e0:	46bd      	mov	sp, r7
 80043e2:	b007      	add	sp, #28
 80043e4:	bd90      	pop	{r4, r7, pc}
 80043e6:	46c0      	nop			@ (mov r8, r8)
 80043e8:	03ff63ff 	.word	0x03ff63ff

080043ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2241      	movs	r2, #65	@ 0x41
 80043fa:	5c9b      	ldrb	r3, [r3, r2]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b20      	cmp	r3, #32
 8004400:	d138      	bne.n	8004474 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2240      	movs	r2, #64	@ 0x40
 8004406:	5c9b      	ldrb	r3, [r3, r2]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800440c:	2302      	movs	r3, #2
 800440e:	e032      	b.n	8004476 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2240      	movs	r2, #64	@ 0x40
 8004414:	2101      	movs	r1, #1
 8004416:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2241      	movs	r2, #65	@ 0x41
 800441c:	2124      	movs	r1, #36	@ 0x24
 800441e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2101      	movs	r1, #1
 800442c:	438a      	bics	r2, r1
 800442e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4911      	ldr	r1, [pc, #68]	@ (8004480 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800443c:	400a      	ands	r2, r1
 800443e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6819      	ldr	r1, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2101      	movs	r1, #1
 800445c:	430a      	orrs	r2, r1
 800445e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2241      	movs	r2, #65	@ 0x41
 8004464:	2120      	movs	r1, #32
 8004466:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2240      	movs	r2, #64	@ 0x40
 800446c:	2100      	movs	r1, #0
 800446e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	e000      	b.n	8004476 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004474:	2302      	movs	r3, #2
  }
}
 8004476:	0018      	movs	r0, r3
 8004478:	46bd      	mov	sp, r7
 800447a:	b002      	add	sp, #8
 800447c:	bd80      	pop	{r7, pc}
 800447e:	46c0      	nop			@ (mov r8, r8)
 8004480:	ffffefff 	.word	0xffffefff

08004484 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2241      	movs	r2, #65	@ 0x41
 8004492:	5c9b      	ldrb	r3, [r3, r2]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b20      	cmp	r3, #32
 8004498:	d139      	bne.n	800450e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2240      	movs	r2, #64	@ 0x40
 800449e:	5c9b      	ldrb	r3, [r3, r2]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d101      	bne.n	80044a8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044a4:	2302      	movs	r3, #2
 80044a6:	e033      	b.n	8004510 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2240      	movs	r2, #64	@ 0x40
 80044ac:	2101      	movs	r1, #1
 80044ae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2241      	movs	r2, #65	@ 0x41
 80044b4:	2124      	movs	r1, #36	@ 0x24
 80044b6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2101      	movs	r1, #1
 80044c4:	438a      	bics	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4a11      	ldr	r2, [pc, #68]	@ (8004518 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	021b      	lsls	r3, r3, #8
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2101      	movs	r1, #1
 80044f6:	430a      	orrs	r2, r1
 80044f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2241      	movs	r2, #65	@ 0x41
 80044fe:	2120      	movs	r1, #32
 8004500:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2240      	movs	r2, #64	@ 0x40
 8004506:	2100      	movs	r1, #0
 8004508:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800450a:	2300      	movs	r3, #0
 800450c:	e000      	b.n	8004510 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800450e:	2302      	movs	r3, #2
  }
}
 8004510:	0018      	movs	r0, r3
 8004512:	46bd      	mov	sp, r7
 8004514:	b004      	add	sp, #16
 8004516:	bd80      	pop	{r7, pc}
 8004518:	fffff0ff 	.word	0xfffff0ff

0800451c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8004520:	4b04      	ldr	r3, [pc, #16]	@ (8004534 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	4b03      	ldr	r3, [pc, #12]	@ (8004534 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004526:	2180      	movs	r1, #128	@ 0x80
 8004528:	0049      	lsls	r1, r1, #1
 800452a:	430a      	orrs	r2, r1
 800452c:	601a      	str	r2, [r3, #0]
}
 800452e:	46c0      	nop			@ (mov r8, r8)
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40007000 	.word	0x40007000

08004538 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8004540:	4b2b      	ldr	r3, [pc, #172]	@ (80045f0 <HAL_PWR_ConfigPVD+0xb8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	22e0      	movs	r2, #224	@ 0xe0
 8004546:	4393      	bics	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	4b28      	ldr	r3, [pc, #160]	@ (80045f0 <HAL_PWR_ConfigPVD+0xb8>)
 8004550:	430a      	orrs	r2, r1
 8004552:	601a      	str	r2, [r3, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8004554:	4b27      	ldr	r3, [pc, #156]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	4b26      	ldr	r3, [pc, #152]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 800455a:	4927      	ldr	r1, [pc, #156]	@ (80045f8 <HAL_PWR_ConfigPVD+0xc0>)
 800455c:	400a      	ands	r2, r1
 800455e:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8004560:	4b24      	ldr	r3, [pc, #144]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	4b23      	ldr	r3, [pc, #140]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 8004566:	4924      	ldr	r1, [pc, #144]	@ (80045f8 <HAL_PWR_ConfigPVD+0xc0>)
 8004568:	400a      	ands	r2, r1
 800456a:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 800456c:	4b21      	ldr	r3, [pc, #132]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	4b20      	ldr	r3, [pc, #128]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 8004572:	4921      	ldr	r1, [pc, #132]	@ (80045f8 <HAL_PWR_ConfigPVD+0xc0>)
 8004574:	400a      	ands	r2, r1
 8004576:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8004578:	4b1e      	ldr	r3, [pc, #120]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	4b1d      	ldr	r3, [pc, #116]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 800457e:	491e      	ldr	r1, [pc, #120]	@ (80045f8 <HAL_PWR_ConfigPVD+0xc0>)
 8004580:	400a      	ands	r2, r1
 8004582:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	2380      	movs	r3, #128	@ 0x80
 800458a:	025b      	lsls	r3, r3, #9
 800458c:	4013      	ands	r3, r2
 800458e:	d006      	beq.n	800459e <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8004590:	4b18      	ldr	r3, [pc, #96]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	4b17      	ldr	r3, [pc, #92]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 8004596:	2180      	movs	r1, #128	@ 0x80
 8004598:	0249      	lsls	r1, r1, #9
 800459a:	430a      	orrs	r2, r1
 800459c:	601a      	str	r2, [r3, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	2380      	movs	r3, #128	@ 0x80
 80045a4:	029b      	lsls	r3, r3, #10
 80045a6:	4013      	ands	r3, r2
 80045a8:	d006      	beq.n	80045b8 <HAL_PWR_ConfigPVD+0x80>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 80045aa:	4b12      	ldr	r3, [pc, #72]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	4b11      	ldr	r3, [pc, #68]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 80045b0:	2180      	movs	r1, #128	@ 0x80
 80045b2:	0249      	lsls	r1, r1, #9
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	4013      	ands	r3, r2
 80045c0:	d006      	beq.n	80045d0 <HAL_PWR_ConfigPVD+0x98>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80045c2:	4b0c      	ldr	r3, [pc, #48]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 80045c8:	2180      	movs	r1, #128	@ 0x80
 80045ca:	0249      	lsls	r1, r1, #9
 80045cc:	430a      	orrs	r2, r1
 80045ce:	609a      	str	r2, [r3, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	2202      	movs	r2, #2
 80045d6:	4013      	ands	r3, r2
 80045d8:	d006      	beq.n	80045e8 <HAL_PWR_ConfigPVD+0xb0>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80045da:	4b06      	ldr	r3, [pc, #24]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 80045dc:	68da      	ldr	r2, [r3, #12]
 80045de:	4b05      	ldr	r3, [pc, #20]	@ (80045f4 <HAL_PWR_ConfigPVD+0xbc>)
 80045e0:	2180      	movs	r1, #128	@ 0x80
 80045e2:	0249      	lsls	r1, r1, #9
 80045e4:	430a      	orrs	r2, r1
 80045e6:	60da      	str	r2, [r3, #12]
  }
}
 80045e8:	46c0      	nop			@ (mov r8, r8)
 80045ea:	46bd      	mov	sp, r7
 80045ec:	b002      	add	sp, #8
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40007000 	.word	0x40007000
 80045f4:	40010400 	.word	0x40010400
 80045f8:	fffeffff 	.word	0xfffeffff

080045fc <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR, PWR_CR_PVDE);
 8004600:	4b04      	ldr	r3, [pc, #16]	@ (8004614 <HAL_PWR_EnablePVD+0x18>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b03      	ldr	r3, [pc, #12]	@ (8004614 <HAL_PWR_EnablePVD+0x18>)
 8004606:	2110      	movs	r1, #16
 8004608:	430a      	orrs	r2, r1
 800460a:	601a      	str	r2, [r3, #0]
}
 800460c:	46c0      	nop			@ (mov r8, r8)
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	46c0      	nop			@ (mov r8, r8)
 8004614:	40007000 	.word	0x40007000

08004618 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	000a      	movs	r2, r1
 8004622:	1cfb      	adds	r3, r7, #3
 8004624:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800462a:	4b25      	ldr	r3, [pc, #148]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	2380      	movs	r3, #128	@ 0x80
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4013      	ands	r3, r2
 8004634:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8004636:	4b23      	ldr	r3, [pc, #140]	@ (80046c4 <HAL_PWR_EnterSTOPMode+0xac>)
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	2201      	movs	r2, #1
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d008      	beq.n	8004658 <HAL_PWR_EnterSTOPMode+0x40>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d005      	beq.n	8004658 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 800464c:	4b1c      	ldr	r3, [pc, #112]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	4b1b      	ldr	r3, [pc, #108]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 8004652:	491d      	ldr	r1, [pc, #116]	@ (80046c8 <HAL_PWR_EnterSTOPMode+0xb0>)
 8004654:	400a      	ands	r2, r1
 8004656:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004658:	4b19      	ldr	r3, [pc, #100]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2203      	movs	r2, #3
 8004662:	4393      	bics	r3, r2
 8004664:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 800466e:	4b14      	ldr	r3, [pc, #80]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004674:	4b15      	ldr	r3, [pc, #84]	@ (80046cc <HAL_PWR_EnterSTOPMode+0xb4>)
 8004676:	691a      	ldr	r2, [r3, #16]
 8004678:	4b14      	ldr	r3, [pc, #80]	@ (80046cc <HAL_PWR_EnterSTOPMode+0xb4>)
 800467a:	2104      	movs	r1, #4
 800467c:	430a      	orrs	r2, r1
 800467e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8004680:	1cfb      	adds	r3, r7, #3
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004688:	bf30      	wfi
 800468a:	e002      	b.n	8004692 <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800468c:	bf40      	sev
    __WFE();
 800468e:	bf20      	wfe
    __WFE();
 8004690:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004692:	4b0e      	ldr	r3, [pc, #56]	@ (80046cc <HAL_PWR_EnterSTOPMode+0xb4>)
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	4b0d      	ldr	r3, [pc, #52]	@ (80046cc <HAL_PWR_EnterSTOPMode+0xb4>)
 8004698:	2104      	movs	r1, #4
 800469a:	438a      	bics	r2, r1
 800469c:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d009      	beq.n	80046b8 <HAL_PWR_EnterSTOPMode+0xa0>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d006      	beq.n	80046b8 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 80046aa:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	4b04      	ldr	r3, [pc, #16]	@ (80046c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 80046b0:	2180      	movs	r1, #128	@ 0x80
 80046b2:	0089      	lsls	r1, r1, #2
 80046b4:	430a      	orrs	r2, r1
 80046b6:	601a      	str	r2, [r3, #0]
  }
}
 80046b8:	46c0      	nop			@ (mov r8, r8)
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b006      	add	sp, #24
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40007000 	.word	0x40007000
 80046c4:	40010000 	.word	0x40010000
 80046c8:	fffffdff 	.word	0xfffffdff
 80046cc:	e000ed00 	.word	0xe000ed00

080046d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d0:	b5b0      	push	{r4, r5, r7, lr}
 80046d2:	b08a      	sub	sp, #40	@ 0x28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d102      	bne.n	80046e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	f000 fbbf 	bl	8004e62 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046e4:	4bc9      	ldr	r3, [pc, #804]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	220c      	movs	r2, #12
 80046ea:	4013      	ands	r3, r2
 80046ec:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046ee:	4bc7      	ldr	r3, [pc, #796]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80046f0:	68da      	ldr	r2, [r3, #12]
 80046f2:	2380      	movs	r3, #128	@ 0x80
 80046f4:	025b      	lsls	r3, r3, #9
 80046f6:	4013      	ands	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2201      	movs	r2, #1
 8004700:	4013      	ands	r3, r2
 8004702:	d100      	bne.n	8004706 <HAL_RCC_OscConfig+0x36>
 8004704:	e07e      	b.n	8004804 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	2b08      	cmp	r3, #8
 800470a:	d007      	beq.n	800471c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	2b0c      	cmp	r3, #12
 8004710:	d112      	bne.n	8004738 <HAL_RCC_OscConfig+0x68>
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	2380      	movs	r3, #128	@ 0x80
 8004716:	025b      	lsls	r3, r3, #9
 8004718:	429a      	cmp	r2, r3
 800471a:	d10d      	bne.n	8004738 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471c:	4bbb      	ldr	r3, [pc, #748]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	2380      	movs	r3, #128	@ 0x80
 8004722:	029b      	lsls	r3, r3, #10
 8004724:	4013      	ands	r3, r2
 8004726:	d100      	bne.n	800472a <HAL_RCC_OscConfig+0x5a>
 8004728:	e06b      	b.n	8004802 <HAL_RCC_OscConfig+0x132>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d167      	bne.n	8004802 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	f000 fb95 	bl	8004e62 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	2380      	movs	r3, #128	@ 0x80
 800473e:	025b      	lsls	r3, r3, #9
 8004740:	429a      	cmp	r2, r3
 8004742:	d107      	bne.n	8004754 <HAL_RCC_OscConfig+0x84>
 8004744:	4bb1      	ldr	r3, [pc, #708]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	4bb0      	ldr	r3, [pc, #704]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800474a:	2180      	movs	r1, #128	@ 0x80
 800474c:	0249      	lsls	r1, r1, #9
 800474e:	430a      	orrs	r2, r1
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	e027      	b.n	80047a4 <HAL_RCC_OscConfig+0xd4>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	23a0      	movs	r3, #160	@ 0xa0
 800475a:	02db      	lsls	r3, r3, #11
 800475c:	429a      	cmp	r2, r3
 800475e:	d10e      	bne.n	800477e <HAL_RCC_OscConfig+0xae>
 8004760:	4baa      	ldr	r3, [pc, #680]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	4ba9      	ldr	r3, [pc, #676]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004766:	2180      	movs	r1, #128	@ 0x80
 8004768:	02c9      	lsls	r1, r1, #11
 800476a:	430a      	orrs	r2, r1
 800476c:	601a      	str	r2, [r3, #0]
 800476e:	4ba7      	ldr	r3, [pc, #668]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	4ba6      	ldr	r3, [pc, #664]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004774:	2180      	movs	r1, #128	@ 0x80
 8004776:	0249      	lsls	r1, r1, #9
 8004778:	430a      	orrs	r2, r1
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e012      	b.n	80047a4 <HAL_RCC_OscConfig+0xd4>
 800477e:	4ba3      	ldr	r3, [pc, #652]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	4ba2      	ldr	r3, [pc, #648]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004784:	49a2      	ldr	r1, [pc, #648]	@ (8004a10 <HAL_RCC_OscConfig+0x340>)
 8004786:	400a      	ands	r2, r1
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	4ba0      	ldr	r3, [pc, #640]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	2380      	movs	r3, #128	@ 0x80
 8004790:	025b      	lsls	r3, r3, #9
 8004792:	4013      	ands	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	4b9c      	ldr	r3, [pc, #624]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	4b9b      	ldr	r3, [pc, #620]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800479e:	499d      	ldr	r1, [pc, #628]	@ (8004a14 <HAL_RCC_OscConfig+0x344>)
 80047a0:	400a      	ands	r2, r1
 80047a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d015      	beq.n	80047d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ac:	f7fd feac 	bl	8002508 <HAL_GetTick>
 80047b0:	0003      	movs	r3, r0
 80047b2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047b4:	e009      	b.n	80047ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047b6:	f7fd fea7 	bl	8002508 <HAL_GetTick>
 80047ba:	0002      	movs	r2, r0
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b64      	cmp	r3, #100	@ 0x64
 80047c2:	d902      	bls.n	80047ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	f000 fb4c 	bl	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047ca:	4b90      	ldr	r3, [pc, #576]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	2380      	movs	r3, #128	@ 0x80
 80047d0:	029b      	lsls	r3, r3, #10
 80047d2:	4013      	ands	r3, r2
 80047d4:	d0ef      	beq.n	80047b6 <HAL_RCC_OscConfig+0xe6>
 80047d6:	e015      	b.n	8004804 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d8:	f7fd fe96 	bl	8002508 <HAL_GetTick>
 80047dc:	0003      	movs	r3, r0
 80047de:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047e2:	f7fd fe91 	bl	8002508 <HAL_GetTick>
 80047e6:	0002      	movs	r2, r0
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b64      	cmp	r3, #100	@ 0x64
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e336      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047f4:	4b85      	ldr	r3, [pc, #532]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	2380      	movs	r3, #128	@ 0x80
 80047fa:	029b      	lsls	r3, r3, #10
 80047fc:	4013      	ands	r3, r2
 80047fe:	d1f0      	bne.n	80047e2 <HAL_RCC_OscConfig+0x112>
 8004800:	e000      	b.n	8004804 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004802:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2202      	movs	r2, #2
 800480a:	4013      	ands	r3, r2
 800480c:	d100      	bne.n	8004810 <HAL_RCC_OscConfig+0x140>
 800480e:	e099      	b.n	8004944 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	2220      	movs	r2, #32
 800481a:	4013      	ands	r3, r2
 800481c:	d009      	beq.n	8004832 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800481e:	4b7b      	ldr	r3, [pc, #492]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b7a      	ldr	r3, [pc, #488]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004824:	2120      	movs	r1, #32
 8004826:	430a      	orrs	r2, r1
 8004828:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800482a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482c:	2220      	movs	r2, #32
 800482e:	4393      	bics	r3, r2
 8004830:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	2b04      	cmp	r3, #4
 8004836:	d005      	beq.n	8004844 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	2b0c      	cmp	r3, #12
 800483c:	d13e      	bne.n	80048bc <HAL_RCC_OscConfig+0x1ec>
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d13b      	bne.n	80048bc <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004844:	4b71      	ldr	r3, [pc, #452]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2204      	movs	r2, #4
 800484a:	4013      	ands	r3, r2
 800484c:	d004      	beq.n	8004858 <HAL_RCC_OscConfig+0x188>
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e304      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004858:	4b6c      	ldr	r3, [pc, #432]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	4a6e      	ldr	r2, [pc, #440]	@ (8004a18 <HAL_RCC_OscConfig+0x348>)
 800485e:	4013      	ands	r3, r2
 8004860:	0019      	movs	r1, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	021a      	lsls	r2, r3, #8
 8004868:	4b68      	ldr	r3, [pc, #416]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800486a:	430a      	orrs	r2, r1
 800486c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800486e:	4b67      	ldr	r3, [pc, #412]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2209      	movs	r2, #9
 8004874:	4393      	bics	r3, r2
 8004876:	0019      	movs	r1, r3
 8004878:	4b64      	ldr	r3, [pc, #400]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800487a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800487c:	430a      	orrs	r2, r1
 800487e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004880:	f000 fc42 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 8004884:	0001      	movs	r1, r0
 8004886:	4b61      	ldr	r3, [pc, #388]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	091b      	lsrs	r3, r3, #4
 800488c:	220f      	movs	r2, #15
 800488e:	4013      	ands	r3, r2
 8004890:	4a62      	ldr	r2, [pc, #392]	@ (8004a1c <HAL_RCC_OscConfig+0x34c>)
 8004892:	5cd3      	ldrb	r3, [r2, r3]
 8004894:	000a      	movs	r2, r1
 8004896:	40da      	lsrs	r2, r3
 8004898:	4b61      	ldr	r3, [pc, #388]	@ (8004a20 <HAL_RCC_OscConfig+0x350>)
 800489a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800489c:	4b61      	ldr	r3, [pc, #388]	@ (8004a24 <HAL_RCC_OscConfig+0x354>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2513      	movs	r5, #19
 80048a2:	197c      	adds	r4, r7, r5
 80048a4:	0018      	movs	r0, r3
 80048a6:	f7fd fde9 	bl	800247c <HAL_InitTick>
 80048aa:	0003      	movs	r3, r0
 80048ac:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80048ae:	197b      	adds	r3, r7, r5
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d046      	beq.n	8004944 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80048b6:	197b      	adds	r3, r7, r5
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	e2d2      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80048bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d027      	beq.n	8004912 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80048c2:	4b52      	ldr	r3, [pc, #328]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2209      	movs	r2, #9
 80048c8:	4393      	bics	r3, r2
 80048ca:	0019      	movs	r1, r3
 80048cc:	4b4f      	ldr	r3, [pc, #316]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80048ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d0:	430a      	orrs	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d4:	f7fd fe18 	bl	8002508 <HAL_GetTick>
 80048d8:	0003      	movs	r3, r0
 80048da:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048de:	f7fd fe13 	bl	8002508 <HAL_GetTick>
 80048e2:	0002      	movs	r2, r0
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e2b8      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048f0:	4b46      	ldr	r3, [pc, #280]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2204      	movs	r2, #4
 80048f6:	4013      	ands	r3, r2
 80048f8:	d0f1      	beq.n	80048de <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fa:	4b44      	ldr	r3, [pc, #272]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	4a46      	ldr	r2, [pc, #280]	@ (8004a18 <HAL_RCC_OscConfig+0x348>)
 8004900:	4013      	ands	r3, r2
 8004902:	0019      	movs	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	021a      	lsls	r2, r3, #8
 800490a:	4b40      	ldr	r3, [pc, #256]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800490c:	430a      	orrs	r2, r1
 800490e:	605a      	str	r2, [r3, #4]
 8004910:	e018      	b.n	8004944 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004912:	4b3e      	ldr	r3, [pc, #248]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	4b3d      	ldr	r3, [pc, #244]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004918:	2101      	movs	r1, #1
 800491a:	438a      	bics	r2, r1
 800491c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491e:	f7fd fdf3 	bl	8002508 <HAL_GetTick>
 8004922:	0003      	movs	r3, r0
 8004924:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004926:	e008      	b.n	800493a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004928:	f7fd fdee 	bl	8002508 <HAL_GetTick>
 800492c:	0002      	movs	r2, r0
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b02      	cmp	r3, #2
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e293      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800493a:	4b34      	ldr	r3, [pc, #208]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2204      	movs	r2, #4
 8004940:	4013      	ands	r3, r2
 8004942:	d1f1      	bne.n	8004928 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2210      	movs	r2, #16
 800494a:	4013      	ands	r3, r2
 800494c:	d100      	bne.n	8004950 <HAL_RCC_OscConfig+0x280>
 800494e:	e0a2      	b.n	8004a96 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d140      	bne.n	80049d8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004956:	4b2d      	ldr	r3, [pc, #180]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	2380      	movs	r3, #128	@ 0x80
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	4013      	ands	r3, r2
 8004960:	d005      	beq.n	800496e <HAL_RCC_OscConfig+0x29e>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e279      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800496e:	4b27      	ldr	r3, [pc, #156]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	4a2d      	ldr	r2, [pc, #180]	@ (8004a28 <HAL_RCC_OscConfig+0x358>)
 8004974:	4013      	ands	r3, r2
 8004976:	0019      	movs	r1, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800497c:	4b23      	ldr	r3, [pc, #140]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800497e:	430a      	orrs	r2, r1
 8004980:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004982:	4b22      	ldr	r3, [pc, #136]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	0a19      	lsrs	r1, r3, #8
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	061a      	lsls	r2, r3, #24
 8004990:	4b1e      	ldr	r3, [pc, #120]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 8004992:	430a      	orrs	r2, r1
 8004994:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499a:	0b5b      	lsrs	r3, r3, #13
 800499c:	3301      	adds	r3, #1
 800499e:	2280      	movs	r2, #128	@ 0x80
 80049a0:	0212      	lsls	r2, r2, #8
 80049a2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	091b      	lsrs	r3, r3, #4
 80049aa:	210f      	movs	r1, #15
 80049ac:	400b      	ands	r3, r1
 80049ae:	491b      	ldr	r1, [pc, #108]	@ (8004a1c <HAL_RCC_OscConfig+0x34c>)
 80049b0:	5ccb      	ldrb	r3, [r1, r3]
 80049b2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80049b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004a20 <HAL_RCC_OscConfig+0x350>)
 80049b6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80049b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004a24 <HAL_RCC_OscConfig+0x354>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2513      	movs	r5, #19
 80049be:	197c      	adds	r4, r7, r5
 80049c0:	0018      	movs	r0, r3
 80049c2:	f7fd fd5b 	bl	800247c <HAL_InitTick>
 80049c6:	0003      	movs	r3, r0
 80049c8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80049ca:	197b      	adds	r3, r7, r5
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d061      	beq.n	8004a96 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80049d2:	197b      	adds	r3, r7, r5
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	e244      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d040      	beq.n	8004a62 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049e0:	4b0a      	ldr	r3, [pc, #40]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	4b09      	ldr	r3, [pc, #36]	@ (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80049e6:	2180      	movs	r1, #128	@ 0x80
 80049e8:	0049      	lsls	r1, r1, #1
 80049ea:	430a      	orrs	r2, r1
 80049ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ee:	f7fd fd8b 	bl	8002508 <HAL_GetTick>
 80049f2:	0003      	movs	r3, r0
 80049f4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80049f6:	e019      	b.n	8004a2c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049f8:	f7fd fd86 	bl	8002508 <HAL_GetTick>
 80049fc:	0002      	movs	r2, r0
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d912      	bls.n	8004a2c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e22b      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
 8004a0a:	46c0      	nop			@ (mov r8, r8)
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	fffeffff 	.word	0xfffeffff
 8004a14:	fffbffff 	.word	0xfffbffff
 8004a18:	ffffe0ff 	.word	0xffffe0ff
 8004a1c:	08007704 	.word	0x08007704
 8004a20:	20000004 	.word	0x20000004
 8004a24:	20000008 	.word	0x20000008
 8004a28:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a2c:	4bca      	ldr	r3, [pc, #808]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	2380      	movs	r3, #128	@ 0x80
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	4013      	ands	r3, r2
 8004a36:	d0df      	beq.n	80049f8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a38:	4bc7      	ldr	r3, [pc, #796]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	4ac7      	ldr	r2, [pc, #796]	@ (8004d5c <HAL_RCC_OscConfig+0x68c>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	0019      	movs	r1, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a46:	4bc4      	ldr	r3, [pc, #784]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a4c:	4bc2      	ldr	r3, [pc, #776]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	021b      	lsls	r3, r3, #8
 8004a52:	0a19      	lsrs	r1, r3, #8
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	061a      	lsls	r2, r3, #24
 8004a5a:	4bbf      	ldr	r3, [pc, #764]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	605a      	str	r2, [r3, #4]
 8004a60:	e019      	b.n	8004a96 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a62:	4bbd      	ldr	r3, [pc, #756]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4bbc      	ldr	r3, [pc, #752]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a68:	49bd      	ldr	r1, [pc, #756]	@ (8004d60 <HAL_RCC_OscConfig+0x690>)
 8004a6a:	400a      	ands	r2, r1
 8004a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a6e:	f7fd fd4b 	bl	8002508 <HAL_GetTick>
 8004a72:	0003      	movs	r3, r0
 8004a74:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a78:	f7fd fd46 	bl	8002508 <HAL_GetTick>
 8004a7c:	0002      	movs	r2, r0
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e1eb      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004a8a:	4bb3      	ldr	r3, [pc, #716]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	2380      	movs	r3, #128	@ 0x80
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	4013      	ands	r3, r2
 8004a94:	d1f0      	bne.n	8004a78 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d036      	beq.n	8004b0e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d019      	beq.n	8004adc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aa8:	4bab      	ldr	r3, [pc, #684]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004aaa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004aac:	4baa      	ldr	r3, [pc, #680]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004aae:	2101      	movs	r1, #1
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ab4:	f7fd fd28 	bl	8002508 <HAL_GetTick>
 8004ab8:	0003      	movs	r3, r0
 8004aba:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004abe:	f7fd fd23 	bl	8002508 <HAL_GetTick>
 8004ac2:	0002      	movs	r2, r0
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e1c8      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ad0:	4ba1      	ldr	r3, [pc, #644]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d0f1      	beq.n	8004abe <HAL_RCC_OscConfig+0x3ee>
 8004ada:	e018      	b.n	8004b0e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004adc:	4b9e      	ldr	r3, [pc, #632]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004ade:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ae0:	4b9d      	ldr	r3, [pc, #628]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	438a      	bics	r2, r1
 8004ae6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae8:	f7fd fd0e 	bl	8002508 <HAL_GetTick>
 8004aec:	0003      	movs	r3, r0
 8004aee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004af2:	f7fd fd09 	bl	8002508 <HAL_GetTick>
 8004af6:	0002      	movs	r2, r0
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e1ae      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b04:	4b94      	ldr	r3, [pc, #592]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b08:	2202      	movs	r2, #2
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d1f1      	bne.n	8004af2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2204      	movs	r2, #4
 8004b14:	4013      	ands	r3, r2
 8004b16:	d100      	bne.n	8004b1a <HAL_RCC_OscConfig+0x44a>
 8004b18:	e0ae      	b.n	8004c78 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b1a:	2023      	movs	r0, #35	@ 0x23
 8004b1c:	183b      	adds	r3, r7, r0
 8004b1e:	2200      	movs	r2, #0
 8004b20:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b22:	4b8d      	ldr	r3, [pc, #564]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004b24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b26:	2380      	movs	r3, #128	@ 0x80
 8004b28:	055b      	lsls	r3, r3, #21
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	d109      	bne.n	8004b42 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b2e:	4b8a      	ldr	r3, [pc, #552]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004b30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b32:	4b89      	ldr	r3, [pc, #548]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004b34:	2180      	movs	r1, #128	@ 0x80
 8004b36:	0549      	lsls	r1, r1, #21
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004b3c:	183b      	adds	r3, r7, r0
 8004b3e:	2201      	movs	r2, #1
 8004b40:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b42:	4b88      	ldr	r3, [pc, #544]	@ (8004d64 <HAL_RCC_OscConfig+0x694>)
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	2380      	movs	r3, #128	@ 0x80
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d11a      	bne.n	8004b84 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b4e:	4b85      	ldr	r3, [pc, #532]	@ (8004d64 <HAL_RCC_OscConfig+0x694>)
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	4b84      	ldr	r3, [pc, #528]	@ (8004d64 <HAL_RCC_OscConfig+0x694>)
 8004b54:	2180      	movs	r1, #128	@ 0x80
 8004b56:	0049      	lsls	r1, r1, #1
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b5c:	f7fd fcd4 	bl	8002508 <HAL_GetTick>
 8004b60:	0003      	movs	r3, r0
 8004b62:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b66:	f7fd fccf 	bl	8002508 <HAL_GetTick>
 8004b6a:	0002      	movs	r2, r0
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b64      	cmp	r3, #100	@ 0x64
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e174      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b78:	4b7a      	ldr	r3, [pc, #488]	@ (8004d64 <HAL_RCC_OscConfig+0x694>)
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	2380      	movs	r3, #128	@ 0x80
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	4013      	ands	r3, r2
 8004b82:	d0f0      	beq.n	8004b66 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	2380      	movs	r3, #128	@ 0x80
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d107      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x4d0>
 8004b90:	4b71      	ldr	r3, [pc, #452]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004b92:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b94:	4b70      	ldr	r3, [pc, #448]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004b96:	2180      	movs	r1, #128	@ 0x80
 8004b98:	0049      	lsls	r1, r1, #1
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b9e:	e031      	b.n	8004c04 <HAL_RCC_OscConfig+0x534>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10c      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x4f2>
 8004ba8:	4b6b      	ldr	r3, [pc, #428]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004baa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bac:	4b6a      	ldr	r3, [pc, #424]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bae:	496c      	ldr	r1, [pc, #432]	@ (8004d60 <HAL_RCC_OscConfig+0x690>)
 8004bb0:	400a      	ands	r2, r1
 8004bb2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bb4:	4b68      	ldr	r3, [pc, #416]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bb8:	4b67      	ldr	r3, [pc, #412]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bba:	496b      	ldr	r1, [pc, #428]	@ (8004d68 <HAL_RCC_OscConfig+0x698>)
 8004bbc:	400a      	ands	r2, r1
 8004bbe:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bc0:	e020      	b.n	8004c04 <HAL_RCC_OscConfig+0x534>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	23a0      	movs	r3, #160	@ 0xa0
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d10e      	bne.n	8004bec <HAL_RCC_OscConfig+0x51c>
 8004bce:	4b62      	ldr	r3, [pc, #392]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bd2:	4b61      	ldr	r3, [pc, #388]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bd4:	2180      	movs	r1, #128	@ 0x80
 8004bd6:	00c9      	lsls	r1, r1, #3
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bdc:	4b5e      	ldr	r3, [pc, #376]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004be0:	4b5d      	ldr	r3, [pc, #372]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004be2:	2180      	movs	r1, #128	@ 0x80
 8004be4:	0049      	lsls	r1, r1, #1
 8004be6:	430a      	orrs	r2, r1
 8004be8:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bea:	e00b      	b.n	8004c04 <HAL_RCC_OscConfig+0x534>
 8004bec:	4b5a      	ldr	r3, [pc, #360]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bf0:	4b59      	ldr	r3, [pc, #356]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bf2:	495b      	ldr	r1, [pc, #364]	@ (8004d60 <HAL_RCC_OscConfig+0x690>)
 8004bf4:	400a      	ands	r2, r1
 8004bf6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bf8:	4b57      	ldr	r3, [pc, #348]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bfc:	4b56      	ldr	r3, [pc, #344]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004bfe:	495a      	ldr	r1, [pc, #360]	@ (8004d68 <HAL_RCC_OscConfig+0x698>)
 8004c00:	400a      	ands	r2, r1
 8004c02:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d015      	beq.n	8004c38 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c0c:	f7fd fc7c 	bl	8002508 <HAL_GetTick>
 8004c10:	0003      	movs	r3, r0
 8004c12:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c14:	e009      	b.n	8004c2a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c16:	f7fd fc77 	bl	8002508 <HAL_GetTick>
 8004c1a:	0002      	movs	r2, r0
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	4a52      	ldr	r2, [pc, #328]	@ (8004d6c <HAL_RCC_OscConfig+0x69c>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d901      	bls.n	8004c2a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e11b      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c2a:	4b4b      	ldr	r3, [pc, #300]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c2e:	2380      	movs	r3, #128	@ 0x80
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4013      	ands	r3, r2
 8004c34:	d0ef      	beq.n	8004c16 <HAL_RCC_OscConfig+0x546>
 8004c36:	e014      	b.n	8004c62 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c38:	f7fd fc66 	bl	8002508 <HAL_GetTick>
 8004c3c:	0003      	movs	r3, r0
 8004c3e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c40:	e009      	b.n	8004c56 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c42:	f7fd fc61 	bl	8002508 <HAL_GetTick>
 8004c46:	0002      	movs	r2, r0
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	4a47      	ldr	r2, [pc, #284]	@ (8004d6c <HAL_RCC_OscConfig+0x69c>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e105      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c56:	4b40      	ldr	r3, [pc, #256]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c5a:	2380      	movs	r3, #128	@ 0x80
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d1ef      	bne.n	8004c42 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c62:	2323      	movs	r3, #35	@ 0x23
 8004c64:	18fb      	adds	r3, r7, r3
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d105      	bne.n	8004c78 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c6c:	4b3a      	ldr	r3, [pc, #232]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c70:	4b39      	ldr	r3, [pc, #228]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c72:	493f      	ldr	r1, [pc, #252]	@ (8004d70 <HAL_RCC_OscConfig+0x6a0>)
 8004c74:	400a      	ands	r2, r1
 8004c76:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	4013      	ands	r3, r2
 8004c80:	d049      	beq.n	8004d16 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d026      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004c8a:	4b33      	ldr	r3, [pc, #204]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c8c:	689a      	ldr	r2, [r3, #8]
 8004c8e:	4b32      	ldr	r3, [pc, #200]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c90:	2101      	movs	r1, #1
 8004c92:	430a      	orrs	r2, r1
 8004c94:	609a      	str	r2, [r3, #8]
 8004c96:	4b30      	ldr	r3, [pc, #192]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ca2:	4b34      	ldr	r3, [pc, #208]	@ (8004d74 <HAL_RCC_OscConfig+0x6a4>)
 8004ca4:	6a1a      	ldr	r2, [r3, #32]
 8004ca6:	4b33      	ldr	r3, [pc, #204]	@ (8004d74 <HAL_RCC_OscConfig+0x6a4>)
 8004ca8:	2180      	movs	r1, #128	@ 0x80
 8004caa:	0189      	lsls	r1, r1, #6
 8004cac:	430a      	orrs	r2, r1
 8004cae:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cb0:	f7fd fc2a 	bl	8002508 <HAL_GetTick>
 8004cb4:	0003      	movs	r3, r0
 8004cb6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cba:	f7fd fc25 	bl	8002508 <HAL_GetTick>
 8004cbe:	0002      	movs	r2, r0
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e0ca      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004ccc:	4b22      	ldr	r3, [pc, #136]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	d0f1      	beq.n	8004cba <HAL_RCC_OscConfig+0x5ea>
 8004cd6:	e01e      	b.n	8004d16 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004cde:	2101      	movs	r1, #1
 8004ce0:	438a      	bics	r2, r1
 8004ce2:	609a      	str	r2, [r3, #8]
 8004ce4:	4b23      	ldr	r3, [pc, #140]	@ (8004d74 <HAL_RCC_OscConfig+0x6a4>)
 8004ce6:	6a1a      	ldr	r2, [r3, #32]
 8004ce8:	4b22      	ldr	r3, [pc, #136]	@ (8004d74 <HAL_RCC_OscConfig+0x6a4>)
 8004cea:	4923      	ldr	r1, [pc, #140]	@ (8004d78 <HAL_RCC_OscConfig+0x6a8>)
 8004cec:	400a      	ands	r2, r1
 8004cee:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf0:	f7fd fc0a 	bl	8002508 <HAL_GetTick>
 8004cf4:	0003      	movs	r3, r0
 8004cf6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cf8:	e008      	b.n	8004d0c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cfa:	f7fd fc05 	bl	8002508 <HAL_GetTick>
 8004cfe:	0002      	movs	r2, r0
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e0aa      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d0c:	4b12      	ldr	r3, [pc, #72]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	2202      	movs	r2, #2
 8004d12:	4013      	ands	r3, r2
 8004d14:	d1f1      	bne.n	8004cfa <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d100      	bne.n	8004d20 <HAL_RCC_OscConfig+0x650>
 8004d1e:	e09f      	b.n	8004e60 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	2b0c      	cmp	r3, #12
 8004d24:	d100      	bne.n	8004d28 <HAL_RCC_OscConfig+0x658>
 8004d26:	e078      	b.n	8004e1a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d159      	bne.n	8004de4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d30:	4b09      	ldr	r3, [pc, #36]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	4b08      	ldr	r3, [pc, #32]	@ (8004d58 <HAL_RCC_OscConfig+0x688>)
 8004d36:	4911      	ldr	r1, [pc, #68]	@ (8004d7c <HAL_RCC_OscConfig+0x6ac>)
 8004d38:	400a      	ands	r2, r1
 8004d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3c:	f7fd fbe4 	bl	8002508 <HAL_GetTick>
 8004d40:	0003      	movs	r3, r0
 8004d42:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d44:	e01c      	b.n	8004d80 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d46:	f7fd fbdf 	bl	8002508 <HAL_GetTick>
 8004d4a:	0002      	movs	r2, r0
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d915      	bls.n	8004d80 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e084      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
 8004d58:	40021000 	.word	0x40021000
 8004d5c:	ffff1fff 	.word	0xffff1fff
 8004d60:	fffffeff 	.word	0xfffffeff
 8004d64:	40007000 	.word	0x40007000
 8004d68:	fffffbff 	.word	0xfffffbff
 8004d6c:	00001388 	.word	0x00001388
 8004d70:	efffffff 	.word	0xefffffff
 8004d74:	40010000 	.word	0x40010000
 8004d78:	ffffdfff 	.word	0xffffdfff
 8004d7c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d80:	4b3a      	ldr	r3, [pc, #232]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	2380      	movs	r3, #128	@ 0x80
 8004d86:	049b      	lsls	r3, r3, #18
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d1dc      	bne.n	8004d46 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d8c:	4b37      	ldr	r3, [pc, #220]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	4a37      	ldr	r2, [pc, #220]	@ (8004e70 <HAL_RCC_OscConfig+0x7a0>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	0019      	movs	r1, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9e:	431a      	orrs	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004da4:	431a      	orrs	r2, r3
 8004da6:	4b31      	ldr	r3, [pc, #196]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004da8:	430a      	orrs	r2, r1
 8004daa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dac:	4b2f      	ldr	r3, [pc, #188]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	4b2e      	ldr	r3, [pc, #184]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004db2:	2180      	movs	r1, #128	@ 0x80
 8004db4:	0449      	lsls	r1, r1, #17
 8004db6:	430a      	orrs	r2, r1
 8004db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dba:	f7fd fba5 	bl	8002508 <HAL_GetTick>
 8004dbe:	0003      	movs	r3, r0
 8004dc0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dc4:	f7fd fba0 	bl	8002508 <HAL_GetTick>
 8004dc8:	0002      	movs	r2, r0
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e045      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004dd6:	4b25      	ldr	r3, [pc, #148]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	2380      	movs	r3, #128	@ 0x80
 8004ddc:	049b      	lsls	r3, r3, #18
 8004dde:	4013      	ands	r3, r2
 8004de0:	d0f0      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x6f4>
 8004de2:	e03d      	b.n	8004e60 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004de4:	4b21      	ldr	r3, [pc, #132]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	4b20      	ldr	r3, [pc, #128]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004dea:	4922      	ldr	r1, [pc, #136]	@ (8004e74 <HAL_RCC_OscConfig+0x7a4>)
 8004dec:	400a      	ands	r2, r1
 8004dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004df0:	f7fd fb8a 	bl	8002508 <HAL_GetTick>
 8004df4:	0003      	movs	r3, r0
 8004df6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004df8:	e008      	b.n	8004e0c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dfa:	f7fd fb85 	bl	8002508 <HAL_GetTick>
 8004dfe:	0002      	movs	r2, r0
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d901      	bls.n	8004e0c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e02a      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e0c:	4b17      	ldr	r3, [pc, #92]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	2380      	movs	r3, #128	@ 0x80
 8004e12:	049b      	lsls	r3, r3, #18
 8004e14:	4013      	ands	r3, r2
 8004e16:	d1f0      	bne.n	8004dfa <HAL_RCC_OscConfig+0x72a>
 8004e18:	e022      	b.n	8004e60 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d101      	bne.n	8004e26 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e01d      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e26:	4b11      	ldr	r3, [pc, #68]	@ (8004e6c <HAL_RCC_OscConfig+0x79c>)
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	2380      	movs	r3, #128	@ 0x80
 8004e30:	025b      	lsls	r3, r3, #9
 8004e32:	401a      	ands	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d10f      	bne.n	8004e5c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	23f0      	movs	r3, #240	@ 0xf0
 8004e40:	039b      	lsls	r3, r3, #14
 8004e42:	401a      	ands	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d107      	bne.n	8004e5c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004e4c:	69ba      	ldr	r2, [r7, #24]
 8004e4e:	23c0      	movs	r3, #192	@ 0xc0
 8004e50:	041b      	lsls	r3, r3, #16
 8004e52:	401a      	ands	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d001      	beq.n	8004e60 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e000      	b.n	8004e62 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	0018      	movs	r0, r3
 8004e64:	46bd      	mov	sp, r7
 8004e66:	b00a      	add	sp, #40	@ 0x28
 8004e68:	bdb0      	pop	{r4, r5, r7, pc}
 8004e6a:	46c0      	nop			@ (mov r8, r8)
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	ff02ffff 	.word	0xff02ffff
 8004e74:	feffffff 	.word	0xfeffffff

08004e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e78:	b5b0      	push	{r4, r5, r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e128      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e8c:	4b96      	ldr	r3, [pc, #600]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2201      	movs	r2, #1
 8004e92:	4013      	ands	r3, r2
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d91e      	bls.n	8004ed8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9a:	4b93      	ldr	r3, [pc, #588]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	4393      	bics	r3, r2
 8004ea2:	0019      	movs	r1, r3
 8004ea4:	4b90      	ldr	r3, [pc, #576]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004eac:	f7fd fb2c 	bl	8002508 <HAL_GetTick>
 8004eb0:	0003      	movs	r3, r0
 8004eb2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eb4:	e009      	b.n	8004eca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eb6:	f7fd fb27 	bl	8002508 <HAL_GetTick>
 8004eba:	0002      	movs	r2, r0
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	4a8a      	ldr	r2, [pc, #552]	@ (80050ec <HAL_RCC_ClockConfig+0x274>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e109      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eca:	4b87      	ldr	r3, [pc, #540]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d1ee      	bne.n	8004eb6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2202      	movs	r2, #2
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d009      	beq.n	8004ef6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ee2:	4b83      	ldr	r3, [pc, #524]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	22f0      	movs	r2, #240	@ 0xf0
 8004ee8:	4393      	bics	r3, r2
 8004eea:	0019      	movs	r1, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	4b7f      	ldr	r3, [pc, #508]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2201      	movs	r2, #1
 8004efc:	4013      	ands	r3, r2
 8004efe:	d100      	bne.n	8004f02 <HAL_RCC_ClockConfig+0x8a>
 8004f00:	e089      	b.n	8005016 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d107      	bne.n	8004f1a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f0a:	4b79      	ldr	r3, [pc, #484]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	2380      	movs	r3, #128	@ 0x80
 8004f10:	029b      	lsls	r3, r3, #10
 8004f12:	4013      	ands	r3, r2
 8004f14:	d120      	bne.n	8004f58 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e0e1      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d107      	bne.n	8004f32 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f22:	4b73      	ldr	r3, [pc, #460]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	2380      	movs	r3, #128	@ 0x80
 8004f28:	049b      	lsls	r3, r3, #18
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	d114      	bne.n	8004f58 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e0d5      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d106      	bne.n	8004f48 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f3a:	4b6d      	ldr	r3, [pc, #436]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2204      	movs	r2, #4
 8004f40:	4013      	ands	r3, r2
 8004f42:	d109      	bne.n	8004f58 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0ca      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f48:	4b69      	ldr	r3, [pc, #420]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	2380      	movs	r3, #128	@ 0x80
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4013      	ands	r3, r2
 8004f52:	d101      	bne.n	8004f58 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e0c2      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f58:	4b65      	ldr	r3, [pc, #404]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	2203      	movs	r2, #3
 8004f5e:	4393      	bics	r3, r2
 8004f60:	0019      	movs	r1, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	4b62      	ldr	r3, [pc, #392]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f6c:	f7fd facc 	bl	8002508 <HAL_GetTick>
 8004f70:	0003      	movs	r3, r0
 8004f72:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d111      	bne.n	8004fa0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f7c:	e009      	b.n	8004f92 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f7e:	f7fd fac3 	bl	8002508 <HAL_GetTick>
 8004f82:	0002      	movs	r2, r0
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	4a58      	ldr	r2, [pc, #352]	@ (80050ec <HAL_RCC_ClockConfig+0x274>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e0a5      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f92:	4b57      	ldr	r3, [pc, #348]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	220c      	movs	r2, #12
 8004f98:	4013      	ands	r3, r2
 8004f9a:	2b08      	cmp	r3, #8
 8004f9c:	d1ef      	bne.n	8004f7e <HAL_RCC_ClockConfig+0x106>
 8004f9e:	e03a      	b.n	8005016 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	2b03      	cmp	r3, #3
 8004fa6:	d111      	bne.n	8004fcc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fa8:	e009      	b.n	8004fbe <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004faa:	f7fd faad 	bl	8002508 <HAL_GetTick>
 8004fae:	0002      	movs	r2, r0
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	4a4d      	ldr	r2, [pc, #308]	@ (80050ec <HAL_RCC_ClockConfig+0x274>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e08f      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fbe:	4b4c      	ldr	r3, [pc, #304]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	220c      	movs	r2, #12
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	2b0c      	cmp	r3, #12
 8004fc8:	d1ef      	bne.n	8004faa <HAL_RCC_ClockConfig+0x132>
 8004fca:	e024      	b.n	8005016 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d11b      	bne.n	800500c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fd4:	e009      	b.n	8004fea <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fd6:	f7fd fa97 	bl	8002508 <HAL_GetTick>
 8004fda:	0002      	movs	r2, r0
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	4a42      	ldr	r2, [pc, #264]	@ (80050ec <HAL_RCC_ClockConfig+0x274>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e079      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fea:	4b41      	ldr	r3, [pc, #260]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	220c      	movs	r2, #12
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	2b04      	cmp	r3, #4
 8004ff4:	d1ef      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0x15e>
 8004ff6:	e00e      	b.n	8005016 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff8:	f7fd fa86 	bl	8002508 <HAL_GetTick>
 8004ffc:	0002      	movs	r2, r0
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	4a3a      	ldr	r2, [pc, #232]	@ (80050ec <HAL_RCC_ClockConfig+0x274>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d901      	bls.n	800500c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e068      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800500c:	4b38      	ldr	r3, [pc, #224]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	220c      	movs	r2, #12
 8005012:	4013      	ands	r3, r2
 8005014:	d1f0      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005016:	4b34      	ldr	r3, [pc, #208]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2201      	movs	r2, #1
 800501c:	4013      	ands	r3, r2
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	429a      	cmp	r2, r3
 8005022:	d21e      	bcs.n	8005062 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005024:	4b30      	ldr	r3, [pc, #192]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2201      	movs	r2, #1
 800502a:	4393      	bics	r3, r2
 800502c:	0019      	movs	r1, r3
 800502e:	4b2e      	ldr	r3, [pc, #184]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005036:	f7fd fa67 	bl	8002508 <HAL_GetTick>
 800503a:	0003      	movs	r3, r0
 800503c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800503e:	e009      	b.n	8005054 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005040:	f7fd fa62 	bl	8002508 <HAL_GetTick>
 8005044:	0002      	movs	r2, r0
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	4a28      	ldr	r2, [pc, #160]	@ (80050ec <HAL_RCC_ClockConfig+0x274>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e044      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005054:	4b24      	ldr	r3, [pc, #144]	@ (80050e8 <HAL_RCC_ClockConfig+0x270>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2201      	movs	r2, #1
 800505a:	4013      	ands	r3, r2
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	429a      	cmp	r2, r3
 8005060:	d1ee      	bne.n	8005040 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2204      	movs	r2, #4
 8005068:	4013      	ands	r3, r2
 800506a:	d009      	beq.n	8005080 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800506c:	4b20      	ldr	r3, [pc, #128]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	4a20      	ldr	r2, [pc, #128]	@ (80050f4 <HAL_RCC_ClockConfig+0x27c>)
 8005072:	4013      	ands	r3, r2
 8005074:	0019      	movs	r1, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68da      	ldr	r2, [r3, #12]
 800507a:	4b1d      	ldr	r3, [pc, #116]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 800507c:	430a      	orrs	r2, r1
 800507e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2208      	movs	r2, #8
 8005086:	4013      	ands	r3, r2
 8005088:	d00a      	beq.n	80050a0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800508a:	4b19      	ldr	r3, [pc, #100]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	4a1a      	ldr	r2, [pc, #104]	@ (80050f8 <HAL_RCC_ClockConfig+0x280>)
 8005090:	4013      	ands	r3, r2
 8005092:	0019      	movs	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	00da      	lsls	r2, r3, #3
 800509a:	4b15      	ldr	r3, [pc, #84]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 800509c:	430a      	orrs	r2, r1
 800509e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050a0:	f000 f832 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 80050a4:	0001      	movs	r1, r0
 80050a6:	4b12      	ldr	r3, [pc, #72]	@ (80050f0 <HAL_RCC_ClockConfig+0x278>)
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	091b      	lsrs	r3, r3, #4
 80050ac:	220f      	movs	r2, #15
 80050ae:	4013      	ands	r3, r2
 80050b0:	4a12      	ldr	r2, [pc, #72]	@ (80050fc <HAL_RCC_ClockConfig+0x284>)
 80050b2:	5cd3      	ldrb	r3, [r2, r3]
 80050b4:	000a      	movs	r2, r1
 80050b6:	40da      	lsrs	r2, r3
 80050b8:	4b11      	ldr	r3, [pc, #68]	@ (8005100 <HAL_RCC_ClockConfig+0x288>)
 80050ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050bc:	4b11      	ldr	r3, [pc, #68]	@ (8005104 <HAL_RCC_ClockConfig+0x28c>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	250b      	movs	r5, #11
 80050c2:	197c      	adds	r4, r7, r5
 80050c4:	0018      	movs	r0, r3
 80050c6:	f7fd f9d9 	bl	800247c <HAL_InitTick>
 80050ca:	0003      	movs	r3, r0
 80050cc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80050ce:	197b      	adds	r3, r7, r5
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80050d6:	197b      	adds	r3, r7, r5
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	e000      	b.n	80050de <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	0018      	movs	r0, r3
 80050e0:	46bd      	mov	sp, r7
 80050e2:	b004      	add	sp, #16
 80050e4:	bdb0      	pop	{r4, r5, r7, pc}
 80050e6:	46c0      	nop			@ (mov r8, r8)
 80050e8:	40022000 	.word	0x40022000
 80050ec:	00001388 	.word	0x00001388
 80050f0:	40021000 	.word	0x40021000
 80050f4:	fffff8ff 	.word	0xfffff8ff
 80050f8:	ffffc7ff 	.word	0xffffc7ff
 80050fc:	08007704 	.word	0x08007704
 8005100:	20000004 	.word	0x20000004
 8005104:	20000008 	.word	0x20000008

08005108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800510e:	4b3c      	ldr	r3, [pc, #240]	@ (8005200 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	220c      	movs	r2, #12
 8005118:	4013      	ands	r3, r2
 800511a:	2b0c      	cmp	r3, #12
 800511c:	d013      	beq.n	8005146 <HAL_RCC_GetSysClockFreq+0x3e>
 800511e:	d85c      	bhi.n	80051da <HAL_RCC_GetSysClockFreq+0xd2>
 8005120:	2b04      	cmp	r3, #4
 8005122:	d002      	beq.n	800512a <HAL_RCC_GetSysClockFreq+0x22>
 8005124:	2b08      	cmp	r3, #8
 8005126:	d00b      	beq.n	8005140 <HAL_RCC_GetSysClockFreq+0x38>
 8005128:	e057      	b.n	80051da <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800512a:	4b35      	ldr	r3, [pc, #212]	@ (8005200 <HAL_RCC_GetSysClockFreq+0xf8>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2210      	movs	r2, #16
 8005130:	4013      	ands	r3, r2
 8005132:	d002      	beq.n	800513a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005134:	4b33      	ldr	r3, [pc, #204]	@ (8005204 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005136:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005138:	e05d      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800513a:	4b33      	ldr	r3, [pc, #204]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x100>)
 800513c:	613b      	str	r3, [r7, #16]
      break;
 800513e:	e05a      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005140:	4b32      	ldr	r3, [pc, #200]	@ (800520c <HAL_RCC_GetSysClockFreq+0x104>)
 8005142:	613b      	str	r3, [r7, #16]
      break;
 8005144:	e057      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	0c9b      	lsrs	r3, r3, #18
 800514a:	220f      	movs	r2, #15
 800514c:	4013      	ands	r3, r2
 800514e:	4a30      	ldr	r2, [pc, #192]	@ (8005210 <HAL_RCC_GetSysClockFreq+0x108>)
 8005150:	5cd3      	ldrb	r3, [r2, r3]
 8005152:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	0d9b      	lsrs	r3, r3, #22
 8005158:	2203      	movs	r2, #3
 800515a:	4013      	ands	r3, r2
 800515c:	3301      	adds	r3, #1
 800515e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005160:	4b27      	ldr	r3, [pc, #156]	@ (8005200 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005162:	68da      	ldr	r2, [r3, #12]
 8005164:	2380      	movs	r3, #128	@ 0x80
 8005166:	025b      	lsls	r3, r3, #9
 8005168:	4013      	ands	r3, r2
 800516a:	d00f      	beq.n	800518c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	000a      	movs	r2, r1
 8005170:	0152      	lsls	r2, r2, #5
 8005172:	1a52      	subs	r2, r2, r1
 8005174:	0193      	lsls	r3, r2, #6
 8005176:	1a9b      	subs	r3, r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	185b      	adds	r3, r3, r1
 800517c:	025b      	lsls	r3, r3, #9
 800517e:	6879      	ldr	r1, [r7, #4]
 8005180:	0018      	movs	r0, r3
 8005182:	f7fa ffd3 	bl	800012c <__udivsi3>
 8005186:	0003      	movs	r3, r0
 8005188:	617b      	str	r3, [r7, #20]
 800518a:	e023      	b.n	80051d4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800518c:	4b1c      	ldr	r3, [pc, #112]	@ (8005200 <HAL_RCC_GetSysClockFreq+0xf8>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2210      	movs	r2, #16
 8005192:	4013      	ands	r3, r2
 8005194:	d00f      	beq.n	80051b6 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	000a      	movs	r2, r1
 800519a:	0152      	lsls	r2, r2, #5
 800519c:	1a52      	subs	r2, r2, r1
 800519e:	0193      	lsls	r3, r2, #6
 80051a0:	1a9b      	subs	r3, r3, r2
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	185b      	adds	r3, r3, r1
 80051a6:	021b      	lsls	r3, r3, #8
 80051a8:	6879      	ldr	r1, [r7, #4]
 80051aa:	0018      	movs	r0, r3
 80051ac:	f7fa ffbe 	bl	800012c <__udivsi3>
 80051b0:	0003      	movs	r3, r0
 80051b2:	617b      	str	r3, [r7, #20]
 80051b4:	e00e      	b.n	80051d4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80051b6:	68b9      	ldr	r1, [r7, #8]
 80051b8:	000a      	movs	r2, r1
 80051ba:	0152      	lsls	r2, r2, #5
 80051bc:	1a52      	subs	r2, r2, r1
 80051be:	0193      	lsls	r3, r2, #6
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	185b      	adds	r3, r3, r1
 80051c6:	029b      	lsls	r3, r3, #10
 80051c8:	6879      	ldr	r1, [r7, #4]
 80051ca:	0018      	movs	r0, r3
 80051cc:	f7fa ffae 	bl	800012c <__udivsi3>
 80051d0:	0003      	movs	r3, r0
 80051d2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	613b      	str	r3, [r7, #16]
      break;
 80051d8:	e00d      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80051da:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	0b5b      	lsrs	r3, r3, #13
 80051e0:	2207      	movs	r2, #7
 80051e2:	4013      	ands	r3, r2
 80051e4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	3301      	adds	r3, #1
 80051ea:	2280      	movs	r2, #128	@ 0x80
 80051ec:	0212      	lsls	r2, r2, #8
 80051ee:	409a      	lsls	r2, r3
 80051f0:	0013      	movs	r3, r2
 80051f2:	613b      	str	r3, [r7, #16]
      break;
 80051f4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80051f6:	693b      	ldr	r3, [r7, #16]
}
 80051f8:	0018      	movs	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	b006      	add	sp, #24
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	40021000 	.word	0x40021000
 8005204:	003d0900 	.word	0x003d0900
 8005208:	00f42400 	.word	0x00f42400
 800520c:	007a1200 	.word	0x007a1200
 8005210:	0800771c 	.word	0x0800771c

08005214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005218:	4b02      	ldr	r3, [pc, #8]	@ (8005224 <HAL_RCC_GetHCLKFreq+0x10>)
 800521a:	681b      	ldr	r3, [r3, #0]
}
 800521c:	0018      	movs	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	46c0      	nop			@ (mov r8, r8)
 8005224:	20000004 	.word	0x20000004

08005228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800522c:	f7ff fff2 	bl	8005214 <HAL_RCC_GetHCLKFreq>
 8005230:	0001      	movs	r1, r0
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	0a1b      	lsrs	r3, r3, #8
 8005238:	2207      	movs	r2, #7
 800523a:	4013      	ands	r3, r2
 800523c:	4a04      	ldr	r2, [pc, #16]	@ (8005250 <HAL_RCC_GetPCLK1Freq+0x28>)
 800523e:	5cd3      	ldrb	r3, [r2, r3]
 8005240:	40d9      	lsrs	r1, r3
 8005242:	000b      	movs	r3, r1
}
 8005244:	0018      	movs	r0, r3
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	46c0      	nop			@ (mov r8, r8)
 800524c:	40021000 	.word	0x40021000
 8005250:	08007714 	.word	0x08007714

08005254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005258:	f7ff ffdc 	bl	8005214 <HAL_RCC_GetHCLKFreq>
 800525c:	0001      	movs	r1, r0
 800525e:	4b06      	ldr	r3, [pc, #24]	@ (8005278 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	0adb      	lsrs	r3, r3, #11
 8005264:	2207      	movs	r2, #7
 8005266:	4013      	ands	r3, r2
 8005268:	4a04      	ldr	r2, [pc, #16]	@ (800527c <HAL_RCC_GetPCLK2Freq+0x28>)
 800526a:	5cd3      	ldrb	r3, [r2, r3]
 800526c:	40d9      	lsrs	r1, r3
 800526e:	000b      	movs	r3, r1
}
 8005270:	0018      	movs	r0, r3
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	46c0      	nop			@ (mov r8, r8)
 8005278:	40021000 	.word	0x40021000
 800527c:	08007714 	.word	0x08007714

08005280 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005288:	2317      	movs	r3, #23
 800528a:	18fb      	adds	r3, r7, r3
 800528c:	2200      	movs	r2, #0
 800528e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2220      	movs	r2, #32
 8005296:	4013      	ands	r3, r2
 8005298:	d106      	bne.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	2380      	movs	r3, #128	@ 0x80
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	4013      	ands	r3, r2
 80052a4:	d100      	bne.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80052a6:	e104      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052a8:	4bb9      	ldr	r3, [pc, #740]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80052aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052ac:	2380      	movs	r3, #128	@ 0x80
 80052ae:	055b      	lsls	r3, r3, #21
 80052b0:	4013      	ands	r3, r2
 80052b2:	d10a      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052b4:	4bb6      	ldr	r3, [pc, #728]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80052b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052b8:	4bb5      	ldr	r3, [pc, #724]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80052ba:	2180      	movs	r1, #128	@ 0x80
 80052bc:	0549      	lsls	r1, r1, #21
 80052be:	430a      	orrs	r2, r1
 80052c0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80052c2:	2317      	movs	r3, #23
 80052c4:	18fb      	adds	r3, r7, r3
 80052c6:	2201      	movs	r2, #1
 80052c8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ca:	4bb2      	ldr	r3, [pc, #712]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	2380      	movs	r3, #128	@ 0x80
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	4013      	ands	r3, r2
 80052d4:	d11a      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d6:	4baf      	ldr	r3, [pc, #700]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4bae      	ldr	r3, [pc, #696]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80052dc:	2180      	movs	r1, #128	@ 0x80
 80052de:	0049      	lsls	r1, r1, #1
 80052e0:	430a      	orrs	r2, r1
 80052e2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052e4:	f7fd f910 	bl	8002508 <HAL_GetTick>
 80052e8:	0003      	movs	r3, r0
 80052ea:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ec:	e008      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ee:	f7fd f90b 	bl	8002508 <HAL_GetTick>
 80052f2:	0002      	movs	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b64      	cmp	r3, #100	@ 0x64
 80052fa:	d901      	bls.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e143      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005300:	4ba4      	ldr	r3, [pc, #656]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	2380      	movs	r3, #128	@ 0x80
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	4013      	ands	r3, r2
 800530a:	d0f0      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800530c:	4ba0      	ldr	r3, [pc, #640]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	23c0      	movs	r3, #192	@ 0xc0
 8005312:	039b      	lsls	r3, r3, #14
 8005314:	4013      	ands	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685a      	ldr	r2, [r3, #4]
 800531c:	23c0      	movs	r3, #192	@ 0xc0
 800531e:	039b      	lsls	r3, r3, #14
 8005320:	4013      	ands	r3, r2
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	429a      	cmp	r2, r3
 8005326:	d107      	bne.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	23c0      	movs	r3, #192	@ 0xc0
 800532e:	039b      	lsls	r3, r3, #14
 8005330:	4013      	ands	r3, r2
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	429a      	cmp	r2, r3
 8005336:	d013      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	23c0      	movs	r3, #192	@ 0xc0
 800533e:	029b      	lsls	r3, r3, #10
 8005340:	401a      	ands	r2, r3
 8005342:	23c0      	movs	r3, #192	@ 0xc0
 8005344:	029b      	lsls	r3, r3, #10
 8005346:	429a      	cmp	r2, r3
 8005348:	d10a      	bne.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800534a:	4b91      	ldr	r3, [pc, #580]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	2380      	movs	r3, #128	@ 0x80
 8005350:	029b      	lsls	r3, r3, #10
 8005352:	401a      	ands	r2, r3
 8005354:	2380      	movs	r3, #128	@ 0x80
 8005356:	029b      	lsls	r3, r3, #10
 8005358:	429a      	cmp	r2, r3
 800535a:	d101      	bne.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e113      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005360:	4b8b      	ldr	r3, [pc, #556]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005362:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005364:	23c0      	movs	r3, #192	@ 0xc0
 8005366:	029b      	lsls	r3, r3, #10
 8005368:	4013      	ands	r3, r2
 800536a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d049      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	23c0      	movs	r3, #192	@ 0xc0
 8005378:	029b      	lsls	r3, r3, #10
 800537a:	4013      	ands	r3, r2
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	429a      	cmp	r2, r3
 8005380:	d004      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2220      	movs	r2, #32
 8005388:	4013      	ands	r3, r2
 800538a:	d10d      	bne.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	23c0      	movs	r3, #192	@ 0xc0
 8005392:	029b      	lsls	r3, r3, #10
 8005394:	4013      	ands	r3, r2
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	429a      	cmp	r2, r3
 800539a:	d034      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	2380      	movs	r3, #128	@ 0x80
 80053a2:	011b      	lsls	r3, r3, #4
 80053a4:	4013      	ands	r3, r2
 80053a6:	d02e      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80053a8:	4b79      	ldr	r3, [pc, #484]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ac:	4a7a      	ldr	r2, [pc, #488]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053b2:	4b77      	ldr	r3, [pc, #476]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053b6:	4b76      	ldr	r3, [pc, #472]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053b8:	2180      	movs	r1, #128	@ 0x80
 80053ba:	0309      	lsls	r1, r1, #12
 80053bc:	430a      	orrs	r2, r1
 80053be:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053c0:	4b73      	ldr	r3, [pc, #460]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053c4:	4b72      	ldr	r3, [pc, #456]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053c6:	4975      	ldr	r1, [pc, #468]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80053c8:	400a      	ands	r2, r1
 80053ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80053cc:	4b70      	ldr	r3, [pc, #448]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	2380      	movs	r3, #128	@ 0x80
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	4013      	ands	r3, r2
 80053da:	d014      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053dc:	f7fd f894 	bl	8002508 <HAL_GetTick>
 80053e0:	0003      	movs	r3, r0
 80053e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053e4:	e009      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053e6:	f7fd f88f 	bl	8002508 <HAL_GetTick>
 80053ea:	0002      	movs	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	4a6b      	ldr	r2, [pc, #428]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d901      	bls.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e0c6      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053fa:	4b65      	ldr	r3, [pc, #404]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053fe:	2380      	movs	r3, #128	@ 0x80
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4013      	ands	r3, r2
 8005404:	d0ef      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	2380      	movs	r3, #128	@ 0x80
 800540c:	011b      	lsls	r3, r3, #4
 800540e:	4013      	ands	r3, r2
 8005410:	d01f      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	23c0      	movs	r3, #192	@ 0xc0
 8005418:	029b      	lsls	r3, r3, #10
 800541a:	401a      	ands	r2, r3
 800541c:	23c0      	movs	r3, #192	@ 0xc0
 800541e:	029b      	lsls	r3, r3, #10
 8005420:	429a      	cmp	r2, r3
 8005422:	d10c      	bne.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8005424:	4b5a      	ldr	r3, [pc, #360]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a5e      	ldr	r2, [pc, #376]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800542a:	4013      	ands	r3, r2
 800542c:	0019      	movs	r1, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	689a      	ldr	r2, [r3, #8]
 8005432:	23c0      	movs	r3, #192	@ 0xc0
 8005434:	039b      	lsls	r3, r3, #14
 8005436:	401a      	ands	r2, r3
 8005438:	4b55      	ldr	r3, [pc, #340]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800543a:	430a      	orrs	r2, r1
 800543c:	601a      	str	r2, [r3, #0]
 800543e:	4b54      	ldr	r3, [pc, #336]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005440:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	23c0      	movs	r3, #192	@ 0xc0
 8005448:	029b      	lsls	r3, r3, #10
 800544a:	401a      	ands	r2, r3
 800544c:	4b50      	ldr	r3, [pc, #320]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800544e:	430a      	orrs	r2, r1
 8005450:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2220      	movs	r2, #32
 8005458:	4013      	ands	r3, r2
 800545a:	d01f      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	23c0      	movs	r3, #192	@ 0xc0
 8005462:	029b      	lsls	r3, r3, #10
 8005464:	401a      	ands	r2, r3
 8005466:	23c0      	movs	r3, #192	@ 0xc0
 8005468:	029b      	lsls	r3, r3, #10
 800546a:	429a      	cmp	r2, r3
 800546c:	d10c      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800546e:	4b48      	ldr	r3, [pc, #288]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a4c      	ldr	r2, [pc, #304]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005474:	4013      	ands	r3, r2
 8005476:	0019      	movs	r1, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	23c0      	movs	r3, #192	@ 0xc0
 800547e:	039b      	lsls	r3, r3, #14
 8005480:	401a      	ands	r2, r3
 8005482:	4b43      	ldr	r3, [pc, #268]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005484:	430a      	orrs	r2, r1
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	4b41      	ldr	r3, [pc, #260]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800548a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	23c0      	movs	r3, #192	@ 0xc0
 8005492:	029b      	lsls	r3, r3, #10
 8005494:	401a      	ands	r2, r3
 8005496:	4b3e      	ldr	r3, [pc, #248]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005498:	430a      	orrs	r2, r1
 800549a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800549c:	2317      	movs	r3, #23
 800549e:	18fb      	adds	r3, r7, r3
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d105      	bne.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a6:	4b3a      	ldr	r3, [pc, #232]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054aa:	4b39      	ldr	r3, [pc, #228]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054ac:	493e      	ldr	r1, [pc, #248]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80054ae:	400a      	ands	r2, r1
 80054b0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2201      	movs	r2, #1
 80054b8:	4013      	ands	r3, r2
 80054ba:	d009      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054bc:	4b34      	ldr	r3, [pc, #208]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c0:	2203      	movs	r2, #3
 80054c2:	4393      	bics	r3, r2
 80054c4:	0019      	movs	r1, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	68da      	ldr	r2, [r3, #12]
 80054ca:	4b31      	ldr	r3, [pc, #196]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054cc:	430a      	orrs	r2, r1
 80054ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2202      	movs	r2, #2
 80054d6:	4013      	ands	r3, r2
 80054d8:	d009      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054da:	4b2d      	ldr	r3, [pc, #180]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054de:	220c      	movs	r2, #12
 80054e0:	4393      	bics	r3, r2
 80054e2:	0019      	movs	r1, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691a      	ldr	r2, [r3, #16]
 80054e8:	4b29      	ldr	r3, [pc, #164]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054ea:	430a      	orrs	r2, r1
 80054ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2204      	movs	r2, #4
 80054f4:	4013      	ands	r3, r2
 80054f6:	d009      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054f8:	4b25      	ldr	r3, [pc, #148]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054fc:	4a2b      	ldr	r2, [pc, #172]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80054fe:	4013      	ands	r3, r2
 8005500:	0019      	movs	r1, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	695a      	ldr	r2, [r3, #20]
 8005506:	4b22      	ldr	r3, [pc, #136]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005508:	430a      	orrs	r2, r1
 800550a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2208      	movs	r2, #8
 8005512:	4013      	ands	r3, r2
 8005514:	d009      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005516:	4b1e      	ldr	r3, [pc, #120]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551a:	4a25      	ldr	r2, [pc, #148]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800551c:	4013      	ands	r3, r2
 800551e:	0019      	movs	r1, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	699a      	ldr	r2, [r3, #24]
 8005524:	4b1a      	ldr	r3, [pc, #104]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005526:	430a      	orrs	r2, r1
 8005528:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	2380      	movs	r3, #128	@ 0x80
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	4013      	ands	r3, r2
 8005534:	d009      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005536:	4b16      	ldr	r3, [pc, #88]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800553a:	4a17      	ldr	r2, [pc, #92]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800553c:	4013      	ands	r3, r2
 800553e:	0019      	movs	r1, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	69da      	ldr	r2, [r3, #28]
 8005544:	4b12      	ldr	r3, [pc, #72]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005546:	430a      	orrs	r2, r1
 8005548:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2240      	movs	r2, #64	@ 0x40
 8005550:	4013      	ands	r3, r2
 8005552:	d009      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005554:	4b0e      	ldr	r3, [pc, #56]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005558:	4a16      	ldr	r2, [pc, #88]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800555a:	4013      	ands	r3, r2
 800555c:	0019      	movs	r1, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005562:	4b0b      	ldr	r3, [pc, #44]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005564:	430a      	orrs	r2, r1
 8005566:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2280      	movs	r2, #128	@ 0x80
 800556e:	4013      	ands	r3, r2
 8005570:	d009      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005572:	4b07      	ldr	r3, [pc, #28]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005576:	4a10      	ldr	r2, [pc, #64]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005578:	4013      	ands	r3, r2
 800557a:	0019      	movs	r1, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a1a      	ldr	r2, [r3, #32]
 8005580:	4b03      	ldr	r3, [pc, #12]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005582:	430a      	orrs	r2, r1
 8005584:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	0018      	movs	r0, r3
 800558a:	46bd      	mov	sp, r7
 800558c:	b006      	add	sp, #24
 800558e:	bd80      	pop	{r7, pc}
 8005590:	40021000 	.word	0x40021000
 8005594:	40007000 	.word	0x40007000
 8005598:	fffcffff 	.word	0xfffcffff
 800559c:	fff7ffff 	.word	0xfff7ffff
 80055a0:	00001388 	.word	0x00001388
 80055a4:	ffcfffff 	.word	0xffcfffff
 80055a8:	efffffff 	.word	0xefffffff
 80055ac:	fffff3ff 	.word	0xfffff3ff
 80055b0:	ffffcfff 	.word	0xffffcfff
 80055b4:	fbffffff 	.word	0xfbffffff
 80055b8:	fff3ffff 	.word	0xfff3ffff

080055bc <HAL_RCCEx_EnableLSECSS>:
/**
  * @brief  Enables the LSE Clock Security System.
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 80055c0:	4b04      	ldr	r3, [pc, #16]	@ (80055d4 <HAL_RCCEx_EnableLSECSS+0x18>)
 80055c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055c4:	4b03      	ldr	r3, [pc, #12]	@ (80055d4 <HAL_RCCEx_EnableLSECSS+0x18>)
 80055c6:	2180      	movs	r1, #128	@ 0x80
 80055c8:	0189      	lsls	r1, r1, #6
 80055ca:	430a      	orrs	r2, r1
 80055cc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80055ce:	46c0      	nop			@ (mov r8, r8)
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	40021000 	.word	0x40021000

080055d8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80055d8:	b5b0      	push	{r4, r5, r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80055e0:	230f      	movs	r3, #15
 80055e2:	18fb      	adds	r3, r7, r3
 80055e4:	2201      	movs	r2, #1
 80055e6:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e088      	b.n	8005704 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2221      	movs	r2, #33	@ 0x21
 80055f6:	5c9b      	ldrb	r3, [r3, r2]
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d107      	bne.n	800560e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2220      	movs	r2, #32
 8005602:	2100      	movs	r1, #0
 8005604:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	0018      	movs	r0, r3
 800560a:	f7fc fa3b 	bl	8001a84 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2221      	movs	r2, #33	@ 0x21
 8005612:	2102      	movs	r1, #2
 8005614:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	2210      	movs	r2, #16
 800561e:	4013      	ands	r3, r2
 8005620:	2b10      	cmp	r3, #16
 8005622:	d05f      	beq.n	80056e4 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	22ca      	movs	r2, #202	@ 0xca
 800562a:	625a      	str	r2, [r3, #36]	@ 0x24
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2253      	movs	r2, #83	@ 0x53
 8005632:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005634:	250f      	movs	r5, #15
 8005636:	197c      	adds	r4, r7, r5
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	0018      	movs	r0, r3
 800563c:	f000 f890 	bl	8005760 <RTC_EnterInitMode>
 8005640:	0003      	movs	r3, r0
 8005642:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8005644:	0028      	movs	r0, r5
 8005646:	183b      	adds	r3, r7, r0
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d12c      	bne.n	80056a8 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	492c      	ldr	r1, [pc, #176]	@ (800570c <HAL_RTC_Init+0x134>)
 800565a:	400a      	ands	r2, r1
 800565c:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6899      	ldr	r1, [r3, #8]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	431a      	orrs	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	431a      	orrs	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	430a      	orrs	r2, r1
 800567a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	68d2      	ldr	r2, [r2, #12]
 8005684:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6919      	ldr	r1, [r3, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	041a      	lsls	r2, r3, #16
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800569a:	183c      	adds	r4, r7, r0
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	0018      	movs	r0, r3
 80056a0:	f000 f8a2 	bl	80057e8 <RTC_ExitInitMode>
 80056a4:	0003      	movs	r3, r0
 80056a6:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80056a8:	230f      	movs	r3, #15
 80056aa:	18fb      	adds	r3, r7, r3
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d113      	bne.n	80056da <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2103      	movs	r1, #3
 80056be:	438a      	bics	r2, r1
 80056c0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	69da      	ldr	r2, [r3, #28]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	695b      	ldr	r3, [r3, #20]
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	22ff      	movs	r2, #255	@ 0xff
 80056e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80056e2:	e003      	b.n	80056ec <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80056e4:	230f      	movs	r3, #15
 80056e6:	18fb      	adds	r3, r7, r3
 80056e8:	2200      	movs	r2, #0
 80056ea:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80056ec:	230f      	movs	r3, #15
 80056ee:	18fb      	adds	r3, r7, r3
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d103      	bne.n	80056fe <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2221      	movs	r2, #33	@ 0x21
 80056fa:	2101      	movs	r1, #1
 80056fc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80056fe:	230f      	movs	r3, #15
 8005700:	18fb      	adds	r3, r7, r3
 8005702:	781b      	ldrb	r3, [r3, #0]
}
 8005704:	0018      	movs	r0, r3
 8005706:	46bd      	mov	sp, r7
 8005708:	b004      	add	sp, #16
 800570a:	bdb0      	pop	{r4, r5, r7, pc}
 800570c:	ff8fffbf 	.word	0xff8fffbf

08005710 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a0e      	ldr	r2, [pc, #56]	@ (800575c <HAL_RTC_WaitForSynchro+0x4c>)
 8005722:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005724:	f7fc fef0 	bl	8002508 <HAL_GetTick>
 8005728:	0003      	movs	r3, r0
 800572a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800572c:	e00a      	b.n	8005744 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800572e:	f7fc feeb 	bl	8002508 <HAL_GetTick>
 8005732:	0002      	movs	r2, r0
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	1ad2      	subs	r2, r2, r3
 8005738:	23fa      	movs	r3, #250	@ 0xfa
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	429a      	cmp	r2, r3
 800573e:	d901      	bls.n	8005744 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e006      	b.n	8005752 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	2220      	movs	r2, #32
 800574c:	4013      	ands	r3, r2
 800574e:	d0ee      	beq.n	800572e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	0018      	movs	r0, r3
 8005754:	46bd      	mov	sp, r7
 8005756:	b004      	add	sp, #16
 8005758:	bd80      	pop	{r7, pc}
 800575a:	46c0      	nop			@ (mov r8, r8)
 800575c:	0001ff5f 	.word	0x0001ff5f

08005760 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800576c:	230f      	movs	r3, #15
 800576e:	18fb      	adds	r3, r7, r3
 8005770:	2200      	movs	r2, #0
 8005772:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	2240      	movs	r2, #64	@ 0x40
 800577c:	4013      	ands	r3, r2
 800577e:	d12c      	bne.n	80057da <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2180      	movs	r1, #128	@ 0x80
 800578c:	430a      	orrs	r2, r1
 800578e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005790:	f7fc feba 	bl	8002508 <HAL_GetTick>
 8005794:	0003      	movs	r3, r0
 8005796:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005798:	e014      	b.n	80057c4 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800579a:	f7fc feb5 	bl	8002508 <HAL_GetTick>
 800579e:	0002      	movs	r2, r0
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	1ad2      	subs	r2, r2, r3
 80057a4:	200f      	movs	r0, #15
 80057a6:	183b      	adds	r3, r7, r0
 80057a8:	1839      	adds	r1, r7, r0
 80057aa:	7809      	ldrb	r1, [r1, #0]
 80057ac:	7019      	strb	r1, [r3, #0]
 80057ae:	23fa      	movs	r3, #250	@ 0xfa
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d906      	bls.n	80057c4 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2221      	movs	r2, #33	@ 0x21
 80057ba:	2104      	movs	r1, #4
 80057bc:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80057be:	183b      	adds	r3, r7, r0
 80057c0:	2201      	movs	r2, #1
 80057c2:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	2240      	movs	r2, #64	@ 0x40
 80057cc:	4013      	ands	r3, r2
 80057ce:	d104      	bne.n	80057da <RTC_EnterInitMode+0x7a>
 80057d0:	230f      	movs	r3, #15
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d1df      	bne.n	800579a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80057da:	230f      	movs	r3, #15
 80057dc:	18fb      	adds	r3, r7, r3
 80057de:	781b      	ldrb	r3, [r3, #0]
}
 80057e0:	0018      	movs	r0, r3
 80057e2:	46bd      	mov	sp, r7
 80057e4:	b004      	add	sp, #16
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80057e8:	b590      	push	{r4, r7, lr}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057f0:	240f      	movs	r4, #15
 80057f2:	193b      	adds	r3, r7, r4
 80057f4:	2200      	movs	r2, #0
 80057f6:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2180      	movs	r1, #128	@ 0x80
 8005804:	438a      	bics	r2, r1
 8005806:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	2220      	movs	r2, #32
 8005810:	4013      	ands	r3, r2
 8005812:	d10c      	bne.n	800582e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	0018      	movs	r0, r3
 8005818:	f7ff ff7a 	bl	8005710 <HAL_RTC_WaitForSynchro>
 800581c:	1e03      	subs	r3, r0, #0
 800581e:	d006      	beq.n	800582e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2221      	movs	r2, #33	@ 0x21
 8005824:	2104      	movs	r1, #4
 8005826:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8005828:	193b      	adds	r3, r7, r4
 800582a:	2201      	movs	r2, #1
 800582c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800582e:	230f      	movs	r3, #15
 8005830:	18fb      	adds	r3, r7, r3
 8005832:	781b      	ldrb	r3, [r3, #0]
}
 8005834:	0018      	movs	r0, r3
 8005836:	46bd      	mov	sp, r7
 8005838:	b005      	add	sp, #20
 800583a:	bd90      	pop	{r4, r7, pc}

0800583c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005848:	4b64      	ldr	r3, [pc, #400]	@ (80059dc <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	22fa      	movs	r2, #250	@ 0xfa
 800584e:	01d1      	lsls	r1, r2, #7
 8005850:	0018      	movs	r0, r3
 8005852:	f7fa fc6b 	bl	800012c <__udivsi3>
 8005856:	0003      	movs	r3, r0
 8005858:	001a      	movs	r2, r3
 800585a:	0013      	movs	r3, r2
 800585c:	015b      	lsls	r3, r3, #5
 800585e:	1a9b      	subs	r3, r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	189b      	adds	r3, r3, r2
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2220      	movs	r2, #32
 800586c:	5c9b      	ldrb	r3, [r3, r2]
 800586e:	2b01      	cmp	r3, #1
 8005870:	d101      	bne.n	8005876 <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 8005872:	2302      	movs	r3, #2
 8005874:	e0ad      	b.n	80059d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2220      	movs	r2, #32
 800587a:	2101      	movs	r1, #1
 800587c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2221      	movs	r2, #33	@ 0x21
 8005882:	2102      	movs	r1, #2
 8005884:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	22ca      	movs	r2, #202	@ 0xca
 800588c:	625a      	str	r2, [r3, #36]	@ 0x24
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2253      	movs	r2, #83	@ 0x53
 8005894:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689a      	ldr	r2, [r3, #8]
 800589c:	2380      	movs	r3, #128	@ 0x80
 800589e:	00db      	lsls	r3, r3, #3
 80058a0:	4013      	ands	r3, r2
 80058a2:	d019      	beq.n	80058d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	3b01      	subs	r3, #1
 80058a8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10d      	bne.n	80058cc <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	22ff      	movs	r2, #255	@ 0xff
 80058b6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2221      	movs	r2, #33	@ 0x21
 80058bc:	2103      	movs	r1, #3
 80058be:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2220      	movs	r2, #32
 80058c4:	2100      	movs	r1, #0
 80058c6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e082      	b.n	80059d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	2204      	movs	r2, #4
 80058d4:	4013      	ands	r3, r2
 80058d6:	d1e5      	bne.n	80058a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	493f      	ldr	r1, [pc, #252]	@ (80059e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 80058e4:	400a      	ands	r2, r1
 80058e6:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	22ff      	movs	r2, #255	@ 0xff
 80058f0:	401a      	ands	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	493b      	ldr	r1, [pc, #236]	@ (80059e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 80058f8:	430a      	orrs	r2, r1
 80058fa:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80058fc:	4b37      	ldr	r3, [pc, #220]	@ (80059dc <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	22fa      	movs	r2, #250	@ 0xfa
 8005902:	01d1      	lsls	r1, r2, #7
 8005904:	0018      	movs	r0, r3
 8005906:	f7fa fc11 	bl	800012c <__udivsi3>
 800590a:	0003      	movs	r3, r0
 800590c:	001a      	movs	r2, r3
 800590e:	0013      	movs	r3, r2
 8005910:	015b      	lsls	r3, r3, #5
 8005912:	1a9b      	subs	r3, r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	189b      	adds	r3, r3, r2
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	3b01      	subs	r3, #1
 8005920:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10d      	bne.n	8005944 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	22ff      	movs	r2, #255	@ 0xff
 800592e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2221      	movs	r2, #33	@ 0x21
 8005934:	2103      	movs	r1, #3
 8005936:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	2100      	movs	r1, #0
 800593e:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e046      	b.n	80059d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	2204      	movs	r2, #4
 800594c:	4013      	ands	r3, r2
 800594e:	d0e5      	beq.n	800591c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689a      	ldr	r2, [r3, #8]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2107      	movs	r1, #7
 800595c:	438a      	bics	r2, r1
 800595e:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6899      	ldr	r1, [r3, #8]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	430a      	orrs	r2, r1
 800596e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005978:	4b1b      	ldr	r3, [pc, #108]	@ (80059e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	4b1a      	ldr	r3, [pc, #104]	@ (80059e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 800597e:	2180      	movs	r1, #128	@ 0x80
 8005980:	0349      	lsls	r1, r1, #13
 8005982:	430a      	orrs	r2, r1
 8005984:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8005986:	4b18      	ldr	r3, [pc, #96]	@ (80059e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8005988:	689a      	ldr	r2, [r3, #8]
 800598a:	4b17      	ldr	r3, [pc, #92]	@ (80059e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 800598c:	2180      	movs	r1, #128	@ 0x80
 800598e:	0349      	lsls	r1, r1, #13
 8005990:	430a      	orrs	r2, r1
 8005992:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689a      	ldr	r2, [r3, #8]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2180      	movs	r1, #128	@ 0x80
 80059a0:	01c9      	lsls	r1, r1, #7
 80059a2:	430a      	orrs	r2, r1
 80059a4:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2180      	movs	r1, #128	@ 0x80
 80059b2:	00c9      	lsls	r1, r1, #3
 80059b4:	430a      	orrs	r2, r1
 80059b6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	22ff      	movs	r2, #255	@ 0xff
 80059be:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2221      	movs	r2, #33	@ 0x21
 80059c4:	2101      	movs	r1, #1
 80059c6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2220      	movs	r2, #32
 80059cc:	2100      	movs	r1, #0
 80059ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	0018      	movs	r0, r3
 80059d4:	46bd      	mov	sp, r7
 80059d6:	b006      	add	sp, #24
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	46c0      	nop			@ (mov r8, r8)
 80059dc:	20000004 	.word	0x20000004
 80059e0:	fffffbff 	.word	0xfffffbff
 80059e4:	fffffb7f 	.word	0xfffffb7f
 80059e8:	40010400 	.word	0x40010400

080059ec <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	5c9b      	ldrb	r3, [r3, r2]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d101      	bne.n	8005a06 <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 8005a02:	2302      	movs	r3, #2
 8005a04:	e04e      	b.n	8005aa4 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	2101      	movs	r1, #1
 8005a0c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2221      	movs	r2, #33	@ 0x21
 8005a12:	2102      	movs	r1, #2
 8005a14:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	22ca      	movs	r2, #202	@ 0xca
 8005a1c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2253      	movs	r2, #83	@ 0x53
 8005a24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	491e      	ldr	r1, [pc, #120]	@ (8005aac <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 8005a32:	400a      	ands	r2, r1
 8005a34:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	491b      	ldr	r1, [pc, #108]	@ (8005ab0 <HAL_RTCEx_DeactivateWakeUpTimer+0xc4>)
 8005a42:	400a      	ands	r2, r1
 8005a44:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a46:	f7fc fd5f 	bl	8002508 <HAL_GetTick>
 8005a4a:	0003      	movs	r3, r0
 8005a4c:	60fb      	str	r3, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005a4e:	e016      	b.n	8005a7e <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a50:	f7fc fd5a 	bl	8002508 <HAL_GetTick>
 8005a54:	0002      	movs	r2, r0
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	1ad2      	subs	r2, r2, r3
 8005a5a:	23fa      	movs	r3, #250	@ 0xfa
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d90d      	bls.n	8005a7e <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	22ff      	movs	r2, #255	@ 0xff
 8005a68:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2221      	movs	r2, #33	@ 0x21
 8005a6e:	2103      	movs	r1, #3
 8005a70:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2220      	movs	r2, #32
 8005a76:	2100      	movs	r1, #0
 8005a78:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e012      	b.n	8005aa4 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	2204      	movs	r2, #4
 8005a86:	4013      	ands	r3, r2
 8005a88:	d0e2      	beq.n	8005a50 <HAL_RTCEx_DeactivateWakeUpTimer+0x64>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	22ff      	movs	r2, #255	@ 0xff
 8005a90:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2221      	movs	r2, #33	@ 0x21
 8005a96:	2101      	movs	r1, #1
 8005a98:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	b004      	add	sp, #16
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	fffffbff 	.word	0xfffffbff
 8005ab0:	ffffbfff 	.word	0xffffbfff

08005ab4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005abc:	4b13      	ldr	r3, [pc, #76]	@ (8005b0c <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 8005abe:	2280      	movs	r2, #128	@ 0x80
 8005ac0:	0352      	lsls	r2, r2, #13
 8005ac2:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	689a      	ldr	r2, [r3, #8]
 8005aca:	2380      	movs	r3, #128	@ 0x80
 8005acc:	01db      	lsls	r3, r3, #7
 8005ace:	4013      	ands	r3, r2
 8005ad0:	d014      	beq.n	8005afc <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	2380      	movs	r3, #128	@ 0x80
 8005ada:	00db      	lsls	r3, r3, #3
 8005adc:	4013      	ands	r3, r2
 8005ade:	d00d      	beq.n	8005afc <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	22ff      	movs	r2, #255	@ 0xff
 8005ae8:	401a      	ands	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4908      	ldr	r1, [pc, #32]	@ (8005b10 <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 8005af0:	430a      	orrs	r2, r1
 8005af2:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	0018      	movs	r0, r3
 8005af8:	f7fb fda2 	bl	8001640 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2221      	movs	r2, #33	@ 0x21
 8005b00:	2101      	movs	r1, #1
 8005b02:	5499      	strb	r1, [r3, r2]
}
 8005b04:	46c0      	nop			@ (mov r8, r8)
 8005b06:	46bd      	mov	sp, r7
 8005b08:	b002      	add	sp, #8
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	40010400 	.word	0x40010400
 8005b10:	fffffb7f 	.word	0xfffffb7f

08005b14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e044      	b.n	8005bb0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d107      	bne.n	8005b3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2278      	movs	r2, #120	@ 0x78
 8005b32:	2100      	movs	r1, #0
 8005b34:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	0018      	movs	r0, r3
 8005b3a:	f7fb ffc3 	bl	8001ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2224      	movs	r2, #36	@ 0x24
 8005b42:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2101      	movs	r1, #1
 8005b50:	438a      	bics	r2, r1
 8005b52:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d003      	beq.n	8005b64 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	0018      	movs	r0, r3
 8005b60:	f000 fd3c 	bl	80065dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	0018      	movs	r0, r3
 8005b68:	f000 fa9a 	bl	80060a0 <UART_SetConfig>
 8005b6c:	0003      	movs	r3, r0
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e01c      	b.n	8005bb0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	490d      	ldr	r1, [pc, #52]	@ (8005bb8 <HAL_UART_Init+0xa4>)
 8005b82:	400a      	ands	r2, r1
 8005b84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	212a      	movs	r1, #42	@ 0x2a
 8005b92:	438a      	bics	r2, r1
 8005b94:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	0018      	movs	r0, r3
 8005baa:	f000 fdcb 	bl	8006744 <UART_CheckIdleState>
 8005bae:	0003      	movs	r3, r0
}
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b002      	add	sp, #8
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	ffffb7ff 	.word	0xffffb7ff

08005bbc <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e030      	b.n	8005c30 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2224      	movs	r2, #36	@ 0x24
 8005bd2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2101      	movs	r1, #1
 8005be0:	438a      	bics	r2, r1
 8005be2:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	0018      	movs	r0, r3
 8005c00:	f7fb ffd6 	bl	8001bb0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2284      	movs	r2, #132	@ 0x84
 8005c08:	2100      	movs	r1, #0
 8005c0a:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2280      	movs	r2, #128	@ 0x80
 8005c16:	2100      	movs	r1, #0
 8005c18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2278      	movs	r2, #120	@ 0x78
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	0018      	movs	r0, r3
 8005c32:	46bd      	mov	sp, r7
 8005c34:	b002      	add	sp, #8
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b08a      	sub	sp, #40	@ 0x28
 8005c3c:	af02      	add	r7, sp, #8
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	60b9      	str	r1, [r7, #8]
 8005c42:	603b      	str	r3, [r7, #0]
 8005c44:	1dbb      	adds	r3, r7, #6
 8005c46:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d000      	beq.n	8005c52 <HAL_UART_Transmit+0x1a>
 8005c50:	e08c      	b.n	8005d6c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d003      	beq.n	8005c60 <HAL_UART_Transmit+0x28>
 8005c58:	1dbb      	adds	r3, r7, #6
 8005c5a:	881b      	ldrh	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e084      	b.n	8005d6e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	2380      	movs	r3, #128	@ 0x80
 8005c6a:	015b      	lsls	r3, r3, #5
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d109      	bne.n	8005c84 <HAL_UART_Transmit+0x4c>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d105      	bne.n	8005c84 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	d001      	beq.n	8005c84 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e074      	b.n	8005d6e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2284      	movs	r2, #132	@ 0x84
 8005c88:	2100      	movs	r1, #0
 8005c8a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2221      	movs	r2, #33	@ 0x21
 8005c90:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c92:	f7fc fc39 	bl	8002508 <HAL_GetTick>
 8005c96:	0003      	movs	r3, r0
 8005c98:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	1dba      	adds	r2, r7, #6
 8005c9e:	2150      	movs	r1, #80	@ 0x50
 8005ca0:	8812      	ldrh	r2, [r2, #0]
 8005ca2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	1dba      	adds	r2, r7, #6
 8005ca8:	2152      	movs	r1, #82	@ 0x52
 8005caa:	8812      	ldrh	r2, [r2, #0]
 8005cac:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	689a      	ldr	r2, [r3, #8]
 8005cb2:	2380      	movs	r3, #128	@ 0x80
 8005cb4:	015b      	lsls	r3, r3, #5
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d108      	bne.n	8005ccc <HAL_UART_Transmit+0x94>
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d104      	bne.n	8005ccc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	61bb      	str	r3, [r7, #24]
 8005cca:	e003      	b.n	8005cd4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cd4:	e02f      	b.n	8005d36 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cd6:	697a      	ldr	r2, [r7, #20]
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	9300      	str	r3, [sp, #0]
 8005cde:	0013      	movs	r3, r2
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2180      	movs	r1, #128	@ 0x80
 8005ce4:	f000 fdd6 	bl	8006894 <UART_WaitOnFlagUntilTimeout>
 8005ce8:	1e03      	subs	r3, r0, #0
 8005cea:	d004      	beq.n	8005cf6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e03b      	b.n	8005d6e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d10b      	bne.n	8005d14 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	001a      	movs	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	05d2      	lsls	r2, r2, #23
 8005d08:	0dd2      	lsrs	r2, r2, #23
 8005d0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	3302      	adds	r3, #2
 8005d10:	61bb      	str	r3, [r7, #24]
 8005d12:	e007      	b.n	8005d24 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	781a      	ldrb	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	3301      	adds	r3, #1
 8005d22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2252      	movs	r2, #82	@ 0x52
 8005d28:	5a9b      	ldrh	r3, [r3, r2]
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	b299      	uxth	r1, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2252      	movs	r2, #82	@ 0x52
 8005d34:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2252      	movs	r2, #82	@ 0x52
 8005d3a:	5a9b      	ldrh	r3, [r3, r2]
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1c9      	bne.n	8005cd6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	0013      	movs	r3, r2
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	2140      	movs	r1, #64	@ 0x40
 8005d50:	f000 fda0 	bl	8006894 <UART_WaitOnFlagUntilTimeout>
 8005d54:	1e03      	subs	r3, r0, #0
 8005d56:	d004      	beq.n	8005d62 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e005      	b.n	8005d6e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2220      	movs	r2, #32
 8005d66:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	e000      	b.n	8005d6e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005d6c:	2302      	movs	r3, #2
  }
}
 8005d6e:	0018      	movs	r0, r3
 8005d70:	46bd      	mov	sp, r7
 8005d72:	b008      	add	sp, #32
 8005d74:	bd80      	pop	{r7, pc}
	...

08005d78 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b08a      	sub	sp, #40	@ 0x28
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	1dbb      	adds	r3, r7, #6
 8005d86:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2280      	movs	r2, #128	@ 0x80
 8005d8c:	589b      	ldr	r3, [r3, r2]
 8005d8e:	2b20      	cmp	r3, #32
 8005d90:	d000      	beq.n	8005d94 <HAL_UART_Receive+0x1c>
 8005d92:	e0d0      	b.n	8005f36 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d003      	beq.n	8005da2 <HAL_UART_Receive+0x2a>
 8005d9a:	1dbb      	adds	r3, r7, #6
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d101      	bne.n	8005da6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e0c8      	b.n	8005f38 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	2380      	movs	r3, #128	@ 0x80
 8005dac:	015b      	lsls	r3, r3, #5
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d109      	bne.n	8005dc6 <HAL_UART_Receive+0x4e>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d105      	bne.n	8005dc6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	d001      	beq.n	8005dc6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e0b8      	b.n	8005f38 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2284      	movs	r2, #132	@ 0x84
 8005dca:	2100      	movs	r1, #0
 8005dcc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2280      	movs	r2, #128	@ 0x80
 8005dd2:	2122      	movs	r1, #34	@ 0x22
 8005dd4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ddc:	f7fc fb94 	bl	8002508 <HAL_GetTick>
 8005de0:	0003      	movs	r3, r0
 8005de2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	1dba      	adds	r2, r7, #6
 8005de8:	2158      	movs	r1, #88	@ 0x58
 8005dea:	8812      	ldrh	r2, [r2, #0]
 8005dec:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	1dba      	adds	r2, r7, #6
 8005df2:	215a      	movs	r1, #90	@ 0x5a
 8005df4:	8812      	ldrh	r2, [r2, #0]
 8005df6:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	2380      	movs	r3, #128	@ 0x80
 8005dfe:	015b      	lsls	r3, r3, #5
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d10d      	bne.n	8005e20 <HAL_UART_Receive+0xa8>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_UART_Receive+0x9e>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	225c      	movs	r2, #92	@ 0x5c
 8005e10:	494b      	ldr	r1, [pc, #300]	@ (8005f40 <HAL_UART_Receive+0x1c8>)
 8005e12:	5299      	strh	r1, [r3, r2]
 8005e14:	e02e      	b.n	8005e74 <HAL_UART_Receive+0xfc>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	225c      	movs	r2, #92	@ 0x5c
 8005e1a:	21ff      	movs	r1, #255	@ 0xff
 8005e1c:	5299      	strh	r1, [r3, r2]
 8005e1e:	e029      	b.n	8005e74 <HAL_UART_Receive+0xfc>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d10d      	bne.n	8005e44 <HAL_UART_Receive+0xcc>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d104      	bne.n	8005e3a <HAL_UART_Receive+0xc2>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	225c      	movs	r2, #92	@ 0x5c
 8005e34:	21ff      	movs	r1, #255	@ 0xff
 8005e36:	5299      	strh	r1, [r3, r2]
 8005e38:	e01c      	b.n	8005e74 <HAL_UART_Receive+0xfc>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	225c      	movs	r2, #92	@ 0x5c
 8005e3e:	217f      	movs	r1, #127	@ 0x7f
 8005e40:	5299      	strh	r1, [r3, r2]
 8005e42:	e017      	b.n	8005e74 <HAL_UART_Receive+0xfc>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	2380      	movs	r3, #128	@ 0x80
 8005e4a:	055b      	lsls	r3, r3, #21
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d10d      	bne.n	8005e6c <HAL_UART_Receive+0xf4>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d104      	bne.n	8005e62 <HAL_UART_Receive+0xea>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	225c      	movs	r2, #92	@ 0x5c
 8005e5c:	217f      	movs	r1, #127	@ 0x7f
 8005e5e:	5299      	strh	r1, [r3, r2]
 8005e60:	e008      	b.n	8005e74 <HAL_UART_Receive+0xfc>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	225c      	movs	r2, #92	@ 0x5c
 8005e66:	213f      	movs	r1, #63	@ 0x3f
 8005e68:	5299      	strh	r1, [r3, r2]
 8005e6a:	e003      	b.n	8005e74 <HAL_UART_Receive+0xfc>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	225c      	movs	r2, #92	@ 0x5c
 8005e70:	2100      	movs	r1, #0
 8005e72:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005e74:	2312      	movs	r3, #18
 8005e76:	18fb      	adds	r3, r7, r3
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	215c      	movs	r1, #92	@ 0x5c
 8005e7c:	5a52      	ldrh	r2, [r2, r1]
 8005e7e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	2380      	movs	r3, #128	@ 0x80
 8005e86:	015b      	lsls	r3, r3, #5
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d108      	bne.n	8005e9e <HAL_UART_Receive+0x126>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d104      	bne.n	8005e9e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005e94:	2300      	movs	r3, #0
 8005e96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	61bb      	str	r3, [r7, #24]
 8005e9c:	e003      	b.n	8005ea6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005ea6:	e03a      	b.n	8005f1e <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	68f8      	ldr	r0, [r7, #12]
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	0013      	movs	r3, r2
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	2120      	movs	r1, #32
 8005eb6:	f000 fced 	bl	8006894 <UART_WaitOnFlagUntilTimeout>
 8005eba:	1e03      	subs	r3, r0, #0
 8005ebc:	d005      	beq.n	8005eca <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2280      	movs	r2, #128	@ 0x80
 8005ec2:	2120      	movs	r1, #32
 8005ec4:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e036      	b.n	8005f38 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d10e      	bne.n	8005eee <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	2212      	movs	r2, #18
 8005eda:	18ba      	adds	r2, r7, r2
 8005edc:	8812      	ldrh	r2, [r2, #0]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	3302      	adds	r3, #2
 8005eea:	61bb      	str	r3, [r7, #24]
 8005eec:	e00e      	b.n	8005f0c <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2212      	movs	r2, #18
 8005ef8:	18ba      	adds	r2, r7, r2
 8005efa:	8812      	ldrh	r2, [r2, #0]
 8005efc:	b2d2      	uxtb	r2, r2
 8005efe:	4013      	ands	r3, r2
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	225a      	movs	r2, #90	@ 0x5a
 8005f10:	5a9b      	ldrh	r3, [r3, r2]
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b299      	uxth	r1, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	225a      	movs	r2, #90	@ 0x5a
 8005f1c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	225a      	movs	r2, #90	@ 0x5a
 8005f22:	5a9b      	ldrh	r3, [r3, r2]
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1be      	bne.n	8005ea8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2280      	movs	r2, #128	@ 0x80
 8005f2e:	2120      	movs	r1, #32
 8005f30:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	e000      	b.n	8005f38 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8005f36:	2302      	movs	r3, #2
  }
}
 8005f38:	0018      	movs	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	b008      	add	sp, #32
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	000001ff 	.word	0x000001ff

08005f44 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b092      	sub	sp, #72	@ 0x48
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f50:	623b      	str	r3, [r7, #32]
  return(result);
 8005f52:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f56:	2301      	movs	r3, #1
 8005f58:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5c:	f383 8810 	msr	PRIMASK, r3
}
 8005f60:	46c0      	nop			@ (mov r8, r8)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	494b      	ldr	r1, [pc, #300]	@ (800609c <HAL_UART_AbortReceive+0x158>)
 8005f6e:	400a      	ands	r2, r1
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f74:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f78:	f383 8810 	msr	PRIMASK, r3
}
 8005f7c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8005f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f86:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f88:	2301      	movs	r3, #1
 8005f8a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8e:	f383 8810 	msr	PRIMASK, r3
}
 8005f92:	46c0      	nop			@ (mov r8, r8)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689a      	ldr	r2, [r3, #8]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2101      	movs	r1, #1
 8005fa0:	438a      	bics	r2, r1
 8005fa2:	609a      	str	r2, [r3, #8]
 8005fa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fa6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005faa:	f383 8810 	msr	PRIMASK, r3
}
 8005fae:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d118      	bne.n	8005fea <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8005fbc:	617b      	str	r3, [r7, #20]
  return(result);
 8005fbe:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	f383 8810 	msr	PRIMASK, r3
}
 8005fcc:	46c0      	nop			@ (mov r8, r8)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2110      	movs	r1, #16
 8005fda:	438a      	bics	r2, r1
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fe0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	f383 8810 	msr	PRIMASK, r3
}
 8005fe8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2240      	movs	r2, #64	@ 0x40
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	2b40      	cmp	r3, #64	@ 0x40
 8005ff6:	d135      	bne.n	8006064 <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8005ffc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ffe:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006000:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006002:	2301      	movs	r3, #1
 8006004:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f383 8810 	msr	PRIMASK, r3
}
 800600c:	46c0      	nop			@ (mov r8, r8)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2140      	movs	r1, #64	@ 0x40
 800601a:	438a      	bics	r2, r1
 800601c:	609a      	str	r2, [r3, #8]
 800601e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006020:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	f383 8810 	msr	PRIMASK, r3
}
 8006028:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800602e:	2b00      	cmp	r3, #0
 8006030:	d018      	beq.n	8006064 <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006036:	2200      	movs	r2, #0
 8006038:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800603e:	0018      	movs	r0, r3
 8006040:	f7fd f834 	bl	80030ac <HAL_DMA_Abort>
 8006044:	1e03      	subs	r3, r0, #0
 8006046:	d00d      	beq.n	8006064 <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800604c:	0018      	movs	r0, r3
 800604e:	f7fd f86d 	bl	800312c <HAL_DMA_GetError>
 8006052:	0003      	movs	r3, r0
 8006054:	2b20      	cmp	r3, #32
 8006056:	d105      	bne.n	8006064 <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2284      	movs	r2, #132	@ 0x84
 800605c:	2110      	movs	r1, #16
 800605e:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e017      	b.n	8006094 <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	225a      	movs	r2, #90	@ 0x5a
 8006068:	2100      	movs	r1, #0
 800606a:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	220f      	movs	r2, #15
 8006072:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	699a      	ldr	r2, [r3, #24]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2108      	movs	r1, #8
 8006080:	430a      	orrs	r2, r1
 8006082:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2280      	movs	r2, #128	@ 0x80
 8006088:	2120      	movs	r1, #32
 800608a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	0018      	movs	r0, r3
 8006096:	46bd      	mov	sp, r7
 8006098:	b012      	add	sp, #72	@ 0x48
 800609a:	bd80      	pop	{r7, pc}
 800609c:	fffffedf 	.word	0xfffffedf

080060a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060a0:	b5b0      	push	{r4, r5, r7, lr}
 80060a2:	b08e      	sub	sp, #56	@ 0x38
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060a8:	231a      	movs	r3, #26
 80060aa:	2218      	movs	r2, #24
 80060ac:	189b      	adds	r3, r3, r2
 80060ae:	19db      	adds	r3, r3, r7
 80060b0:	2200      	movs	r2, #0
 80060b2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	689a      	ldr	r2, [r3, #8]
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	431a      	orrs	r2, r3
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	431a      	orrs	r2, r3
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	69db      	ldr	r3, [r3, #28]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4ac3      	ldr	r2, [pc, #780]	@ (80063e0 <UART_SetConfig+0x340>)
 80060d4:	4013      	ands	r3, r2
 80060d6:	0019      	movs	r1, r3
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060de:	430a      	orrs	r2, r1
 80060e0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	4abe      	ldr	r2, [pc, #760]	@ (80063e4 <UART_SetConfig+0x344>)
 80060ea:	4013      	ands	r3, r2
 80060ec:	0019      	movs	r1, r3
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	68da      	ldr	r2, [r3, #12]
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	430a      	orrs	r2, r1
 80060f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	699b      	ldr	r3, [r3, #24]
 80060fe:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4ab8      	ldr	r2, [pc, #736]	@ (80063e8 <UART_SetConfig+0x348>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d004      	beq.n	8006114 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006110:	4313      	orrs	r3, r2
 8006112:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	4ab4      	ldr	r2, [pc, #720]	@ (80063ec <UART_SetConfig+0x34c>)
 800611c:	4013      	ands	r3, r2
 800611e:	0019      	movs	r1, r3
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006126:	430a      	orrs	r2, r1
 8006128:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4ab0      	ldr	r2, [pc, #704]	@ (80063f0 <UART_SetConfig+0x350>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d131      	bne.n	8006198 <UART_SetConfig+0xf8>
 8006134:	4baf      	ldr	r3, [pc, #700]	@ (80063f4 <UART_SetConfig+0x354>)
 8006136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006138:	2203      	movs	r2, #3
 800613a:	4013      	ands	r3, r2
 800613c:	2b03      	cmp	r3, #3
 800613e:	d01d      	beq.n	800617c <UART_SetConfig+0xdc>
 8006140:	d823      	bhi.n	800618a <UART_SetConfig+0xea>
 8006142:	2b02      	cmp	r3, #2
 8006144:	d00c      	beq.n	8006160 <UART_SetConfig+0xc0>
 8006146:	d820      	bhi.n	800618a <UART_SetConfig+0xea>
 8006148:	2b00      	cmp	r3, #0
 800614a:	d002      	beq.n	8006152 <UART_SetConfig+0xb2>
 800614c:	2b01      	cmp	r3, #1
 800614e:	d00e      	beq.n	800616e <UART_SetConfig+0xce>
 8006150:	e01b      	b.n	800618a <UART_SetConfig+0xea>
 8006152:	231b      	movs	r3, #27
 8006154:	2218      	movs	r2, #24
 8006156:	189b      	adds	r3, r3, r2
 8006158:	19db      	adds	r3, r3, r7
 800615a:	2201      	movs	r2, #1
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	e0b4      	b.n	80062ca <UART_SetConfig+0x22a>
 8006160:	231b      	movs	r3, #27
 8006162:	2218      	movs	r2, #24
 8006164:	189b      	adds	r3, r3, r2
 8006166:	19db      	adds	r3, r3, r7
 8006168:	2202      	movs	r2, #2
 800616a:	701a      	strb	r2, [r3, #0]
 800616c:	e0ad      	b.n	80062ca <UART_SetConfig+0x22a>
 800616e:	231b      	movs	r3, #27
 8006170:	2218      	movs	r2, #24
 8006172:	189b      	adds	r3, r3, r2
 8006174:	19db      	adds	r3, r3, r7
 8006176:	2204      	movs	r2, #4
 8006178:	701a      	strb	r2, [r3, #0]
 800617a:	e0a6      	b.n	80062ca <UART_SetConfig+0x22a>
 800617c:	231b      	movs	r3, #27
 800617e:	2218      	movs	r2, #24
 8006180:	189b      	adds	r3, r3, r2
 8006182:	19db      	adds	r3, r3, r7
 8006184:	2208      	movs	r2, #8
 8006186:	701a      	strb	r2, [r3, #0]
 8006188:	e09f      	b.n	80062ca <UART_SetConfig+0x22a>
 800618a:	231b      	movs	r3, #27
 800618c:	2218      	movs	r2, #24
 800618e:	189b      	adds	r3, r3, r2
 8006190:	19db      	adds	r3, r3, r7
 8006192:	2210      	movs	r2, #16
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	e098      	b.n	80062ca <UART_SetConfig+0x22a>
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a96      	ldr	r2, [pc, #600]	@ (80063f8 <UART_SetConfig+0x358>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d131      	bne.n	8006206 <UART_SetConfig+0x166>
 80061a2:	4b94      	ldr	r3, [pc, #592]	@ (80063f4 <UART_SetConfig+0x354>)
 80061a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061a6:	220c      	movs	r2, #12
 80061a8:	4013      	ands	r3, r2
 80061aa:	2b0c      	cmp	r3, #12
 80061ac:	d01d      	beq.n	80061ea <UART_SetConfig+0x14a>
 80061ae:	d823      	bhi.n	80061f8 <UART_SetConfig+0x158>
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d00c      	beq.n	80061ce <UART_SetConfig+0x12e>
 80061b4:	d820      	bhi.n	80061f8 <UART_SetConfig+0x158>
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <UART_SetConfig+0x120>
 80061ba:	2b04      	cmp	r3, #4
 80061bc:	d00e      	beq.n	80061dc <UART_SetConfig+0x13c>
 80061be:	e01b      	b.n	80061f8 <UART_SetConfig+0x158>
 80061c0:	231b      	movs	r3, #27
 80061c2:	2218      	movs	r2, #24
 80061c4:	189b      	adds	r3, r3, r2
 80061c6:	19db      	adds	r3, r3, r7
 80061c8:	2200      	movs	r2, #0
 80061ca:	701a      	strb	r2, [r3, #0]
 80061cc:	e07d      	b.n	80062ca <UART_SetConfig+0x22a>
 80061ce:	231b      	movs	r3, #27
 80061d0:	2218      	movs	r2, #24
 80061d2:	189b      	adds	r3, r3, r2
 80061d4:	19db      	adds	r3, r3, r7
 80061d6:	2202      	movs	r2, #2
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	e076      	b.n	80062ca <UART_SetConfig+0x22a>
 80061dc:	231b      	movs	r3, #27
 80061de:	2218      	movs	r2, #24
 80061e0:	189b      	adds	r3, r3, r2
 80061e2:	19db      	adds	r3, r3, r7
 80061e4:	2204      	movs	r2, #4
 80061e6:	701a      	strb	r2, [r3, #0]
 80061e8:	e06f      	b.n	80062ca <UART_SetConfig+0x22a>
 80061ea:	231b      	movs	r3, #27
 80061ec:	2218      	movs	r2, #24
 80061ee:	189b      	adds	r3, r3, r2
 80061f0:	19db      	adds	r3, r3, r7
 80061f2:	2208      	movs	r2, #8
 80061f4:	701a      	strb	r2, [r3, #0]
 80061f6:	e068      	b.n	80062ca <UART_SetConfig+0x22a>
 80061f8:	231b      	movs	r3, #27
 80061fa:	2218      	movs	r2, #24
 80061fc:	189b      	adds	r3, r3, r2
 80061fe:	19db      	adds	r3, r3, r7
 8006200:	2210      	movs	r2, #16
 8006202:	701a      	strb	r2, [r3, #0]
 8006204:	e061      	b.n	80062ca <UART_SetConfig+0x22a>
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a7c      	ldr	r2, [pc, #496]	@ (80063fc <UART_SetConfig+0x35c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d106      	bne.n	800621e <UART_SetConfig+0x17e>
 8006210:	231b      	movs	r3, #27
 8006212:	2218      	movs	r2, #24
 8006214:	189b      	adds	r3, r3, r2
 8006216:	19db      	adds	r3, r3, r7
 8006218:	2200      	movs	r2, #0
 800621a:	701a      	strb	r2, [r3, #0]
 800621c:	e055      	b.n	80062ca <UART_SetConfig+0x22a>
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a77      	ldr	r2, [pc, #476]	@ (8006400 <UART_SetConfig+0x360>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d106      	bne.n	8006236 <UART_SetConfig+0x196>
 8006228:	231b      	movs	r3, #27
 800622a:	2218      	movs	r2, #24
 800622c:	189b      	adds	r3, r3, r2
 800622e:	19db      	adds	r3, r3, r7
 8006230:	2200      	movs	r2, #0
 8006232:	701a      	strb	r2, [r3, #0]
 8006234:	e049      	b.n	80062ca <UART_SetConfig+0x22a>
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a6b      	ldr	r2, [pc, #428]	@ (80063e8 <UART_SetConfig+0x348>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d13e      	bne.n	80062be <UART_SetConfig+0x21e>
 8006240:	4b6c      	ldr	r3, [pc, #432]	@ (80063f4 <UART_SetConfig+0x354>)
 8006242:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006244:	23c0      	movs	r3, #192	@ 0xc0
 8006246:	011b      	lsls	r3, r3, #4
 8006248:	4013      	ands	r3, r2
 800624a:	22c0      	movs	r2, #192	@ 0xc0
 800624c:	0112      	lsls	r2, r2, #4
 800624e:	4293      	cmp	r3, r2
 8006250:	d027      	beq.n	80062a2 <UART_SetConfig+0x202>
 8006252:	22c0      	movs	r2, #192	@ 0xc0
 8006254:	0112      	lsls	r2, r2, #4
 8006256:	4293      	cmp	r3, r2
 8006258:	d82a      	bhi.n	80062b0 <UART_SetConfig+0x210>
 800625a:	2280      	movs	r2, #128	@ 0x80
 800625c:	0112      	lsls	r2, r2, #4
 800625e:	4293      	cmp	r3, r2
 8006260:	d011      	beq.n	8006286 <UART_SetConfig+0x1e6>
 8006262:	2280      	movs	r2, #128	@ 0x80
 8006264:	0112      	lsls	r2, r2, #4
 8006266:	4293      	cmp	r3, r2
 8006268:	d822      	bhi.n	80062b0 <UART_SetConfig+0x210>
 800626a:	2b00      	cmp	r3, #0
 800626c:	d004      	beq.n	8006278 <UART_SetConfig+0x1d8>
 800626e:	2280      	movs	r2, #128	@ 0x80
 8006270:	00d2      	lsls	r2, r2, #3
 8006272:	4293      	cmp	r3, r2
 8006274:	d00e      	beq.n	8006294 <UART_SetConfig+0x1f4>
 8006276:	e01b      	b.n	80062b0 <UART_SetConfig+0x210>
 8006278:	231b      	movs	r3, #27
 800627a:	2218      	movs	r2, #24
 800627c:	189b      	adds	r3, r3, r2
 800627e:	19db      	adds	r3, r3, r7
 8006280:	2200      	movs	r2, #0
 8006282:	701a      	strb	r2, [r3, #0]
 8006284:	e021      	b.n	80062ca <UART_SetConfig+0x22a>
 8006286:	231b      	movs	r3, #27
 8006288:	2218      	movs	r2, #24
 800628a:	189b      	adds	r3, r3, r2
 800628c:	19db      	adds	r3, r3, r7
 800628e:	2202      	movs	r2, #2
 8006290:	701a      	strb	r2, [r3, #0]
 8006292:	e01a      	b.n	80062ca <UART_SetConfig+0x22a>
 8006294:	231b      	movs	r3, #27
 8006296:	2218      	movs	r2, #24
 8006298:	189b      	adds	r3, r3, r2
 800629a:	19db      	adds	r3, r3, r7
 800629c:	2204      	movs	r2, #4
 800629e:	701a      	strb	r2, [r3, #0]
 80062a0:	e013      	b.n	80062ca <UART_SetConfig+0x22a>
 80062a2:	231b      	movs	r3, #27
 80062a4:	2218      	movs	r2, #24
 80062a6:	189b      	adds	r3, r3, r2
 80062a8:	19db      	adds	r3, r3, r7
 80062aa:	2208      	movs	r2, #8
 80062ac:	701a      	strb	r2, [r3, #0]
 80062ae:	e00c      	b.n	80062ca <UART_SetConfig+0x22a>
 80062b0:	231b      	movs	r3, #27
 80062b2:	2218      	movs	r2, #24
 80062b4:	189b      	adds	r3, r3, r2
 80062b6:	19db      	adds	r3, r3, r7
 80062b8:	2210      	movs	r2, #16
 80062ba:	701a      	strb	r2, [r3, #0]
 80062bc:	e005      	b.n	80062ca <UART_SetConfig+0x22a>
 80062be:	231b      	movs	r3, #27
 80062c0:	2218      	movs	r2, #24
 80062c2:	189b      	adds	r3, r3, r2
 80062c4:	19db      	adds	r3, r3, r7
 80062c6:	2210      	movs	r2, #16
 80062c8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a46      	ldr	r2, [pc, #280]	@ (80063e8 <UART_SetConfig+0x348>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d000      	beq.n	80062d6 <UART_SetConfig+0x236>
 80062d4:	e09a      	b.n	800640c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062d6:	231b      	movs	r3, #27
 80062d8:	2218      	movs	r2, #24
 80062da:	189b      	adds	r3, r3, r2
 80062dc:	19db      	adds	r3, r3, r7
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	2b08      	cmp	r3, #8
 80062e2:	d01d      	beq.n	8006320 <UART_SetConfig+0x280>
 80062e4:	dc20      	bgt.n	8006328 <UART_SetConfig+0x288>
 80062e6:	2b04      	cmp	r3, #4
 80062e8:	d015      	beq.n	8006316 <UART_SetConfig+0x276>
 80062ea:	dc1d      	bgt.n	8006328 <UART_SetConfig+0x288>
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d002      	beq.n	80062f6 <UART_SetConfig+0x256>
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d005      	beq.n	8006300 <UART_SetConfig+0x260>
 80062f4:	e018      	b.n	8006328 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f6:	f7fe ff97 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 80062fa:	0003      	movs	r3, r0
 80062fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062fe:	e01c      	b.n	800633a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006300:	4b3c      	ldr	r3, [pc, #240]	@ (80063f4 <UART_SetConfig+0x354>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2210      	movs	r2, #16
 8006306:	4013      	ands	r3, r2
 8006308:	d002      	beq.n	8006310 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800630a:	4b3e      	ldr	r3, [pc, #248]	@ (8006404 <UART_SetConfig+0x364>)
 800630c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800630e:	e014      	b.n	800633a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006310:	4b3d      	ldr	r3, [pc, #244]	@ (8006408 <UART_SetConfig+0x368>)
 8006312:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006314:	e011      	b.n	800633a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006316:	f7fe fef7 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 800631a:	0003      	movs	r3, r0
 800631c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800631e:	e00c      	b.n	800633a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006320:	2380      	movs	r3, #128	@ 0x80
 8006322:	021b      	lsls	r3, r3, #8
 8006324:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006326:	e008      	b.n	800633a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006328:	2300      	movs	r3, #0
 800632a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800632c:	231a      	movs	r3, #26
 800632e:	2218      	movs	r2, #24
 8006330:	189b      	adds	r3, r3, r2
 8006332:	19db      	adds	r3, r3, r7
 8006334:	2201      	movs	r2, #1
 8006336:	701a      	strb	r2, [r3, #0]
        break;
 8006338:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800633a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633c:	2b00      	cmp	r3, #0
 800633e:	d100      	bne.n	8006342 <UART_SetConfig+0x2a2>
 8006340:	e133      	b.n	80065aa <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	0013      	movs	r3, r2
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	189b      	adds	r3, r3, r2
 800634c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800634e:	429a      	cmp	r2, r3
 8006350:	d305      	bcc.n	800635e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006358:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800635a:	429a      	cmp	r2, r3
 800635c:	d906      	bls.n	800636c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800635e:	231a      	movs	r3, #26
 8006360:	2218      	movs	r2, #24
 8006362:	189b      	adds	r3, r3, r2
 8006364:	19db      	adds	r3, r3, r7
 8006366:	2201      	movs	r2, #1
 8006368:	701a      	strb	r2, [r3, #0]
 800636a:	e11e      	b.n	80065aa <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800636c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800636e:	613b      	str	r3, [r7, #16]
 8006370:	2300      	movs	r3, #0
 8006372:	617b      	str	r3, [r7, #20]
 8006374:	6939      	ldr	r1, [r7, #16]
 8006376:	697a      	ldr	r2, [r7, #20]
 8006378:	000b      	movs	r3, r1
 800637a:	0e1b      	lsrs	r3, r3, #24
 800637c:	0010      	movs	r0, r2
 800637e:	0205      	lsls	r5, r0, #8
 8006380:	431d      	orrs	r5, r3
 8006382:	000b      	movs	r3, r1
 8006384:	021c      	lsls	r4, r3, #8
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	085b      	lsrs	r3, r3, #1
 800638c:	60bb      	str	r3, [r7, #8]
 800638e:	2300      	movs	r3, #0
 8006390:	60fb      	str	r3, [r7, #12]
 8006392:	68b8      	ldr	r0, [r7, #8]
 8006394:	68f9      	ldr	r1, [r7, #12]
 8006396:	1900      	adds	r0, r0, r4
 8006398:	4169      	adcs	r1, r5
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	603b      	str	r3, [r7, #0]
 80063a0:	2300      	movs	r3, #0
 80063a2:	607b      	str	r3, [r7, #4]
 80063a4:	683a      	ldr	r2, [r7, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f7fa f836 	bl	8000418 <__aeabi_uldivmod>
 80063ac:	0002      	movs	r2, r0
 80063ae:	000b      	movs	r3, r1
 80063b0:	0013      	movs	r3, r2
 80063b2:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063b6:	23c0      	movs	r3, #192	@ 0xc0
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d309      	bcc.n	80063d2 <UART_SetConfig+0x332>
 80063be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063c0:	2380      	movs	r3, #128	@ 0x80
 80063c2:	035b      	lsls	r3, r3, #13
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d204      	bcs.n	80063d2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063ce:	60da      	str	r2, [r3, #12]
 80063d0:	e0eb      	b.n	80065aa <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80063d2:	231a      	movs	r3, #26
 80063d4:	2218      	movs	r2, #24
 80063d6:	189b      	adds	r3, r3, r2
 80063d8:	19db      	adds	r3, r3, r7
 80063da:	2201      	movs	r2, #1
 80063dc:	701a      	strb	r2, [r3, #0]
 80063de:	e0e4      	b.n	80065aa <UART_SetConfig+0x50a>
 80063e0:	efff69f3 	.word	0xefff69f3
 80063e4:	ffffcfff 	.word	0xffffcfff
 80063e8:	40004800 	.word	0x40004800
 80063ec:	fffff4ff 	.word	0xfffff4ff
 80063f0:	40013800 	.word	0x40013800
 80063f4:	40021000 	.word	0x40021000
 80063f8:	40004400 	.word	0x40004400
 80063fc:	40004c00 	.word	0x40004c00
 8006400:	40005000 	.word	0x40005000
 8006404:	003d0900 	.word	0x003d0900
 8006408:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	69da      	ldr	r2, [r3, #28]
 8006410:	2380      	movs	r3, #128	@ 0x80
 8006412:	021b      	lsls	r3, r3, #8
 8006414:	429a      	cmp	r2, r3
 8006416:	d000      	beq.n	800641a <UART_SetConfig+0x37a>
 8006418:	e070      	b.n	80064fc <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800641a:	231b      	movs	r3, #27
 800641c:	2218      	movs	r2, #24
 800641e:	189b      	adds	r3, r3, r2
 8006420:	19db      	adds	r3, r3, r7
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d822      	bhi.n	800646e <UART_SetConfig+0x3ce>
 8006428:	009a      	lsls	r2, r3, #2
 800642a:	4b67      	ldr	r3, [pc, #412]	@ (80065c8 <UART_SetConfig+0x528>)
 800642c:	18d3      	adds	r3, r2, r3
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006432:	f7fe fef9 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 8006436:	0003      	movs	r3, r0
 8006438:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800643a:	e021      	b.n	8006480 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800643c:	f7fe ff0a 	bl	8005254 <HAL_RCC_GetPCLK2Freq>
 8006440:	0003      	movs	r3, r0
 8006442:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006444:	e01c      	b.n	8006480 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006446:	4b61      	ldr	r3, [pc, #388]	@ (80065cc <UART_SetConfig+0x52c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2210      	movs	r2, #16
 800644c:	4013      	ands	r3, r2
 800644e:	d002      	beq.n	8006456 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006450:	4b5f      	ldr	r3, [pc, #380]	@ (80065d0 <UART_SetConfig+0x530>)
 8006452:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006454:	e014      	b.n	8006480 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006456:	4b5f      	ldr	r3, [pc, #380]	@ (80065d4 <UART_SetConfig+0x534>)
 8006458:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800645a:	e011      	b.n	8006480 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800645c:	f7fe fe54 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 8006460:	0003      	movs	r3, r0
 8006462:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006464:	e00c      	b.n	8006480 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006466:	2380      	movs	r3, #128	@ 0x80
 8006468:	021b      	lsls	r3, r3, #8
 800646a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800646c:	e008      	b.n	8006480 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800646e:	2300      	movs	r3, #0
 8006470:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006472:	231a      	movs	r3, #26
 8006474:	2218      	movs	r2, #24
 8006476:	189b      	adds	r3, r3, r2
 8006478:	19db      	adds	r3, r3, r7
 800647a:	2201      	movs	r2, #1
 800647c:	701a      	strb	r2, [r3, #0]
        break;
 800647e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006482:	2b00      	cmp	r3, #0
 8006484:	d100      	bne.n	8006488 <UART_SetConfig+0x3e8>
 8006486:	e090      	b.n	80065aa <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648a:	005a      	lsls	r2, r3, #1
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	085b      	lsrs	r3, r3, #1
 8006492:	18d2      	adds	r2, r2, r3
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	0019      	movs	r1, r3
 800649a:	0010      	movs	r0, r2
 800649c:	f7f9 fe46 	bl	800012c <__udivsi3>
 80064a0:	0003      	movs	r3, r0
 80064a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a6:	2b0f      	cmp	r3, #15
 80064a8:	d921      	bls.n	80064ee <UART_SetConfig+0x44e>
 80064aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064ac:	2380      	movs	r3, #128	@ 0x80
 80064ae:	025b      	lsls	r3, r3, #9
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d21c      	bcs.n	80064ee <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	200e      	movs	r0, #14
 80064ba:	2418      	movs	r4, #24
 80064bc:	1903      	adds	r3, r0, r4
 80064be:	19db      	adds	r3, r3, r7
 80064c0:	210f      	movs	r1, #15
 80064c2:	438a      	bics	r2, r1
 80064c4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c8:	085b      	lsrs	r3, r3, #1
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2207      	movs	r2, #7
 80064ce:	4013      	ands	r3, r2
 80064d0:	b299      	uxth	r1, r3
 80064d2:	1903      	adds	r3, r0, r4
 80064d4:	19db      	adds	r3, r3, r7
 80064d6:	1902      	adds	r2, r0, r4
 80064d8:	19d2      	adds	r2, r2, r7
 80064da:	8812      	ldrh	r2, [r2, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	1902      	adds	r2, r0, r4
 80064e6:	19d2      	adds	r2, r2, r7
 80064e8:	8812      	ldrh	r2, [r2, #0]
 80064ea:	60da      	str	r2, [r3, #12]
 80064ec:	e05d      	b.n	80065aa <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80064ee:	231a      	movs	r3, #26
 80064f0:	2218      	movs	r2, #24
 80064f2:	189b      	adds	r3, r3, r2
 80064f4:	19db      	adds	r3, r3, r7
 80064f6:	2201      	movs	r2, #1
 80064f8:	701a      	strb	r2, [r3, #0]
 80064fa:	e056      	b.n	80065aa <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064fc:	231b      	movs	r3, #27
 80064fe:	2218      	movs	r2, #24
 8006500:	189b      	adds	r3, r3, r2
 8006502:	19db      	adds	r3, r3, r7
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	2b08      	cmp	r3, #8
 8006508:	d822      	bhi.n	8006550 <UART_SetConfig+0x4b0>
 800650a:	009a      	lsls	r2, r3, #2
 800650c:	4b32      	ldr	r3, [pc, #200]	@ (80065d8 <UART_SetConfig+0x538>)
 800650e:	18d3      	adds	r3, r2, r3
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006514:	f7fe fe88 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 8006518:	0003      	movs	r3, r0
 800651a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800651c:	e021      	b.n	8006562 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800651e:	f7fe fe99 	bl	8005254 <HAL_RCC_GetPCLK2Freq>
 8006522:	0003      	movs	r3, r0
 8006524:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006526:	e01c      	b.n	8006562 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006528:	4b28      	ldr	r3, [pc, #160]	@ (80065cc <UART_SetConfig+0x52c>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2210      	movs	r2, #16
 800652e:	4013      	ands	r3, r2
 8006530:	d002      	beq.n	8006538 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006532:	4b27      	ldr	r3, [pc, #156]	@ (80065d0 <UART_SetConfig+0x530>)
 8006534:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006536:	e014      	b.n	8006562 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006538:	4b26      	ldr	r3, [pc, #152]	@ (80065d4 <UART_SetConfig+0x534>)
 800653a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800653c:	e011      	b.n	8006562 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800653e:	f7fe fde3 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 8006542:	0003      	movs	r3, r0
 8006544:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006546:	e00c      	b.n	8006562 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006548:	2380      	movs	r3, #128	@ 0x80
 800654a:	021b      	lsls	r3, r3, #8
 800654c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800654e:	e008      	b.n	8006562 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006550:	2300      	movs	r3, #0
 8006552:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006554:	231a      	movs	r3, #26
 8006556:	2218      	movs	r2, #24
 8006558:	189b      	adds	r3, r3, r2
 800655a:	19db      	adds	r3, r3, r7
 800655c:	2201      	movs	r2, #1
 800655e:	701a      	strb	r2, [r3, #0]
        break;
 8006560:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006564:	2b00      	cmp	r3, #0
 8006566:	d020      	beq.n	80065aa <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	085a      	lsrs	r2, r3, #1
 800656e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006570:	18d2      	adds	r2, r2, r3
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	0019      	movs	r1, r3
 8006578:	0010      	movs	r0, r2
 800657a:	f7f9 fdd7 	bl	800012c <__udivsi3>
 800657e:	0003      	movs	r3, r0
 8006580:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006584:	2b0f      	cmp	r3, #15
 8006586:	d90a      	bls.n	800659e <UART_SetConfig+0x4fe>
 8006588:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800658a:	2380      	movs	r3, #128	@ 0x80
 800658c:	025b      	lsls	r3, r3, #9
 800658e:	429a      	cmp	r2, r3
 8006590:	d205      	bcs.n	800659e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006594:	b29a      	uxth	r2, r3
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	60da      	str	r2, [r3, #12]
 800659c:	e005      	b.n	80065aa <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800659e:	231a      	movs	r3, #26
 80065a0:	2218      	movs	r2, #24
 80065a2:	189b      	adds	r3, r3, r2
 80065a4:	19db      	adds	r3, r3, r7
 80065a6:	2201      	movs	r2, #1
 80065a8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	2200      	movs	r2, #0
 80065ae:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	2200      	movs	r2, #0
 80065b4:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80065b6:	231a      	movs	r3, #26
 80065b8:	2218      	movs	r2, #24
 80065ba:	189b      	adds	r3, r3, r2
 80065bc:	19db      	adds	r3, r3, r7
 80065be:	781b      	ldrb	r3, [r3, #0]
}
 80065c0:	0018      	movs	r0, r3
 80065c2:	46bd      	mov	sp, r7
 80065c4:	b00e      	add	sp, #56	@ 0x38
 80065c6:	bdb0      	pop	{r4, r5, r7, pc}
 80065c8:	08007728 	.word	0x08007728
 80065cc:	40021000 	.word	0x40021000
 80065d0:	003d0900 	.word	0x003d0900
 80065d4:	00f42400 	.word	0x00f42400
 80065d8:	0800774c 	.word	0x0800774c

080065dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e8:	2208      	movs	r2, #8
 80065ea:	4013      	ands	r3, r2
 80065ec:	d00b      	beq.n	8006606 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	4a4a      	ldr	r2, [pc, #296]	@ (8006720 <UART_AdvFeatureConfig+0x144>)
 80065f6:	4013      	ands	r3, r2
 80065f8:	0019      	movs	r1, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	430a      	orrs	r2, r1
 8006604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660a:	2201      	movs	r2, #1
 800660c:	4013      	ands	r3, r2
 800660e:	d00b      	beq.n	8006628 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	4a43      	ldr	r2, [pc, #268]	@ (8006724 <UART_AdvFeatureConfig+0x148>)
 8006618:	4013      	ands	r3, r2
 800661a:	0019      	movs	r1, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662c:	2202      	movs	r2, #2
 800662e:	4013      	ands	r3, r2
 8006630:	d00b      	beq.n	800664a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	4a3b      	ldr	r2, [pc, #236]	@ (8006728 <UART_AdvFeatureConfig+0x14c>)
 800663a:	4013      	ands	r3, r2
 800663c:	0019      	movs	r1, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664e:	2204      	movs	r2, #4
 8006650:	4013      	ands	r3, r2
 8006652:	d00b      	beq.n	800666c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	4a34      	ldr	r2, [pc, #208]	@ (800672c <UART_AdvFeatureConfig+0x150>)
 800665c:	4013      	ands	r3, r2
 800665e:	0019      	movs	r1, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006670:	2210      	movs	r2, #16
 8006672:	4013      	ands	r3, r2
 8006674:	d00b      	beq.n	800668e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	4a2c      	ldr	r2, [pc, #176]	@ (8006730 <UART_AdvFeatureConfig+0x154>)
 800667e:	4013      	ands	r3, r2
 8006680:	0019      	movs	r1, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006692:	2220      	movs	r2, #32
 8006694:	4013      	ands	r3, r2
 8006696:	d00b      	beq.n	80066b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	4a25      	ldr	r2, [pc, #148]	@ (8006734 <UART_AdvFeatureConfig+0x158>)
 80066a0:	4013      	ands	r3, r2
 80066a2:	0019      	movs	r1, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b4:	2240      	movs	r2, #64	@ 0x40
 80066b6:	4013      	ands	r3, r2
 80066b8:	d01d      	beq.n	80066f6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006738 <UART_AdvFeatureConfig+0x15c>)
 80066c2:	4013      	ands	r3, r2
 80066c4:	0019      	movs	r1, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066d6:	2380      	movs	r3, #128	@ 0x80
 80066d8:	035b      	lsls	r3, r3, #13
 80066da:	429a      	cmp	r2, r3
 80066dc:	d10b      	bne.n	80066f6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	4a15      	ldr	r2, [pc, #84]	@ (800673c <UART_AdvFeatureConfig+0x160>)
 80066e6:	4013      	ands	r3, r2
 80066e8:	0019      	movs	r1, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fa:	2280      	movs	r2, #128	@ 0x80
 80066fc:	4013      	ands	r3, r2
 80066fe:	d00b      	beq.n	8006718 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	4a0e      	ldr	r2, [pc, #56]	@ (8006740 <UART_AdvFeatureConfig+0x164>)
 8006708:	4013      	ands	r3, r2
 800670a:	0019      	movs	r1, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	605a      	str	r2, [r3, #4]
  }
}
 8006718:	46c0      	nop			@ (mov r8, r8)
 800671a:	46bd      	mov	sp, r7
 800671c:	b002      	add	sp, #8
 800671e:	bd80      	pop	{r7, pc}
 8006720:	ffff7fff 	.word	0xffff7fff
 8006724:	fffdffff 	.word	0xfffdffff
 8006728:	fffeffff 	.word	0xfffeffff
 800672c:	fffbffff 	.word	0xfffbffff
 8006730:	ffffefff 	.word	0xffffefff
 8006734:	ffffdfff 	.word	0xffffdfff
 8006738:	ffefffff 	.word	0xffefffff
 800673c:	ff9fffff 	.word	0xff9fffff
 8006740:	fff7ffff 	.word	0xfff7ffff

08006744 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b092      	sub	sp, #72	@ 0x48
 8006748:	af02      	add	r7, sp, #8
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2284      	movs	r2, #132	@ 0x84
 8006750:	2100      	movs	r1, #0
 8006752:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006754:	f7fb fed8 	bl	8002508 <HAL_GetTick>
 8006758:	0003      	movs	r3, r0
 800675a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2208      	movs	r2, #8
 8006764:	4013      	ands	r3, r2
 8006766:	2b08      	cmp	r3, #8
 8006768:	d12c      	bne.n	80067c4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800676a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800676c:	2280      	movs	r2, #128	@ 0x80
 800676e:	0391      	lsls	r1, r2, #14
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	4a46      	ldr	r2, [pc, #280]	@ (800688c <UART_CheckIdleState+0x148>)
 8006774:	9200      	str	r2, [sp, #0]
 8006776:	2200      	movs	r2, #0
 8006778:	f000 f88c 	bl	8006894 <UART_WaitOnFlagUntilTimeout>
 800677c:	1e03      	subs	r3, r0, #0
 800677e:	d021      	beq.n	80067c4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006780:	f3ef 8310 	mrs	r3, PRIMASK
 8006784:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006788:	63bb      	str	r3, [r7, #56]	@ 0x38
 800678a:	2301      	movs	r3, #1
 800678c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800678e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006790:	f383 8810 	msr	PRIMASK, r3
}
 8006794:	46c0      	nop			@ (mov r8, r8)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2180      	movs	r1, #128	@ 0x80
 80067a2:	438a      	bics	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]
 80067a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ac:	f383 8810 	msr	PRIMASK, r3
}
 80067b0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2220      	movs	r2, #32
 80067b6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2278      	movs	r2, #120	@ 0x78
 80067bc:	2100      	movs	r1, #0
 80067be:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e05f      	b.n	8006884 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2204      	movs	r2, #4
 80067cc:	4013      	ands	r3, r2
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	d146      	bne.n	8006860 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067d4:	2280      	movs	r2, #128	@ 0x80
 80067d6:	03d1      	lsls	r1, r2, #15
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	4a2c      	ldr	r2, [pc, #176]	@ (800688c <UART_CheckIdleState+0x148>)
 80067dc:	9200      	str	r2, [sp, #0]
 80067de:	2200      	movs	r2, #0
 80067e0:	f000 f858 	bl	8006894 <UART_WaitOnFlagUntilTimeout>
 80067e4:	1e03      	subs	r3, r0, #0
 80067e6:	d03b      	beq.n	8006860 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067e8:	f3ef 8310 	mrs	r3, PRIMASK
 80067ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80067ee:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80067f2:	2301      	movs	r3, #1
 80067f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	f383 8810 	msr	PRIMASK, r3
}
 80067fc:	46c0      	nop			@ (mov r8, r8)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4921      	ldr	r1, [pc, #132]	@ (8006890 <UART_CheckIdleState+0x14c>)
 800680a:	400a      	ands	r2, r1
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006810:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f383 8810 	msr	PRIMASK, r3
}
 8006818:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800681a:	f3ef 8310 	mrs	r3, PRIMASK
 800681e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006820:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006822:	633b      	str	r3, [r7, #48]	@ 0x30
 8006824:	2301      	movs	r3, #1
 8006826:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	f383 8810 	msr	PRIMASK, r3
}
 800682e:	46c0      	nop			@ (mov r8, r8)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689a      	ldr	r2, [r3, #8]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2101      	movs	r1, #1
 800683c:	438a      	bics	r2, r1
 800683e:	609a      	str	r2, [r3, #8]
 8006840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006842:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006844:	6a3b      	ldr	r3, [r7, #32]
 8006846:	f383 8810 	msr	PRIMASK, r3
}
 800684a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2280      	movs	r2, #128	@ 0x80
 8006850:	2120      	movs	r1, #32
 8006852:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2278      	movs	r2, #120	@ 0x78
 8006858:	2100      	movs	r1, #0
 800685a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e011      	b.n	8006884 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2280      	movs	r2, #128	@ 0x80
 800686a:	2120      	movs	r1, #32
 800686c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2278      	movs	r2, #120	@ 0x78
 800687e:	2100      	movs	r1, #0
 8006880:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006882:	2300      	movs	r3, #0
}
 8006884:	0018      	movs	r0, r3
 8006886:	46bd      	mov	sp, r7
 8006888:	b010      	add	sp, #64	@ 0x40
 800688a:	bd80      	pop	{r7, pc}
 800688c:	01ffffff 	.word	0x01ffffff
 8006890:	fffffedf 	.word	0xfffffedf

08006894 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	603b      	str	r3, [r7, #0]
 80068a0:	1dfb      	adds	r3, r7, #7
 80068a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068a4:	e051      	b.n	800694a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	3301      	adds	r3, #1
 80068aa:	d04e      	beq.n	800694a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068ac:	f7fb fe2c 	bl	8002508 <HAL_GetTick>
 80068b0:	0002      	movs	r2, r0
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	69ba      	ldr	r2, [r7, #24]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d302      	bcc.n	80068c2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e051      	b.n	800696a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2204      	movs	r2, #4
 80068ce:	4013      	ands	r3, r2
 80068d0:	d03b      	beq.n	800694a <UART_WaitOnFlagUntilTimeout+0xb6>
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	2b80      	cmp	r3, #128	@ 0x80
 80068d6:	d038      	beq.n	800694a <UART_WaitOnFlagUntilTimeout+0xb6>
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	2b40      	cmp	r3, #64	@ 0x40
 80068dc:	d035      	beq.n	800694a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69db      	ldr	r3, [r3, #28]
 80068e4:	2208      	movs	r2, #8
 80068e6:	4013      	ands	r3, r2
 80068e8:	2b08      	cmp	r3, #8
 80068ea:	d111      	bne.n	8006910 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2208      	movs	r2, #8
 80068f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	0018      	movs	r0, r3
 80068f8:	f000 f83c 	bl	8006974 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2284      	movs	r2, #132	@ 0x84
 8006900:	2108      	movs	r1, #8
 8006902:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2278      	movs	r2, #120	@ 0x78
 8006908:	2100      	movs	r1, #0
 800690a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e02c      	b.n	800696a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	69da      	ldr	r2, [r3, #28]
 8006916:	2380      	movs	r3, #128	@ 0x80
 8006918:	011b      	lsls	r3, r3, #4
 800691a:	401a      	ands	r2, r3
 800691c:	2380      	movs	r3, #128	@ 0x80
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	429a      	cmp	r2, r3
 8006922:	d112      	bne.n	800694a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2280      	movs	r2, #128	@ 0x80
 800692a:	0112      	lsls	r2, r2, #4
 800692c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	0018      	movs	r0, r3
 8006932:	f000 f81f 	bl	8006974 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2284      	movs	r2, #132	@ 0x84
 800693a:	2120      	movs	r1, #32
 800693c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2278      	movs	r2, #120	@ 0x78
 8006942:	2100      	movs	r1, #0
 8006944:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e00f      	b.n	800696a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	68ba      	ldr	r2, [r7, #8]
 8006952:	4013      	ands	r3, r2
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	425a      	negs	r2, r3
 800695a:	4153      	adcs	r3, r2
 800695c:	b2db      	uxtb	r3, r3
 800695e:	001a      	movs	r2, r3
 8006960:	1dfb      	adds	r3, r7, #7
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	429a      	cmp	r2, r3
 8006966:	d09e      	beq.n	80068a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	0018      	movs	r0, r3
 800696c:	46bd      	mov	sp, r7
 800696e:	b004      	add	sp, #16
 8006970:	bd80      	pop	{r7, pc}
	...

08006974 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b08e      	sub	sp, #56	@ 0x38
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800697c:	f3ef 8310 	mrs	r3, PRIMASK
 8006980:	617b      	str	r3, [r7, #20]
  return(result);
 8006982:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006984:	637b      	str	r3, [r7, #52]	@ 0x34
 8006986:	2301      	movs	r3, #1
 8006988:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	f383 8810 	msr	PRIMASK, r3
}
 8006990:	46c0      	nop			@ (mov r8, r8)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4926      	ldr	r1, [pc, #152]	@ (8006a38 <UART_EndRxTransfer+0xc4>)
 800699e:	400a      	ands	r2, r1
 80069a0:	601a      	str	r2, [r3, #0]
 80069a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	f383 8810 	msr	PRIMASK, r3
}
 80069ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069ae:	f3ef 8310 	mrs	r3, PRIMASK
 80069b2:	623b      	str	r3, [r7, #32]
  return(result);
 80069b4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80069b8:	2301      	movs	r3, #1
 80069ba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069be:	f383 8810 	msr	PRIMASK, r3
}
 80069c2:	46c0      	nop			@ (mov r8, r8)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	689a      	ldr	r2, [r3, #8]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2101      	movs	r1, #1
 80069d0:	438a      	bics	r2, r1
 80069d2:	609a      	str	r2, [r3, #8]
 80069d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069da:	f383 8810 	msr	PRIMASK, r3
}
 80069de:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d118      	bne.n	8006a1a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069e8:	f3ef 8310 	mrs	r3, PRIMASK
 80069ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80069ee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f2:	2301      	movs	r3, #1
 80069f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f383 8810 	msr	PRIMASK, r3
}
 80069fc:	46c0      	nop			@ (mov r8, r8)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2110      	movs	r1, #16
 8006a0a:	438a      	bics	r2, r1
 8006a0c:	601a      	str	r2, [r3, #0]
 8006a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f383 8810 	msr	PRIMASK, r3
}
 8006a18:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2280      	movs	r2, #128	@ 0x80
 8006a1e:	2120      	movs	r1, #32
 8006a20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006a2e:	46c0      	nop			@ (mov r8, r8)
 8006a30:	46bd      	mov	sp, r7
 8006a32:	b00e      	add	sp, #56	@ 0x38
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	46c0      	nop			@ (mov r8, r8)
 8006a38:	fffffedf 	.word	0xfffffedf

08006a3c <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b088      	sub	sp, #32
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	603b      	str	r3, [r7, #0]
 8006a48:	1dbb      	adds	r3, r7, #6
 8006a4a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2280      	movs	r2, #128	@ 0x80
 8006a50:	589b      	ldr	r3, [r3, r2]
 8006a52:	2b20      	cmp	r3, #32
 8006a54:	d000      	beq.n	8006a58 <HAL_UARTEx_ReceiveToIdle+0x1c>
 8006a56:	e109      	b.n	8006c6c <HAL_UARTEx_ReceiveToIdle+0x230>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_UARTEx_ReceiveToIdle+0x2a>
 8006a5e:	1dbb      	adds	r3, r7, #6
 8006a60:	881b      	ldrh	r3, [r3, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d101      	bne.n	8006a6a <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e101      	b.n	8006c6e <HAL_UARTEx_ReceiveToIdle+0x232>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	689a      	ldr	r2, [r3, #8]
 8006a6e:	2380      	movs	r3, #128	@ 0x80
 8006a70:	015b      	lsls	r3, r3, #5
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d109      	bne.n	8006a8a <HAL_UARTEx_ReceiveToIdle+0x4e>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d105      	bne.n	8006a8a <HAL_UARTEx_ReceiveToIdle+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	2201      	movs	r2, #1
 8006a82:	4013      	ands	r3, r2
 8006a84:	d001      	beq.n	8006a8a <HAL_UARTEx_ReceiveToIdle+0x4e>
      {
        return  HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e0f1      	b.n	8006c6e <HAL_UARTEx_ReceiveToIdle+0x232>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2284      	movs	r2, #132	@ 0x84
 8006a8e:	2100      	movs	r1, #0
 8006a90:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2280      	movs	r2, #128	@ 0x80
 8006a96:	2122      	movs	r1, #34	@ 0x22
 8006a98:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006aa6:	f7fb fd2f 	bl	8002508 <HAL_GetTick>
 8006aaa:	0003      	movs	r3, r0
 8006aac:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	1dba      	adds	r2, r7, #6
 8006ab2:	2158      	movs	r1, #88	@ 0x58
 8006ab4:	8812      	ldrh	r2, [r2, #0]
 8006ab6:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	1dba      	adds	r2, r7, #6
 8006abc:	215a      	movs	r1, #90	@ 0x5a
 8006abe:	8812      	ldrh	r2, [r2, #0]
 8006ac0:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	689a      	ldr	r2, [r3, #8]
 8006ac6:	2380      	movs	r3, #128	@ 0x80
 8006ac8:	015b      	lsls	r3, r3, #5
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d10d      	bne.n	8006aea <HAL_UARTEx_ReceiveToIdle+0xae>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d104      	bne.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xa4>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	225c      	movs	r2, #92	@ 0x5c
 8006ada:	4967      	ldr	r1, [pc, #412]	@ (8006c78 <HAL_UARTEx_ReceiveToIdle+0x23c>)
 8006adc:	5299      	strh	r1, [r3, r2]
 8006ade:	e02e      	b.n	8006b3e <HAL_UARTEx_ReceiveToIdle+0x102>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	225c      	movs	r2, #92	@ 0x5c
 8006ae4:	21ff      	movs	r1, #255	@ 0xff
 8006ae6:	5299      	strh	r1, [r3, r2]
 8006ae8:	e029      	b.n	8006b3e <HAL_UARTEx_ReceiveToIdle+0x102>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d10d      	bne.n	8006b0e <HAL_UARTEx_ReceiveToIdle+0xd2>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d104      	bne.n	8006b04 <HAL_UARTEx_ReceiveToIdle+0xc8>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	225c      	movs	r2, #92	@ 0x5c
 8006afe:	21ff      	movs	r1, #255	@ 0xff
 8006b00:	5299      	strh	r1, [r3, r2]
 8006b02:	e01c      	b.n	8006b3e <HAL_UARTEx_ReceiveToIdle+0x102>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	225c      	movs	r2, #92	@ 0x5c
 8006b08:	217f      	movs	r1, #127	@ 0x7f
 8006b0a:	5299      	strh	r1, [r3, r2]
 8006b0c:	e017      	b.n	8006b3e <HAL_UARTEx_ReceiveToIdle+0x102>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	2380      	movs	r3, #128	@ 0x80
 8006b14:	055b      	lsls	r3, r3, #21
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d10d      	bne.n	8006b36 <HAL_UARTEx_ReceiveToIdle+0xfa>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d104      	bne.n	8006b2c <HAL_UARTEx_ReceiveToIdle+0xf0>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	225c      	movs	r2, #92	@ 0x5c
 8006b26:	217f      	movs	r1, #127	@ 0x7f
 8006b28:	5299      	strh	r1, [r3, r2]
 8006b2a:	e008      	b.n	8006b3e <HAL_UARTEx_ReceiveToIdle+0x102>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	225c      	movs	r2, #92	@ 0x5c
 8006b30:	213f      	movs	r1, #63	@ 0x3f
 8006b32:	5299      	strh	r1, [r3, r2]
 8006b34:	e003      	b.n	8006b3e <HAL_UARTEx_ReceiveToIdle+0x102>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	225c      	movs	r2, #92	@ 0x5c
 8006b3a:	2100      	movs	r1, #0
 8006b3c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006b3e:	2312      	movs	r3, #18
 8006b40:	18fb      	adds	r3, r7, r3
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	215c      	movs	r1, #92	@ 0x5c
 8006b46:	5a52      	ldrh	r2, [r2, r1]
 8006b48:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	689a      	ldr	r2, [r3, #8]
 8006b4e:	2380      	movs	r3, #128	@ 0x80
 8006b50:	015b      	lsls	r3, r3, #5
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d108      	bne.n	8006b68 <HAL_UARTEx_ReceiveToIdle+0x12c>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d104      	bne.n	8006b68 <HAL_UARTEx_ReceiveToIdle+0x12c>
    {
      pdata8bits  = NULL;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	61bb      	str	r3, [r7, #24]
 8006b66:	e003      	b.n	8006b70 <HAL_UARTEx_ReceiveToIdle+0x134>
    }
    else
    {
      pdata8bits  = pData;
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	2200      	movs	r2, #0
 8006b74:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006b76:	e062      	b.n	8006c3e <HAL_UARTEx_ReceiveToIdle+0x202>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	2210      	movs	r2, #16
 8006b80:	4013      	ands	r3, r2
 8006b82:	2b10      	cmp	r3, #16
 8006b84:	d110      	bne.n	8006ba8 <HAL_UARTEx_ReceiveToIdle+0x16c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2210      	movs	r2, #16
 8006b8c:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d008      	beq.n	8006ba8 <HAL_UARTEx_ReceiveToIdle+0x16c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2202      	movs	r2, #2
 8006b9a:	665a      	str	r2, [r3, #100]	@ 0x64
          huart->RxState = HAL_UART_STATE_READY;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2280      	movs	r2, #128	@ 0x80
 8006ba0:	2120      	movs	r1, #32
 8006ba2:	5099      	str	r1, [r3, r2]

          return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e062      	b.n	8006c6e <HAL_UARTEx_ReceiveToIdle+0x232>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	69db      	ldr	r3, [r3, #28]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	2b20      	cmp	r3, #32
 8006bb4:	d12f      	bne.n	8006c16 <HAL_UARTEx_ReceiveToIdle+0x1da>
      {
        if (pdata8bits == NULL)
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d10e      	bne.n	8006bda <HAL_UARTEx_ReceiveToIdle+0x19e>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	2212      	movs	r2, #18
 8006bc6:	18ba      	adds	r2, r7, r2
 8006bc8:	8812      	ldrh	r2, [r2, #0]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	b29a      	uxth	r2, r3
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	3302      	adds	r3, #2
 8006bd6:	61bb      	str	r3, [r7, #24]
 8006bd8:	e00e      	b.n	8006bf8 <HAL_UARTEx_ReceiveToIdle+0x1bc>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2212      	movs	r2, #18
 8006be4:	18ba      	adds	r2, r7, r2
 8006be6:	8812      	ldrh	r2, [r2, #0]
 8006be8:	b2d2      	uxtb	r2, r2
 8006bea:	4013      	ands	r3, r2
 8006bec:	b2da      	uxtb	r2, r3
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	881b      	ldrh	r3, [r3, #0]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	225a      	movs	r2, #90	@ 0x5a
 8006c08:	5a9b      	ldrh	r3, [r3, r2]
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	b299      	uxth	r1, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	225a      	movs	r2, #90	@ 0x5a
 8006c14:	5299      	strh	r1, [r3, r2]
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c18:	3301      	adds	r3, #1
 8006c1a:	d010      	beq.n	8006c3e <HAL_UARTEx_ReceiveToIdle+0x202>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c1c:	f7fb fc74 	bl	8002508 <HAL_GetTick>
 8006c20:	0002      	movs	r2, r0
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d302      	bcc.n	8006c32 <HAL_UARTEx_ReceiveToIdle+0x1f6>
 8006c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d105      	bne.n	8006c3e <HAL_UARTEx_ReceiveToIdle+0x202>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2280      	movs	r2, #128	@ 0x80
 8006c36:	2120      	movs	r1, #32
 8006c38:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e017      	b.n	8006c6e <HAL_UARTEx_ReceiveToIdle+0x232>
    while (huart->RxXferCount > 0U)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	225a      	movs	r2, #90	@ 0x5a
 8006c42:	5a9b      	ldrh	r3, [r3, r2]
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d196      	bne.n	8006b78 <HAL_UARTEx_ReceiveToIdle+0x13c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2258      	movs	r2, #88	@ 0x58
 8006c4e:	5a9a      	ldrh	r2, [r3, r2]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	215a      	movs	r1, #90	@ 0x5a
 8006c54:	5a5b      	ldrh	r3, [r3, r1]
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2280      	movs	r2, #128	@ 0x80
 8006c64:	2120      	movs	r1, #32
 8006c66:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e000      	b.n	8006c6e <HAL_UARTEx_ReceiveToIdle+0x232>
  }
  else
  {
    return HAL_BUSY;
 8006c6c:	2302      	movs	r3, #2
  }
}
 8006c6e:	0018      	movs	r0, r3
 8006c70:	46bd      	mov	sp, r7
 8006c72:	b008      	add	sp, #32
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	46c0      	nop			@ (mov r8, r8)
 8006c78:	000001ff 	.word	0x000001ff

08006c7c <sniprintf>:
 8006c7c:	b40c      	push	{r2, r3}
 8006c7e:	b530      	push	{r4, r5, lr}
 8006c80:	4b18      	ldr	r3, [pc, #96]	@ (8006ce4 <sniprintf+0x68>)
 8006c82:	000c      	movs	r4, r1
 8006c84:	681d      	ldr	r5, [r3, #0]
 8006c86:	b09d      	sub	sp, #116	@ 0x74
 8006c88:	2900      	cmp	r1, #0
 8006c8a:	da08      	bge.n	8006c9e <sniprintf+0x22>
 8006c8c:	238b      	movs	r3, #139	@ 0x8b
 8006c8e:	2001      	movs	r0, #1
 8006c90:	602b      	str	r3, [r5, #0]
 8006c92:	4240      	negs	r0, r0
 8006c94:	b01d      	add	sp, #116	@ 0x74
 8006c96:	bc30      	pop	{r4, r5}
 8006c98:	bc08      	pop	{r3}
 8006c9a:	b002      	add	sp, #8
 8006c9c:	4718      	bx	r3
 8006c9e:	2382      	movs	r3, #130	@ 0x82
 8006ca0:	466a      	mov	r2, sp
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	8293      	strh	r3, [r2, #20]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	9002      	str	r0, [sp, #8]
 8006caa:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006cac:	9006      	str	r0, [sp, #24]
 8006cae:	4299      	cmp	r1, r3
 8006cb0:	d000      	beq.n	8006cb4 <sniprintf+0x38>
 8006cb2:	1e4b      	subs	r3, r1, #1
 8006cb4:	9304      	str	r3, [sp, #16]
 8006cb6:	9307      	str	r3, [sp, #28]
 8006cb8:	2301      	movs	r3, #1
 8006cba:	466a      	mov	r2, sp
 8006cbc:	425b      	negs	r3, r3
 8006cbe:	82d3      	strh	r3, [r2, #22]
 8006cc0:	0028      	movs	r0, r5
 8006cc2:	ab21      	add	r3, sp, #132	@ 0x84
 8006cc4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006cc6:	a902      	add	r1, sp, #8
 8006cc8:	9301      	str	r3, [sp, #4]
 8006cca:	f000 f99d 	bl	8007008 <_svfiprintf_r>
 8006cce:	1c43      	adds	r3, r0, #1
 8006cd0:	da01      	bge.n	8006cd6 <sniprintf+0x5a>
 8006cd2:	238b      	movs	r3, #139	@ 0x8b
 8006cd4:	602b      	str	r3, [r5, #0]
 8006cd6:	2c00      	cmp	r4, #0
 8006cd8:	d0dc      	beq.n	8006c94 <sniprintf+0x18>
 8006cda:	2200      	movs	r2, #0
 8006cdc:	9b02      	ldr	r3, [sp, #8]
 8006cde:	701a      	strb	r2, [r3, #0]
 8006ce0:	e7d8      	b.n	8006c94 <sniprintf+0x18>
 8006ce2:	46c0      	nop			@ (mov r8, r8)
 8006ce4:	20000010 	.word	0x20000010

08006ce8 <memset>:
 8006ce8:	0003      	movs	r3, r0
 8006cea:	1882      	adds	r2, r0, r2
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d100      	bne.n	8006cf2 <memset+0xa>
 8006cf0:	4770      	bx	lr
 8006cf2:	7019      	strb	r1, [r3, #0]
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	e7f9      	b.n	8006cec <memset+0x4>

08006cf8 <__errno>:
 8006cf8:	4b01      	ldr	r3, [pc, #4]	@ (8006d00 <__errno+0x8>)
 8006cfa:	6818      	ldr	r0, [r3, #0]
 8006cfc:	4770      	bx	lr
 8006cfe:	46c0      	nop			@ (mov r8, r8)
 8006d00:	20000010 	.word	0x20000010

08006d04 <__libc_init_array>:
 8006d04:	b570      	push	{r4, r5, r6, lr}
 8006d06:	2600      	movs	r6, #0
 8006d08:	4c0c      	ldr	r4, [pc, #48]	@ (8006d3c <__libc_init_array+0x38>)
 8006d0a:	4d0d      	ldr	r5, [pc, #52]	@ (8006d40 <__libc_init_array+0x3c>)
 8006d0c:	1b64      	subs	r4, r4, r5
 8006d0e:	10a4      	asrs	r4, r4, #2
 8006d10:	42a6      	cmp	r6, r4
 8006d12:	d109      	bne.n	8006d28 <__libc_init_array+0x24>
 8006d14:	2600      	movs	r6, #0
 8006d16:	f000 fc61 	bl	80075dc <_init>
 8006d1a:	4c0a      	ldr	r4, [pc, #40]	@ (8006d44 <__libc_init_array+0x40>)
 8006d1c:	4d0a      	ldr	r5, [pc, #40]	@ (8006d48 <__libc_init_array+0x44>)
 8006d1e:	1b64      	subs	r4, r4, r5
 8006d20:	10a4      	asrs	r4, r4, #2
 8006d22:	42a6      	cmp	r6, r4
 8006d24:	d105      	bne.n	8006d32 <__libc_init_array+0x2e>
 8006d26:	bd70      	pop	{r4, r5, r6, pc}
 8006d28:	00b3      	lsls	r3, r6, #2
 8006d2a:	58eb      	ldr	r3, [r5, r3]
 8006d2c:	4798      	blx	r3
 8006d2e:	3601      	adds	r6, #1
 8006d30:	e7ee      	b.n	8006d10 <__libc_init_array+0xc>
 8006d32:	00b3      	lsls	r3, r6, #2
 8006d34:	58eb      	ldr	r3, [r5, r3]
 8006d36:	4798      	blx	r3
 8006d38:	3601      	adds	r6, #1
 8006d3a:	e7f2      	b.n	8006d22 <__libc_init_array+0x1e>
 8006d3c:	080077ac 	.word	0x080077ac
 8006d40:	080077ac 	.word	0x080077ac
 8006d44:	080077b0 	.word	0x080077b0
 8006d48:	080077ac 	.word	0x080077ac

08006d4c <__retarget_lock_acquire_recursive>:
 8006d4c:	4770      	bx	lr

08006d4e <__retarget_lock_release_recursive>:
 8006d4e:	4770      	bx	lr

08006d50 <_free_r>:
 8006d50:	b570      	push	{r4, r5, r6, lr}
 8006d52:	0005      	movs	r5, r0
 8006d54:	1e0c      	subs	r4, r1, #0
 8006d56:	d010      	beq.n	8006d7a <_free_r+0x2a>
 8006d58:	3c04      	subs	r4, #4
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	da00      	bge.n	8006d62 <_free_r+0x12>
 8006d60:	18e4      	adds	r4, r4, r3
 8006d62:	0028      	movs	r0, r5
 8006d64:	f000 f8e0 	bl	8006f28 <__malloc_lock>
 8006d68:	4a1d      	ldr	r2, [pc, #116]	@ (8006de0 <_free_r+0x90>)
 8006d6a:	6813      	ldr	r3, [r2, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d105      	bne.n	8006d7c <_free_r+0x2c>
 8006d70:	6063      	str	r3, [r4, #4]
 8006d72:	6014      	str	r4, [r2, #0]
 8006d74:	0028      	movs	r0, r5
 8006d76:	f000 f8df 	bl	8006f38 <__malloc_unlock>
 8006d7a:	bd70      	pop	{r4, r5, r6, pc}
 8006d7c:	42a3      	cmp	r3, r4
 8006d7e:	d908      	bls.n	8006d92 <_free_r+0x42>
 8006d80:	6820      	ldr	r0, [r4, #0]
 8006d82:	1821      	adds	r1, r4, r0
 8006d84:	428b      	cmp	r3, r1
 8006d86:	d1f3      	bne.n	8006d70 <_free_r+0x20>
 8006d88:	6819      	ldr	r1, [r3, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	1809      	adds	r1, r1, r0
 8006d8e:	6021      	str	r1, [r4, #0]
 8006d90:	e7ee      	b.n	8006d70 <_free_r+0x20>
 8006d92:	001a      	movs	r2, r3
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d001      	beq.n	8006d9e <_free_r+0x4e>
 8006d9a:	42a3      	cmp	r3, r4
 8006d9c:	d9f9      	bls.n	8006d92 <_free_r+0x42>
 8006d9e:	6811      	ldr	r1, [r2, #0]
 8006da0:	1850      	adds	r0, r2, r1
 8006da2:	42a0      	cmp	r0, r4
 8006da4:	d10b      	bne.n	8006dbe <_free_r+0x6e>
 8006da6:	6820      	ldr	r0, [r4, #0]
 8006da8:	1809      	adds	r1, r1, r0
 8006daa:	1850      	adds	r0, r2, r1
 8006dac:	6011      	str	r1, [r2, #0]
 8006dae:	4283      	cmp	r3, r0
 8006db0:	d1e0      	bne.n	8006d74 <_free_r+0x24>
 8006db2:	6818      	ldr	r0, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	1841      	adds	r1, r0, r1
 8006db8:	6011      	str	r1, [r2, #0]
 8006dba:	6053      	str	r3, [r2, #4]
 8006dbc:	e7da      	b.n	8006d74 <_free_r+0x24>
 8006dbe:	42a0      	cmp	r0, r4
 8006dc0:	d902      	bls.n	8006dc8 <_free_r+0x78>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	602b      	str	r3, [r5, #0]
 8006dc6:	e7d5      	b.n	8006d74 <_free_r+0x24>
 8006dc8:	6820      	ldr	r0, [r4, #0]
 8006dca:	1821      	adds	r1, r4, r0
 8006dcc:	428b      	cmp	r3, r1
 8006dce:	d103      	bne.n	8006dd8 <_free_r+0x88>
 8006dd0:	6819      	ldr	r1, [r3, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	1809      	adds	r1, r1, r0
 8006dd6:	6021      	str	r1, [r4, #0]
 8006dd8:	6063      	str	r3, [r4, #4]
 8006dda:	6054      	str	r4, [r2, #4]
 8006ddc:	e7ca      	b.n	8006d74 <_free_r+0x24>
 8006dde:	46c0      	nop			@ (mov r8, r8)
 8006de0:	200005cc 	.word	0x200005cc

08006de4 <sbrk_aligned>:
 8006de4:	b570      	push	{r4, r5, r6, lr}
 8006de6:	4e0f      	ldr	r6, [pc, #60]	@ (8006e24 <sbrk_aligned+0x40>)
 8006de8:	000d      	movs	r5, r1
 8006dea:	6831      	ldr	r1, [r6, #0]
 8006dec:	0004      	movs	r4, r0
 8006dee:	2900      	cmp	r1, #0
 8006df0:	d102      	bne.n	8006df8 <sbrk_aligned+0x14>
 8006df2:	f000 fb95 	bl	8007520 <_sbrk_r>
 8006df6:	6030      	str	r0, [r6, #0]
 8006df8:	0029      	movs	r1, r5
 8006dfa:	0020      	movs	r0, r4
 8006dfc:	f000 fb90 	bl	8007520 <_sbrk_r>
 8006e00:	1c43      	adds	r3, r0, #1
 8006e02:	d103      	bne.n	8006e0c <sbrk_aligned+0x28>
 8006e04:	2501      	movs	r5, #1
 8006e06:	426d      	negs	r5, r5
 8006e08:	0028      	movs	r0, r5
 8006e0a:	bd70      	pop	{r4, r5, r6, pc}
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	1cc5      	adds	r5, r0, #3
 8006e10:	439d      	bics	r5, r3
 8006e12:	42a8      	cmp	r0, r5
 8006e14:	d0f8      	beq.n	8006e08 <sbrk_aligned+0x24>
 8006e16:	1a29      	subs	r1, r5, r0
 8006e18:	0020      	movs	r0, r4
 8006e1a:	f000 fb81 	bl	8007520 <_sbrk_r>
 8006e1e:	3001      	adds	r0, #1
 8006e20:	d1f2      	bne.n	8006e08 <sbrk_aligned+0x24>
 8006e22:	e7ef      	b.n	8006e04 <sbrk_aligned+0x20>
 8006e24:	200005c8 	.word	0x200005c8

08006e28 <_malloc_r>:
 8006e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e2a:	2203      	movs	r2, #3
 8006e2c:	1ccb      	adds	r3, r1, #3
 8006e2e:	4393      	bics	r3, r2
 8006e30:	3308      	adds	r3, #8
 8006e32:	0005      	movs	r5, r0
 8006e34:	001f      	movs	r7, r3
 8006e36:	2b0c      	cmp	r3, #12
 8006e38:	d234      	bcs.n	8006ea4 <_malloc_r+0x7c>
 8006e3a:	270c      	movs	r7, #12
 8006e3c:	42b9      	cmp	r1, r7
 8006e3e:	d833      	bhi.n	8006ea8 <_malloc_r+0x80>
 8006e40:	0028      	movs	r0, r5
 8006e42:	f000 f871 	bl	8006f28 <__malloc_lock>
 8006e46:	4e37      	ldr	r6, [pc, #220]	@ (8006f24 <_malloc_r+0xfc>)
 8006e48:	6833      	ldr	r3, [r6, #0]
 8006e4a:	001c      	movs	r4, r3
 8006e4c:	2c00      	cmp	r4, #0
 8006e4e:	d12f      	bne.n	8006eb0 <_malloc_r+0x88>
 8006e50:	0039      	movs	r1, r7
 8006e52:	0028      	movs	r0, r5
 8006e54:	f7ff ffc6 	bl	8006de4 <sbrk_aligned>
 8006e58:	0004      	movs	r4, r0
 8006e5a:	1c43      	adds	r3, r0, #1
 8006e5c:	d15f      	bne.n	8006f1e <_malloc_r+0xf6>
 8006e5e:	6834      	ldr	r4, [r6, #0]
 8006e60:	9400      	str	r4, [sp, #0]
 8006e62:	9b00      	ldr	r3, [sp, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d14a      	bne.n	8006efe <_malloc_r+0xd6>
 8006e68:	2c00      	cmp	r4, #0
 8006e6a:	d052      	beq.n	8006f12 <_malloc_r+0xea>
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	0028      	movs	r0, r5
 8006e70:	18e3      	adds	r3, r4, r3
 8006e72:	9900      	ldr	r1, [sp, #0]
 8006e74:	9301      	str	r3, [sp, #4]
 8006e76:	f000 fb53 	bl	8007520 <_sbrk_r>
 8006e7a:	9b01      	ldr	r3, [sp, #4]
 8006e7c:	4283      	cmp	r3, r0
 8006e7e:	d148      	bne.n	8006f12 <_malloc_r+0xea>
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	0028      	movs	r0, r5
 8006e84:	1aff      	subs	r7, r7, r3
 8006e86:	0039      	movs	r1, r7
 8006e88:	f7ff ffac 	bl	8006de4 <sbrk_aligned>
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d040      	beq.n	8006f12 <_malloc_r+0xea>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	19db      	adds	r3, r3, r7
 8006e94:	6023      	str	r3, [r4, #0]
 8006e96:	6833      	ldr	r3, [r6, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	2a00      	cmp	r2, #0
 8006e9c:	d133      	bne.n	8006f06 <_malloc_r+0xde>
 8006e9e:	9b00      	ldr	r3, [sp, #0]
 8006ea0:	6033      	str	r3, [r6, #0]
 8006ea2:	e019      	b.n	8006ed8 <_malloc_r+0xb0>
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	dac9      	bge.n	8006e3c <_malloc_r+0x14>
 8006ea8:	230c      	movs	r3, #12
 8006eaa:	602b      	str	r3, [r5, #0]
 8006eac:	2000      	movs	r0, #0
 8006eae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006eb0:	6821      	ldr	r1, [r4, #0]
 8006eb2:	1bc9      	subs	r1, r1, r7
 8006eb4:	d420      	bmi.n	8006ef8 <_malloc_r+0xd0>
 8006eb6:	290b      	cmp	r1, #11
 8006eb8:	d90a      	bls.n	8006ed0 <_malloc_r+0xa8>
 8006eba:	19e2      	adds	r2, r4, r7
 8006ebc:	6027      	str	r7, [r4, #0]
 8006ebe:	42a3      	cmp	r3, r4
 8006ec0:	d104      	bne.n	8006ecc <_malloc_r+0xa4>
 8006ec2:	6032      	str	r2, [r6, #0]
 8006ec4:	6863      	ldr	r3, [r4, #4]
 8006ec6:	6011      	str	r1, [r2, #0]
 8006ec8:	6053      	str	r3, [r2, #4]
 8006eca:	e005      	b.n	8006ed8 <_malloc_r+0xb0>
 8006ecc:	605a      	str	r2, [r3, #4]
 8006ece:	e7f9      	b.n	8006ec4 <_malloc_r+0x9c>
 8006ed0:	6862      	ldr	r2, [r4, #4]
 8006ed2:	42a3      	cmp	r3, r4
 8006ed4:	d10e      	bne.n	8006ef4 <_malloc_r+0xcc>
 8006ed6:	6032      	str	r2, [r6, #0]
 8006ed8:	0028      	movs	r0, r5
 8006eda:	f000 f82d 	bl	8006f38 <__malloc_unlock>
 8006ede:	0020      	movs	r0, r4
 8006ee0:	2207      	movs	r2, #7
 8006ee2:	300b      	adds	r0, #11
 8006ee4:	1d23      	adds	r3, r4, #4
 8006ee6:	4390      	bics	r0, r2
 8006ee8:	1ac2      	subs	r2, r0, r3
 8006eea:	4298      	cmp	r0, r3
 8006eec:	d0df      	beq.n	8006eae <_malloc_r+0x86>
 8006eee:	1a1b      	subs	r3, r3, r0
 8006ef0:	50a3      	str	r3, [r4, r2]
 8006ef2:	e7dc      	b.n	8006eae <_malloc_r+0x86>
 8006ef4:	605a      	str	r2, [r3, #4]
 8006ef6:	e7ef      	b.n	8006ed8 <_malloc_r+0xb0>
 8006ef8:	0023      	movs	r3, r4
 8006efa:	6864      	ldr	r4, [r4, #4]
 8006efc:	e7a6      	b.n	8006e4c <_malloc_r+0x24>
 8006efe:	9c00      	ldr	r4, [sp, #0]
 8006f00:	6863      	ldr	r3, [r4, #4]
 8006f02:	9300      	str	r3, [sp, #0]
 8006f04:	e7ad      	b.n	8006e62 <_malloc_r+0x3a>
 8006f06:	001a      	movs	r2, r3
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	42a3      	cmp	r3, r4
 8006f0c:	d1fb      	bne.n	8006f06 <_malloc_r+0xde>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	e7da      	b.n	8006ec8 <_malloc_r+0xa0>
 8006f12:	230c      	movs	r3, #12
 8006f14:	0028      	movs	r0, r5
 8006f16:	602b      	str	r3, [r5, #0]
 8006f18:	f000 f80e 	bl	8006f38 <__malloc_unlock>
 8006f1c:	e7c6      	b.n	8006eac <_malloc_r+0x84>
 8006f1e:	6007      	str	r7, [r0, #0]
 8006f20:	e7da      	b.n	8006ed8 <_malloc_r+0xb0>
 8006f22:	46c0      	nop			@ (mov r8, r8)
 8006f24:	200005cc 	.word	0x200005cc

08006f28 <__malloc_lock>:
 8006f28:	b510      	push	{r4, lr}
 8006f2a:	4802      	ldr	r0, [pc, #8]	@ (8006f34 <__malloc_lock+0xc>)
 8006f2c:	f7ff ff0e 	bl	8006d4c <__retarget_lock_acquire_recursive>
 8006f30:	bd10      	pop	{r4, pc}
 8006f32:	46c0      	nop			@ (mov r8, r8)
 8006f34:	200005c4 	.word	0x200005c4

08006f38 <__malloc_unlock>:
 8006f38:	b510      	push	{r4, lr}
 8006f3a:	4802      	ldr	r0, [pc, #8]	@ (8006f44 <__malloc_unlock+0xc>)
 8006f3c:	f7ff ff07 	bl	8006d4e <__retarget_lock_release_recursive>
 8006f40:	bd10      	pop	{r4, pc}
 8006f42:	46c0      	nop			@ (mov r8, r8)
 8006f44:	200005c4 	.word	0x200005c4

08006f48 <__ssputs_r>:
 8006f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f4a:	688e      	ldr	r6, [r1, #8]
 8006f4c:	b085      	sub	sp, #20
 8006f4e:	001f      	movs	r7, r3
 8006f50:	000c      	movs	r4, r1
 8006f52:	680b      	ldr	r3, [r1, #0]
 8006f54:	9002      	str	r0, [sp, #8]
 8006f56:	9203      	str	r2, [sp, #12]
 8006f58:	42be      	cmp	r6, r7
 8006f5a:	d830      	bhi.n	8006fbe <__ssputs_r+0x76>
 8006f5c:	210c      	movs	r1, #12
 8006f5e:	5e62      	ldrsh	r2, [r4, r1]
 8006f60:	2190      	movs	r1, #144	@ 0x90
 8006f62:	00c9      	lsls	r1, r1, #3
 8006f64:	420a      	tst	r2, r1
 8006f66:	d028      	beq.n	8006fba <__ssputs_r+0x72>
 8006f68:	2003      	movs	r0, #3
 8006f6a:	6921      	ldr	r1, [r4, #16]
 8006f6c:	1a5b      	subs	r3, r3, r1
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	6963      	ldr	r3, [r4, #20]
 8006f72:	4343      	muls	r3, r0
 8006f74:	9801      	ldr	r0, [sp, #4]
 8006f76:	0fdd      	lsrs	r5, r3, #31
 8006f78:	18ed      	adds	r5, r5, r3
 8006f7a:	1c7b      	adds	r3, r7, #1
 8006f7c:	181b      	adds	r3, r3, r0
 8006f7e:	106d      	asrs	r5, r5, #1
 8006f80:	42ab      	cmp	r3, r5
 8006f82:	d900      	bls.n	8006f86 <__ssputs_r+0x3e>
 8006f84:	001d      	movs	r5, r3
 8006f86:	0552      	lsls	r2, r2, #21
 8006f88:	d528      	bpl.n	8006fdc <__ssputs_r+0x94>
 8006f8a:	0029      	movs	r1, r5
 8006f8c:	9802      	ldr	r0, [sp, #8]
 8006f8e:	f7ff ff4b 	bl	8006e28 <_malloc_r>
 8006f92:	1e06      	subs	r6, r0, #0
 8006f94:	d02c      	beq.n	8006ff0 <__ssputs_r+0xa8>
 8006f96:	9a01      	ldr	r2, [sp, #4]
 8006f98:	6921      	ldr	r1, [r4, #16]
 8006f9a:	f000 fade 	bl	800755a <memcpy>
 8006f9e:	89a2      	ldrh	r2, [r4, #12]
 8006fa0:	4b18      	ldr	r3, [pc, #96]	@ (8007004 <__ssputs_r+0xbc>)
 8006fa2:	401a      	ands	r2, r3
 8006fa4:	2380      	movs	r3, #128	@ 0x80
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	81a3      	strh	r3, [r4, #12]
 8006faa:	9b01      	ldr	r3, [sp, #4]
 8006fac:	6126      	str	r6, [r4, #16]
 8006fae:	18f6      	adds	r6, r6, r3
 8006fb0:	6026      	str	r6, [r4, #0]
 8006fb2:	003e      	movs	r6, r7
 8006fb4:	6165      	str	r5, [r4, #20]
 8006fb6:	1aed      	subs	r5, r5, r3
 8006fb8:	60a5      	str	r5, [r4, #8]
 8006fba:	42be      	cmp	r6, r7
 8006fbc:	d900      	bls.n	8006fc0 <__ssputs_r+0x78>
 8006fbe:	003e      	movs	r6, r7
 8006fc0:	0032      	movs	r2, r6
 8006fc2:	9903      	ldr	r1, [sp, #12]
 8006fc4:	6820      	ldr	r0, [r4, #0]
 8006fc6:	f000 fa99 	bl	80074fc <memmove>
 8006fca:	2000      	movs	r0, #0
 8006fcc:	68a3      	ldr	r3, [r4, #8]
 8006fce:	1b9b      	subs	r3, r3, r6
 8006fd0:	60a3      	str	r3, [r4, #8]
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	199b      	adds	r3, r3, r6
 8006fd6:	6023      	str	r3, [r4, #0]
 8006fd8:	b005      	add	sp, #20
 8006fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fdc:	002a      	movs	r2, r5
 8006fde:	9802      	ldr	r0, [sp, #8]
 8006fe0:	f000 fac4 	bl	800756c <_realloc_r>
 8006fe4:	1e06      	subs	r6, r0, #0
 8006fe6:	d1e0      	bne.n	8006faa <__ssputs_r+0x62>
 8006fe8:	6921      	ldr	r1, [r4, #16]
 8006fea:	9802      	ldr	r0, [sp, #8]
 8006fec:	f7ff feb0 	bl	8006d50 <_free_r>
 8006ff0:	230c      	movs	r3, #12
 8006ff2:	2001      	movs	r0, #1
 8006ff4:	9a02      	ldr	r2, [sp, #8]
 8006ff6:	4240      	negs	r0, r0
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	89a2      	ldrh	r2, [r4, #12]
 8006ffc:	3334      	adds	r3, #52	@ 0x34
 8006ffe:	4313      	orrs	r3, r2
 8007000:	81a3      	strh	r3, [r4, #12]
 8007002:	e7e9      	b.n	8006fd8 <__ssputs_r+0x90>
 8007004:	fffffb7f 	.word	0xfffffb7f

08007008 <_svfiprintf_r>:
 8007008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800700a:	b0a1      	sub	sp, #132	@ 0x84
 800700c:	9003      	str	r0, [sp, #12]
 800700e:	001d      	movs	r5, r3
 8007010:	898b      	ldrh	r3, [r1, #12]
 8007012:	000f      	movs	r7, r1
 8007014:	0016      	movs	r6, r2
 8007016:	061b      	lsls	r3, r3, #24
 8007018:	d511      	bpl.n	800703e <_svfiprintf_r+0x36>
 800701a:	690b      	ldr	r3, [r1, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d10e      	bne.n	800703e <_svfiprintf_r+0x36>
 8007020:	2140      	movs	r1, #64	@ 0x40
 8007022:	f7ff ff01 	bl	8006e28 <_malloc_r>
 8007026:	6038      	str	r0, [r7, #0]
 8007028:	6138      	str	r0, [r7, #16]
 800702a:	2800      	cmp	r0, #0
 800702c:	d105      	bne.n	800703a <_svfiprintf_r+0x32>
 800702e:	230c      	movs	r3, #12
 8007030:	9a03      	ldr	r2, [sp, #12]
 8007032:	6013      	str	r3, [r2, #0]
 8007034:	2001      	movs	r0, #1
 8007036:	4240      	negs	r0, r0
 8007038:	e0cf      	b.n	80071da <_svfiprintf_r+0x1d2>
 800703a:	2340      	movs	r3, #64	@ 0x40
 800703c:	617b      	str	r3, [r7, #20]
 800703e:	2300      	movs	r3, #0
 8007040:	ac08      	add	r4, sp, #32
 8007042:	6163      	str	r3, [r4, #20]
 8007044:	3320      	adds	r3, #32
 8007046:	7663      	strb	r3, [r4, #25]
 8007048:	3310      	adds	r3, #16
 800704a:	76a3      	strb	r3, [r4, #26]
 800704c:	9507      	str	r5, [sp, #28]
 800704e:	0035      	movs	r5, r6
 8007050:	782b      	ldrb	r3, [r5, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d001      	beq.n	800705a <_svfiprintf_r+0x52>
 8007056:	2b25      	cmp	r3, #37	@ 0x25
 8007058:	d148      	bne.n	80070ec <_svfiprintf_r+0xe4>
 800705a:	1bab      	subs	r3, r5, r6
 800705c:	9305      	str	r3, [sp, #20]
 800705e:	42b5      	cmp	r5, r6
 8007060:	d00b      	beq.n	800707a <_svfiprintf_r+0x72>
 8007062:	0032      	movs	r2, r6
 8007064:	0039      	movs	r1, r7
 8007066:	9803      	ldr	r0, [sp, #12]
 8007068:	f7ff ff6e 	bl	8006f48 <__ssputs_r>
 800706c:	3001      	adds	r0, #1
 800706e:	d100      	bne.n	8007072 <_svfiprintf_r+0x6a>
 8007070:	e0ae      	b.n	80071d0 <_svfiprintf_r+0x1c8>
 8007072:	6963      	ldr	r3, [r4, #20]
 8007074:	9a05      	ldr	r2, [sp, #20]
 8007076:	189b      	adds	r3, r3, r2
 8007078:	6163      	str	r3, [r4, #20]
 800707a:	782b      	ldrb	r3, [r5, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d100      	bne.n	8007082 <_svfiprintf_r+0x7a>
 8007080:	e0a6      	b.n	80071d0 <_svfiprintf_r+0x1c8>
 8007082:	2201      	movs	r2, #1
 8007084:	2300      	movs	r3, #0
 8007086:	4252      	negs	r2, r2
 8007088:	6062      	str	r2, [r4, #4]
 800708a:	a904      	add	r1, sp, #16
 800708c:	3254      	adds	r2, #84	@ 0x54
 800708e:	1852      	adds	r2, r2, r1
 8007090:	1c6e      	adds	r6, r5, #1
 8007092:	6023      	str	r3, [r4, #0]
 8007094:	60e3      	str	r3, [r4, #12]
 8007096:	60a3      	str	r3, [r4, #8]
 8007098:	7013      	strb	r3, [r2, #0]
 800709a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800709c:	4b54      	ldr	r3, [pc, #336]	@ (80071f0 <_svfiprintf_r+0x1e8>)
 800709e:	2205      	movs	r2, #5
 80070a0:	0018      	movs	r0, r3
 80070a2:	7831      	ldrb	r1, [r6, #0]
 80070a4:	9305      	str	r3, [sp, #20]
 80070a6:	f000 fa4d 	bl	8007544 <memchr>
 80070aa:	1c75      	adds	r5, r6, #1
 80070ac:	2800      	cmp	r0, #0
 80070ae:	d11f      	bne.n	80070f0 <_svfiprintf_r+0xe8>
 80070b0:	6822      	ldr	r2, [r4, #0]
 80070b2:	06d3      	lsls	r3, r2, #27
 80070b4:	d504      	bpl.n	80070c0 <_svfiprintf_r+0xb8>
 80070b6:	2353      	movs	r3, #83	@ 0x53
 80070b8:	a904      	add	r1, sp, #16
 80070ba:	185b      	adds	r3, r3, r1
 80070bc:	2120      	movs	r1, #32
 80070be:	7019      	strb	r1, [r3, #0]
 80070c0:	0713      	lsls	r3, r2, #28
 80070c2:	d504      	bpl.n	80070ce <_svfiprintf_r+0xc6>
 80070c4:	2353      	movs	r3, #83	@ 0x53
 80070c6:	a904      	add	r1, sp, #16
 80070c8:	185b      	adds	r3, r3, r1
 80070ca:	212b      	movs	r1, #43	@ 0x2b
 80070cc:	7019      	strb	r1, [r3, #0]
 80070ce:	7833      	ldrb	r3, [r6, #0]
 80070d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d2:	d016      	beq.n	8007102 <_svfiprintf_r+0xfa>
 80070d4:	0035      	movs	r5, r6
 80070d6:	2100      	movs	r1, #0
 80070d8:	200a      	movs	r0, #10
 80070da:	68e3      	ldr	r3, [r4, #12]
 80070dc:	782a      	ldrb	r2, [r5, #0]
 80070de:	1c6e      	adds	r6, r5, #1
 80070e0:	3a30      	subs	r2, #48	@ 0x30
 80070e2:	2a09      	cmp	r2, #9
 80070e4:	d950      	bls.n	8007188 <_svfiprintf_r+0x180>
 80070e6:	2900      	cmp	r1, #0
 80070e8:	d111      	bne.n	800710e <_svfiprintf_r+0x106>
 80070ea:	e017      	b.n	800711c <_svfiprintf_r+0x114>
 80070ec:	3501      	adds	r5, #1
 80070ee:	e7af      	b.n	8007050 <_svfiprintf_r+0x48>
 80070f0:	9b05      	ldr	r3, [sp, #20]
 80070f2:	6822      	ldr	r2, [r4, #0]
 80070f4:	1ac0      	subs	r0, r0, r3
 80070f6:	2301      	movs	r3, #1
 80070f8:	4083      	lsls	r3, r0
 80070fa:	4313      	orrs	r3, r2
 80070fc:	002e      	movs	r6, r5
 80070fe:	6023      	str	r3, [r4, #0]
 8007100:	e7cc      	b.n	800709c <_svfiprintf_r+0x94>
 8007102:	9b07      	ldr	r3, [sp, #28]
 8007104:	1d19      	adds	r1, r3, #4
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	9107      	str	r1, [sp, #28]
 800710a:	2b00      	cmp	r3, #0
 800710c:	db01      	blt.n	8007112 <_svfiprintf_r+0x10a>
 800710e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007110:	e004      	b.n	800711c <_svfiprintf_r+0x114>
 8007112:	425b      	negs	r3, r3
 8007114:	60e3      	str	r3, [r4, #12]
 8007116:	2302      	movs	r3, #2
 8007118:	4313      	orrs	r3, r2
 800711a:	6023      	str	r3, [r4, #0]
 800711c:	782b      	ldrb	r3, [r5, #0]
 800711e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007120:	d10c      	bne.n	800713c <_svfiprintf_r+0x134>
 8007122:	786b      	ldrb	r3, [r5, #1]
 8007124:	2b2a      	cmp	r3, #42	@ 0x2a
 8007126:	d134      	bne.n	8007192 <_svfiprintf_r+0x18a>
 8007128:	9b07      	ldr	r3, [sp, #28]
 800712a:	3502      	adds	r5, #2
 800712c:	1d1a      	adds	r2, r3, #4
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	9207      	str	r2, [sp, #28]
 8007132:	2b00      	cmp	r3, #0
 8007134:	da01      	bge.n	800713a <_svfiprintf_r+0x132>
 8007136:	2301      	movs	r3, #1
 8007138:	425b      	negs	r3, r3
 800713a:	9309      	str	r3, [sp, #36]	@ 0x24
 800713c:	4e2d      	ldr	r6, [pc, #180]	@ (80071f4 <_svfiprintf_r+0x1ec>)
 800713e:	2203      	movs	r2, #3
 8007140:	0030      	movs	r0, r6
 8007142:	7829      	ldrb	r1, [r5, #0]
 8007144:	f000 f9fe 	bl	8007544 <memchr>
 8007148:	2800      	cmp	r0, #0
 800714a:	d006      	beq.n	800715a <_svfiprintf_r+0x152>
 800714c:	2340      	movs	r3, #64	@ 0x40
 800714e:	1b80      	subs	r0, r0, r6
 8007150:	4083      	lsls	r3, r0
 8007152:	6822      	ldr	r2, [r4, #0]
 8007154:	3501      	adds	r5, #1
 8007156:	4313      	orrs	r3, r2
 8007158:	6023      	str	r3, [r4, #0]
 800715a:	7829      	ldrb	r1, [r5, #0]
 800715c:	2206      	movs	r2, #6
 800715e:	4826      	ldr	r0, [pc, #152]	@ (80071f8 <_svfiprintf_r+0x1f0>)
 8007160:	1c6e      	adds	r6, r5, #1
 8007162:	7621      	strb	r1, [r4, #24]
 8007164:	f000 f9ee 	bl	8007544 <memchr>
 8007168:	2800      	cmp	r0, #0
 800716a:	d038      	beq.n	80071de <_svfiprintf_r+0x1d6>
 800716c:	4b23      	ldr	r3, [pc, #140]	@ (80071fc <_svfiprintf_r+0x1f4>)
 800716e:	2b00      	cmp	r3, #0
 8007170:	d122      	bne.n	80071b8 <_svfiprintf_r+0x1b0>
 8007172:	2207      	movs	r2, #7
 8007174:	9b07      	ldr	r3, [sp, #28]
 8007176:	3307      	adds	r3, #7
 8007178:	4393      	bics	r3, r2
 800717a:	3308      	adds	r3, #8
 800717c:	9307      	str	r3, [sp, #28]
 800717e:	6963      	ldr	r3, [r4, #20]
 8007180:	9a04      	ldr	r2, [sp, #16]
 8007182:	189b      	adds	r3, r3, r2
 8007184:	6163      	str	r3, [r4, #20]
 8007186:	e762      	b.n	800704e <_svfiprintf_r+0x46>
 8007188:	4343      	muls	r3, r0
 800718a:	0035      	movs	r5, r6
 800718c:	2101      	movs	r1, #1
 800718e:	189b      	adds	r3, r3, r2
 8007190:	e7a4      	b.n	80070dc <_svfiprintf_r+0xd4>
 8007192:	2300      	movs	r3, #0
 8007194:	200a      	movs	r0, #10
 8007196:	0019      	movs	r1, r3
 8007198:	3501      	adds	r5, #1
 800719a:	6063      	str	r3, [r4, #4]
 800719c:	782a      	ldrb	r2, [r5, #0]
 800719e:	1c6e      	adds	r6, r5, #1
 80071a0:	3a30      	subs	r2, #48	@ 0x30
 80071a2:	2a09      	cmp	r2, #9
 80071a4:	d903      	bls.n	80071ae <_svfiprintf_r+0x1a6>
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d0c8      	beq.n	800713c <_svfiprintf_r+0x134>
 80071aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80071ac:	e7c6      	b.n	800713c <_svfiprintf_r+0x134>
 80071ae:	4341      	muls	r1, r0
 80071b0:	0035      	movs	r5, r6
 80071b2:	2301      	movs	r3, #1
 80071b4:	1889      	adds	r1, r1, r2
 80071b6:	e7f1      	b.n	800719c <_svfiprintf_r+0x194>
 80071b8:	aa07      	add	r2, sp, #28
 80071ba:	9200      	str	r2, [sp, #0]
 80071bc:	0021      	movs	r1, r4
 80071be:	003a      	movs	r2, r7
 80071c0:	4b0f      	ldr	r3, [pc, #60]	@ (8007200 <_svfiprintf_r+0x1f8>)
 80071c2:	9803      	ldr	r0, [sp, #12]
 80071c4:	e000      	b.n	80071c8 <_svfiprintf_r+0x1c0>
 80071c6:	bf00      	nop
 80071c8:	9004      	str	r0, [sp, #16]
 80071ca:	9b04      	ldr	r3, [sp, #16]
 80071cc:	3301      	adds	r3, #1
 80071ce:	d1d6      	bne.n	800717e <_svfiprintf_r+0x176>
 80071d0:	89bb      	ldrh	r3, [r7, #12]
 80071d2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80071d4:	065b      	lsls	r3, r3, #25
 80071d6:	d500      	bpl.n	80071da <_svfiprintf_r+0x1d2>
 80071d8:	e72c      	b.n	8007034 <_svfiprintf_r+0x2c>
 80071da:	b021      	add	sp, #132	@ 0x84
 80071dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071de:	aa07      	add	r2, sp, #28
 80071e0:	9200      	str	r2, [sp, #0]
 80071e2:	0021      	movs	r1, r4
 80071e4:	003a      	movs	r2, r7
 80071e6:	4b06      	ldr	r3, [pc, #24]	@ (8007200 <_svfiprintf_r+0x1f8>)
 80071e8:	9803      	ldr	r0, [sp, #12]
 80071ea:	f000 f87b 	bl	80072e4 <_printf_i>
 80071ee:	e7eb      	b.n	80071c8 <_svfiprintf_r+0x1c0>
 80071f0:	08007770 	.word	0x08007770
 80071f4:	08007776 	.word	0x08007776
 80071f8:	0800777a 	.word	0x0800777a
 80071fc:	00000000 	.word	0x00000000
 8007200:	08006f49 	.word	0x08006f49

08007204 <_printf_common>:
 8007204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007206:	0016      	movs	r6, r2
 8007208:	9301      	str	r3, [sp, #4]
 800720a:	688a      	ldr	r2, [r1, #8]
 800720c:	690b      	ldr	r3, [r1, #16]
 800720e:	000c      	movs	r4, r1
 8007210:	9000      	str	r0, [sp, #0]
 8007212:	4293      	cmp	r3, r2
 8007214:	da00      	bge.n	8007218 <_printf_common+0x14>
 8007216:	0013      	movs	r3, r2
 8007218:	0022      	movs	r2, r4
 800721a:	6033      	str	r3, [r6, #0]
 800721c:	3243      	adds	r2, #67	@ 0x43
 800721e:	7812      	ldrb	r2, [r2, #0]
 8007220:	2a00      	cmp	r2, #0
 8007222:	d001      	beq.n	8007228 <_printf_common+0x24>
 8007224:	3301      	adds	r3, #1
 8007226:	6033      	str	r3, [r6, #0]
 8007228:	6823      	ldr	r3, [r4, #0]
 800722a:	069b      	lsls	r3, r3, #26
 800722c:	d502      	bpl.n	8007234 <_printf_common+0x30>
 800722e:	6833      	ldr	r3, [r6, #0]
 8007230:	3302      	adds	r3, #2
 8007232:	6033      	str	r3, [r6, #0]
 8007234:	6822      	ldr	r2, [r4, #0]
 8007236:	2306      	movs	r3, #6
 8007238:	0015      	movs	r5, r2
 800723a:	401d      	ands	r5, r3
 800723c:	421a      	tst	r2, r3
 800723e:	d027      	beq.n	8007290 <_printf_common+0x8c>
 8007240:	0023      	movs	r3, r4
 8007242:	3343      	adds	r3, #67	@ 0x43
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	1e5a      	subs	r2, r3, #1
 8007248:	4193      	sbcs	r3, r2
 800724a:	6822      	ldr	r2, [r4, #0]
 800724c:	0692      	lsls	r2, r2, #26
 800724e:	d430      	bmi.n	80072b2 <_printf_common+0xae>
 8007250:	0022      	movs	r2, r4
 8007252:	9901      	ldr	r1, [sp, #4]
 8007254:	9800      	ldr	r0, [sp, #0]
 8007256:	9d08      	ldr	r5, [sp, #32]
 8007258:	3243      	adds	r2, #67	@ 0x43
 800725a:	47a8      	blx	r5
 800725c:	3001      	adds	r0, #1
 800725e:	d025      	beq.n	80072ac <_printf_common+0xa8>
 8007260:	2206      	movs	r2, #6
 8007262:	6823      	ldr	r3, [r4, #0]
 8007264:	2500      	movs	r5, #0
 8007266:	4013      	ands	r3, r2
 8007268:	2b04      	cmp	r3, #4
 800726a:	d105      	bne.n	8007278 <_printf_common+0x74>
 800726c:	6833      	ldr	r3, [r6, #0]
 800726e:	68e5      	ldr	r5, [r4, #12]
 8007270:	1aed      	subs	r5, r5, r3
 8007272:	43eb      	mvns	r3, r5
 8007274:	17db      	asrs	r3, r3, #31
 8007276:	401d      	ands	r5, r3
 8007278:	68a3      	ldr	r3, [r4, #8]
 800727a:	6922      	ldr	r2, [r4, #16]
 800727c:	4293      	cmp	r3, r2
 800727e:	dd01      	ble.n	8007284 <_printf_common+0x80>
 8007280:	1a9b      	subs	r3, r3, r2
 8007282:	18ed      	adds	r5, r5, r3
 8007284:	2600      	movs	r6, #0
 8007286:	42b5      	cmp	r5, r6
 8007288:	d120      	bne.n	80072cc <_printf_common+0xc8>
 800728a:	2000      	movs	r0, #0
 800728c:	e010      	b.n	80072b0 <_printf_common+0xac>
 800728e:	3501      	adds	r5, #1
 8007290:	68e3      	ldr	r3, [r4, #12]
 8007292:	6832      	ldr	r2, [r6, #0]
 8007294:	1a9b      	subs	r3, r3, r2
 8007296:	42ab      	cmp	r3, r5
 8007298:	ddd2      	ble.n	8007240 <_printf_common+0x3c>
 800729a:	0022      	movs	r2, r4
 800729c:	2301      	movs	r3, #1
 800729e:	9901      	ldr	r1, [sp, #4]
 80072a0:	9800      	ldr	r0, [sp, #0]
 80072a2:	9f08      	ldr	r7, [sp, #32]
 80072a4:	3219      	adds	r2, #25
 80072a6:	47b8      	blx	r7
 80072a8:	3001      	adds	r0, #1
 80072aa:	d1f0      	bne.n	800728e <_printf_common+0x8a>
 80072ac:	2001      	movs	r0, #1
 80072ae:	4240      	negs	r0, r0
 80072b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80072b2:	2030      	movs	r0, #48	@ 0x30
 80072b4:	18e1      	adds	r1, r4, r3
 80072b6:	3143      	adds	r1, #67	@ 0x43
 80072b8:	7008      	strb	r0, [r1, #0]
 80072ba:	0021      	movs	r1, r4
 80072bc:	1c5a      	adds	r2, r3, #1
 80072be:	3145      	adds	r1, #69	@ 0x45
 80072c0:	7809      	ldrb	r1, [r1, #0]
 80072c2:	18a2      	adds	r2, r4, r2
 80072c4:	3243      	adds	r2, #67	@ 0x43
 80072c6:	3302      	adds	r3, #2
 80072c8:	7011      	strb	r1, [r2, #0]
 80072ca:	e7c1      	b.n	8007250 <_printf_common+0x4c>
 80072cc:	0022      	movs	r2, r4
 80072ce:	2301      	movs	r3, #1
 80072d0:	9901      	ldr	r1, [sp, #4]
 80072d2:	9800      	ldr	r0, [sp, #0]
 80072d4:	9f08      	ldr	r7, [sp, #32]
 80072d6:	321a      	adds	r2, #26
 80072d8:	47b8      	blx	r7
 80072da:	3001      	adds	r0, #1
 80072dc:	d0e6      	beq.n	80072ac <_printf_common+0xa8>
 80072de:	3601      	adds	r6, #1
 80072e0:	e7d1      	b.n	8007286 <_printf_common+0x82>
	...

080072e4 <_printf_i>:
 80072e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072e6:	b08b      	sub	sp, #44	@ 0x2c
 80072e8:	9206      	str	r2, [sp, #24]
 80072ea:	000a      	movs	r2, r1
 80072ec:	3243      	adds	r2, #67	@ 0x43
 80072ee:	9307      	str	r3, [sp, #28]
 80072f0:	9005      	str	r0, [sp, #20]
 80072f2:	9203      	str	r2, [sp, #12]
 80072f4:	7e0a      	ldrb	r2, [r1, #24]
 80072f6:	000c      	movs	r4, r1
 80072f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80072fa:	2a78      	cmp	r2, #120	@ 0x78
 80072fc:	d809      	bhi.n	8007312 <_printf_i+0x2e>
 80072fe:	2a62      	cmp	r2, #98	@ 0x62
 8007300:	d80b      	bhi.n	800731a <_printf_i+0x36>
 8007302:	2a00      	cmp	r2, #0
 8007304:	d100      	bne.n	8007308 <_printf_i+0x24>
 8007306:	e0ba      	b.n	800747e <_printf_i+0x19a>
 8007308:	497a      	ldr	r1, [pc, #488]	@ (80074f4 <_printf_i+0x210>)
 800730a:	9104      	str	r1, [sp, #16]
 800730c:	2a58      	cmp	r2, #88	@ 0x58
 800730e:	d100      	bne.n	8007312 <_printf_i+0x2e>
 8007310:	e08e      	b.n	8007430 <_printf_i+0x14c>
 8007312:	0025      	movs	r5, r4
 8007314:	3542      	adds	r5, #66	@ 0x42
 8007316:	702a      	strb	r2, [r5, #0]
 8007318:	e022      	b.n	8007360 <_printf_i+0x7c>
 800731a:	0010      	movs	r0, r2
 800731c:	3863      	subs	r0, #99	@ 0x63
 800731e:	2815      	cmp	r0, #21
 8007320:	d8f7      	bhi.n	8007312 <_printf_i+0x2e>
 8007322:	f7f8 fef9 	bl	8000118 <__gnu_thumb1_case_shi>
 8007326:	0016      	.short	0x0016
 8007328:	fff6001f 	.word	0xfff6001f
 800732c:	fff6fff6 	.word	0xfff6fff6
 8007330:	001ffff6 	.word	0x001ffff6
 8007334:	fff6fff6 	.word	0xfff6fff6
 8007338:	fff6fff6 	.word	0xfff6fff6
 800733c:	0036009f 	.word	0x0036009f
 8007340:	fff6007e 	.word	0xfff6007e
 8007344:	00b0fff6 	.word	0x00b0fff6
 8007348:	0036fff6 	.word	0x0036fff6
 800734c:	fff6fff6 	.word	0xfff6fff6
 8007350:	0082      	.short	0x0082
 8007352:	0025      	movs	r5, r4
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	3542      	adds	r5, #66	@ 0x42
 8007358:	1d11      	adds	r1, r2, #4
 800735a:	6019      	str	r1, [r3, #0]
 800735c:	6813      	ldr	r3, [r2, #0]
 800735e:	702b      	strb	r3, [r5, #0]
 8007360:	2301      	movs	r3, #1
 8007362:	e09e      	b.n	80074a2 <_printf_i+0x1be>
 8007364:	6818      	ldr	r0, [r3, #0]
 8007366:	6809      	ldr	r1, [r1, #0]
 8007368:	1d02      	adds	r2, r0, #4
 800736a:	060d      	lsls	r5, r1, #24
 800736c:	d50b      	bpl.n	8007386 <_printf_i+0xa2>
 800736e:	6806      	ldr	r6, [r0, #0]
 8007370:	601a      	str	r2, [r3, #0]
 8007372:	2e00      	cmp	r6, #0
 8007374:	da03      	bge.n	800737e <_printf_i+0x9a>
 8007376:	232d      	movs	r3, #45	@ 0x2d
 8007378:	9a03      	ldr	r2, [sp, #12]
 800737a:	4276      	negs	r6, r6
 800737c:	7013      	strb	r3, [r2, #0]
 800737e:	4b5d      	ldr	r3, [pc, #372]	@ (80074f4 <_printf_i+0x210>)
 8007380:	270a      	movs	r7, #10
 8007382:	9304      	str	r3, [sp, #16]
 8007384:	e018      	b.n	80073b8 <_printf_i+0xd4>
 8007386:	6806      	ldr	r6, [r0, #0]
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	0649      	lsls	r1, r1, #25
 800738c:	d5f1      	bpl.n	8007372 <_printf_i+0x8e>
 800738e:	b236      	sxth	r6, r6
 8007390:	e7ef      	b.n	8007372 <_printf_i+0x8e>
 8007392:	6808      	ldr	r0, [r1, #0]
 8007394:	6819      	ldr	r1, [r3, #0]
 8007396:	c940      	ldmia	r1!, {r6}
 8007398:	0605      	lsls	r5, r0, #24
 800739a:	d402      	bmi.n	80073a2 <_printf_i+0xbe>
 800739c:	0640      	lsls	r0, r0, #25
 800739e:	d500      	bpl.n	80073a2 <_printf_i+0xbe>
 80073a0:	b2b6      	uxth	r6, r6
 80073a2:	6019      	str	r1, [r3, #0]
 80073a4:	4b53      	ldr	r3, [pc, #332]	@ (80074f4 <_printf_i+0x210>)
 80073a6:	270a      	movs	r7, #10
 80073a8:	9304      	str	r3, [sp, #16]
 80073aa:	2a6f      	cmp	r2, #111	@ 0x6f
 80073ac:	d100      	bne.n	80073b0 <_printf_i+0xcc>
 80073ae:	3f02      	subs	r7, #2
 80073b0:	0023      	movs	r3, r4
 80073b2:	2200      	movs	r2, #0
 80073b4:	3343      	adds	r3, #67	@ 0x43
 80073b6:	701a      	strb	r2, [r3, #0]
 80073b8:	6863      	ldr	r3, [r4, #4]
 80073ba:	60a3      	str	r3, [r4, #8]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	db06      	blt.n	80073ce <_printf_i+0xea>
 80073c0:	2104      	movs	r1, #4
 80073c2:	6822      	ldr	r2, [r4, #0]
 80073c4:	9d03      	ldr	r5, [sp, #12]
 80073c6:	438a      	bics	r2, r1
 80073c8:	6022      	str	r2, [r4, #0]
 80073ca:	4333      	orrs	r3, r6
 80073cc:	d00c      	beq.n	80073e8 <_printf_i+0x104>
 80073ce:	9d03      	ldr	r5, [sp, #12]
 80073d0:	0030      	movs	r0, r6
 80073d2:	0039      	movs	r1, r7
 80073d4:	f7f8 ff30 	bl	8000238 <__aeabi_uidivmod>
 80073d8:	9b04      	ldr	r3, [sp, #16]
 80073da:	3d01      	subs	r5, #1
 80073dc:	5c5b      	ldrb	r3, [r3, r1]
 80073de:	702b      	strb	r3, [r5, #0]
 80073e0:	0033      	movs	r3, r6
 80073e2:	0006      	movs	r6, r0
 80073e4:	429f      	cmp	r7, r3
 80073e6:	d9f3      	bls.n	80073d0 <_printf_i+0xec>
 80073e8:	2f08      	cmp	r7, #8
 80073ea:	d109      	bne.n	8007400 <_printf_i+0x11c>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	07db      	lsls	r3, r3, #31
 80073f0:	d506      	bpl.n	8007400 <_printf_i+0x11c>
 80073f2:	6862      	ldr	r2, [r4, #4]
 80073f4:	6923      	ldr	r3, [r4, #16]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	dc02      	bgt.n	8007400 <_printf_i+0x11c>
 80073fa:	2330      	movs	r3, #48	@ 0x30
 80073fc:	3d01      	subs	r5, #1
 80073fe:	702b      	strb	r3, [r5, #0]
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	1b5b      	subs	r3, r3, r5
 8007404:	6123      	str	r3, [r4, #16]
 8007406:	9b07      	ldr	r3, [sp, #28]
 8007408:	0021      	movs	r1, r4
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	9805      	ldr	r0, [sp, #20]
 800740e:	9b06      	ldr	r3, [sp, #24]
 8007410:	aa09      	add	r2, sp, #36	@ 0x24
 8007412:	f7ff fef7 	bl	8007204 <_printf_common>
 8007416:	3001      	adds	r0, #1
 8007418:	d148      	bne.n	80074ac <_printf_i+0x1c8>
 800741a:	2001      	movs	r0, #1
 800741c:	4240      	negs	r0, r0
 800741e:	b00b      	add	sp, #44	@ 0x2c
 8007420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007422:	2220      	movs	r2, #32
 8007424:	6809      	ldr	r1, [r1, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	6022      	str	r2, [r4, #0]
 800742a:	2278      	movs	r2, #120	@ 0x78
 800742c:	4932      	ldr	r1, [pc, #200]	@ (80074f8 <_printf_i+0x214>)
 800742e:	9104      	str	r1, [sp, #16]
 8007430:	0021      	movs	r1, r4
 8007432:	3145      	adds	r1, #69	@ 0x45
 8007434:	700a      	strb	r2, [r1, #0]
 8007436:	6819      	ldr	r1, [r3, #0]
 8007438:	6822      	ldr	r2, [r4, #0]
 800743a:	c940      	ldmia	r1!, {r6}
 800743c:	0610      	lsls	r0, r2, #24
 800743e:	d402      	bmi.n	8007446 <_printf_i+0x162>
 8007440:	0650      	lsls	r0, r2, #25
 8007442:	d500      	bpl.n	8007446 <_printf_i+0x162>
 8007444:	b2b6      	uxth	r6, r6
 8007446:	6019      	str	r1, [r3, #0]
 8007448:	07d3      	lsls	r3, r2, #31
 800744a:	d502      	bpl.n	8007452 <_printf_i+0x16e>
 800744c:	2320      	movs	r3, #32
 800744e:	4313      	orrs	r3, r2
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	2e00      	cmp	r6, #0
 8007454:	d001      	beq.n	800745a <_printf_i+0x176>
 8007456:	2710      	movs	r7, #16
 8007458:	e7aa      	b.n	80073b0 <_printf_i+0xcc>
 800745a:	2220      	movs	r2, #32
 800745c:	6823      	ldr	r3, [r4, #0]
 800745e:	4393      	bics	r3, r2
 8007460:	6023      	str	r3, [r4, #0]
 8007462:	e7f8      	b.n	8007456 <_printf_i+0x172>
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	680d      	ldr	r5, [r1, #0]
 8007468:	1d10      	adds	r0, r2, #4
 800746a:	6949      	ldr	r1, [r1, #20]
 800746c:	6018      	str	r0, [r3, #0]
 800746e:	6813      	ldr	r3, [r2, #0]
 8007470:	062e      	lsls	r6, r5, #24
 8007472:	d501      	bpl.n	8007478 <_printf_i+0x194>
 8007474:	6019      	str	r1, [r3, #0]
 8007476:	e002      	b.n	800747e <_printf_i+0x19a>
 8007478:	066d      	lsls	r5, r5, #25
 800747a:	d5fb      	bpl.n	8007474 <_printf_i+0x190>
 800747c:	8019      	strh	r1, [r3, #0]
 800747e:	2300      	movs	r3, #0
 8007480:	9d03      	ldr	r5, [sp, #12]
 8007482:	6123      	str	r3, [r4, #16]
 8007484:	e7bf      	b.n	8007406 <_printf_i+0x122>
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	1d11      	adds	r1, r2, #4
 800748a:	6019      	str	r1, [r3, #0]
 800748c:	6815      	ldr	r5, [r2, #0]
 800748e:	2100      	movs	r1, #0
 8007490:	0028      	movs	r0, r5
 8007492:	6862      	ldr	r2, [r4, #4]
 8007494:	f000 f856 	bl	8007544 <memchr>
 8007498:	2800      	cmp	r0, #0
 800749a:	d001      	beq.n	80074a0 <_printf_i+0x1bc>
 800749c:	1b40      	subs	r0, r0, r5
 800749e:	6060      	str	r0, [r4, #4]
 80074a0:	6863      	ldr	r3, [r4, #4]
 80074a2:	6123      	str	r3, [r4, #16]
 80074a4:	2300      	movs	r3, #0
 80074a6:	9a03      	ldr	r2, [sp, #12]
 80074a8:	7013      	strb	r3, [r2, #0]
 80074aa:	e7ac      	b.n	8007406 <_printf_i+0x122>
 80074ac:	002a      	movs	r2, r5
 80074ae:	6923      	ldr	r3, [r4, #16]
 80074b0:	9906      	ldr	r1, [sp, #24]
 80074b2:	9805      	ldr	r0, [sp, #20]
 80074b4:	9d07      	ldr	r5, [sp, #28]
 80074b6:	47a8      	blx	r5
 80074b8:	3001      	adds	r0, #1
 80074ba:	d0ae      	beq.n	800741a <_printf_i+0x136>
 80074bc:	6823      	ldr	r3, [r4, #0]
 80074be:	079b      	lsls	r3, r3, #30
 80074c0:	d415      	bmi.n	80074ee <_printf_i+0x20a>
 80074c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074c4:	68e0      	ldr	r0, [r4, #12]
 80074c6:	4298      	cmp	r0, r3
 80074c8:	daa9      	bge.n	800741e <_printf_i+0x13a>
 80074ca:	0018      	movs	r0, r3
 80074cc:	e7a7      	b.n	800741e <_printf_i+0x13a>
 80074ce:	0022      	movs	r2, r4
 80074d0:	2301      	movs	r3, #1
 80074d2:	9906      	ldr	r1, [sp, #24]
 80074d4:	9805      	ldr	r0, [sp, #20]
 80074d6:	9e07      	ldr	r6, [sp, #28]
 80074d8:	3219      	adds	r2, #25
 80074da:	47b0      	blx	r6
 80074dc:	3001      	adds	r0, #1
 80074de:	d09c      	beq.n	800741a <_printf_i+0x136>
 80074e0:	3501      	adds	r5, #1
 80074e2:	68e3      	ldr	r3, [r4, #12]
 80074e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074e6:	1a9b      	subs	r3, r3, r2
 80074e8:	42ab      	cmp	r3, r5
 80074ea:	dcf0      	bgt.n	80074ce <_printf_i+0x1ea>
 80074ec:	e7e9      	b.n	80074c2 <_printf_i+0x1de>
 80074ee:	2500      	movs	r5, #0
 80074f0:	e7f7      	b.n	80074e2 <_printf_i+0x1fe>
 80074f2:	46c0      	nop			@ (mov r8, r8)
 80074f4:	08007781 	.word	0x08007781
 80074f8:	08007792 	.word	0x08007792

080074fc <memmove>:
 80074fc:	b510      	push	{r4, lr}
 80074fe:	4288      	cmp	r0, r1
 8007500:	d902      	bls.n	8007508 <memmove+0xc>
 8007502:	188b      	adds	r3, r1, r2
 8007504:	4298      	cmp	r0, r3
 8007506:	d308      	bcc.n	800751a <memmove+0x1e>
 8007508:	2300      	movs	r3, #0
 800750a:	429a      	cmp	r2, r3
 800750c:	d007      	beq.n	800751e <memmove+0x22>
 800750e:	5ccc      	ldrb	r4, [r1, r3]
 8007510:	54c4      	strb	r4, [r0, r3]
 8007512:	3301      	adds	r3, #1
 8007514:	e7f9      	b.n	800750a <memmove+0xe>
 8007516:	5c8b      	ldrb	r3, [r1, r2]
 8007518:	5483      	strb	r3, [r0, r2]
 800751a:	3a01      	subs	r2, #1
 800751c:	d2fb      	bcs.n	8007516 <memmove+0x1a>
 800751e:	bd10      	pop	{r4, pc}

08007520 <_sbrk_r>:
 8007520:	2300      	movs	r3, #0
 8007522:	b570      	push	{r4, r5, r6, lr}
 8007524:	4d06      	ldr	r5, [pc, #24]	@ (8007540 <_sbrk_r+0x20>)
 8007526:	0004      	movs	r4, r0
 8007528:	0008      	movs	r0, r1
 800752a:	602b      	str	r3, [r5, #0]
 800752c:	f7fa fb9e 	bl	8001c6c <_sbrk>
 8007530:	1c43      	adds	r3, r0, #1
 8007532:	d103      	bne.n	800753c <_sbrk_r+0x1c>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d000      	beq.n	800753c <_sbrk_r+0x1c>
 800753a:	6023      	str	r3, [r4, #0]
 800753c:	bd70      	pop	{r4, r5, r6, pc}
 800753e:	46c0      	nop			@ (mov r8, r8)
 8007540:	200005c0 	.word	0x200005c0

08007544 <memchr>:
 8007544:	b2c9      	uxtb	r1, r1
 8007546:	1882      	adds	r2, r0, r2
 8007548:	4290      	cmp	r0, r2
 800754a:	d101      	bne.n	8007550 <memchr+0xc>
 800754c:	2000      	movs	r0, #0
 800754e:	4770      	bx	lr
 8007550:	7803      	ldrb	r3, [r0, #0]
 8007552:	428b      	cmp	r3, r1
 8007554:	d0fb      	beq.n	800754e <memchr+0xa>
 8007556:	3001      	adds	r0, #1
 8007558:	e7f6      	b.n	8007548 <memchr+0x4>

0800755a <memcpy>:
 800755a:	2300      	movs	r3, #0
 800755c:	b510      	push	{r4, lr}
 800755e:	429a      	cmp	r2, r3
 8007560:	d100      	bne.n	8007564 <memcpy+0xa>
 8007562:	bd10      	pop	{r4, pc}
 8007564:	5ccc      	ldrb	r4, [r1, r3]
 8007566:	54c4      	strb	r4, [r0, r3]
 8007568:	3301      	adds	r3, #1
 800756a:	e7f8      	b.n	800755e <memcpy+0x4>

0800756c <_realloc_r>:
 800756c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800756e:	0006      	movs	r6, r0
 8007570:	000c      	movs	r4, r1
 8007572:	0015      	movs	r5, r2
 8007574:	2900      	cmp	r1, #0
 8007576:	d105      	bne.n	8007584 <_realloc_r+0x18>
 8007578:	0011      	movs	r1, r2
 800757a:	f7ff fc55 	bl	8006e28 <_malloc_r>
 800757e:	0004      	movs	r4, r0
 8007580:	0020      	movs	r0, r4
 8007582:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007584:	2a00      	cmp	r2, #0
 8007586:	d103      	bne.n	8007590 <_realloc_r+0x24>
 8007588:	f7ff fbe2 	bl	8006d50 <_free_r>
 800758c:	002c      	movs	r4, r5
 800758e:	e7f7      	b.n	8007580 <_realloc_r+0x14>
 8007590:	f000 f81c 	bl	80075cc <_malloc_usable_size_r>
 8007594:	0007      	movs	r7, r0
 8007596:	4285      	cmp	r5, r0
 8007598:	d802      	bhi.n	80075a0 <_realloc_r+0x34>
 800759a:	0843      	lsrs	r3, r0, #1
 800759c:	42ab      	cmp	r3, r5
 800759e:	d3ef      	bcc.n	8007580 <_realloc_r+0x14>
 80075a0:	0029      	movs	r1, r5
 80075a2:	0030      	movs	r0, r6
 80075a4:	f7ff fc40 	bl	8006e28 <_malloc_r>
 80075a8:	9001      	str	r0, [sp, #4]
 80075aa:	2800      	cmp	r0, #0
 80075ac:	d101      	bne.n	80075b2 <_realloc_r+0x46>
 80075ae:	9c01      	ldr	r4, [sp, #4]
 80075b0:	e7e6      	b.n	8007580 <_realloc_r+0x14>
 80075b2:	002a      	movs	r2, r5
 80075b4:	42bd      	cmp	r5, r7
 80075b6:	d900      	bls.n	80075ba <_realloc_r+0x4e>
 80075b8:	003a      	movs	r2, r7
 80075ba:	0021      	movs	r1, r4
 80075bc:	9801      	ldr	r0, [sp, #4]
 80075be:	f7ff ffcc 	bl	800755a <memcpy>
 80075c2:	0021      	movs	r1, r4
 80075c4:	0030      	movs	r0, r6
 80075c6:	f7ff fbc3 	bl	8006d50 <_free_r>
 80075ca:	e7f0      	b.n	80075ae <_realloc_r+0x42>

080075cc <_malloc_usable_size_r>:
 80075cc:	1f0b      	subs	r3, r1, #4
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	1f18      	subs	r0, r3, #4
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	da01      	bge.n	80075da <_malloc_usable_size_r+0xe>
 80075d6:	580b      	ldr	r3, [r1, r0]
 80075d8:	18c0      	adds	r0, r0, r3
 80075da:	4770      	bx	lr

080075dc <_init>:
 80075dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075de:	46c0      	nop			@ (mov r8, r8)
 80075e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075e2:	bc08      	pop	{r3}
 80075e4:	469e      	mov	lr, r3
 80075e6:	4770      	bx	lr

080075e8 <_fini>:
 80075e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ea:	46c0      	nop			@ (mov r8, r8)
 80075ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ee:	bc08      	pop	{r3}
 80075f0:	469e      	mov	lr, r3
 80075f2:	4770      	bx	lr
