vendor_name = ModelSim
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/divider.vhd
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux2x4.vhd
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/register4.vhd
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd
source_file = 1, memoria.vhd
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/register1.vhd
source_file = 1, /home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sirivasv/Documents/MCC/MCC-AC/Practica6/db/Practica6.cbx.xml
design_name = Practica6
instance = comp, \salida~output , salida~output, Practica6, 1
instance = comp, \debug~output , debug~output, Practica6, 1
instance = comp, \reloj~input , reloj~input, Practica6, 1
instance = comp, \reloj~inputclkctrl , reloj~inputclkctrl, Practica6, 1
instance = comp, \boton_estado~input , boton_estado~input, Practica6, 1
instance = comp, \inst1|esiguiente , inst1|esiguiente, Practica6, 1
instance = comp, \inst1|reloj~0 , inst1|reloj~0, Practica6, 1
instance = comp, \inst1|reloj , inst1|reloj, Practica6, 1
instance = comp, \load_value~input , load_value~input, Practica6, 1
instance = comp, \value_to_load~input , value_to_load~input, Practica6, 1
instance = comp, \inst|Q~0 , inst|Q~0, Practica6, 1
instance = comp, \reset~input , reset~input, Practica6, 1
instance = comp, \inst|Q , inst|Q, Practica6, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
