<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › crmregs-imx3.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>crmregs-imx3.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright (C) 2008 by Sascha Hauer &lt;kernel@pengutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_MACH_MX3_CRM_REGS_H__</span>
<span class="cp">#define __ARCH_ARM_MACH_MX3_CRM_REGS_H__</span>

<span class="cp">#define CKIH_CLK_FREQ           26000000</span>
<span class="cp">#define CKIH_CLK_FREQ_27MHZ     27000000</span>
<span class="cp">#define CKIL_CLK_FREQ           32768</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mx3_ccm_base</span><span class="p">;</span>

<span class="cm">/* Register addresses */</span>
<span class="cp">#define MXC_CCM_CCMR		0x00</span>
<span class="cp">#define MXC_CCM_PDR0		0x04</span>
<span class="cp">#define MXC_CCM_PDR1		0x08</span>
<span class="cp">#define MX35_CCM_PDR2		0x0C</span>
<span class="cp">#define MXC_CCM_RCSR		0x0C</span>
<span class="cp">#define MX35_CCM_PDR3		0x10</span>
<span class="cp">#define MXC_CCM_MPCTL		0x10</span>
<span class="cp">#define MX35_CCM_PDR4		0x14</span>
<span class="cp">#define MXC_CCM_UPCTL		0x14</span>
<span class="cp">#define MX35_CCM_RCSR		0x18</span>
<span class="cp">#define MXC_CCM_SRPCTL		0x18</span>
<span class="cp">#define MX35_CCM_MPCTL		0x1C</span>
<span class="cp">#define MXC_CCM_COSR		0x1C</span>
<span class="cp">#define MX35_CCM_PPCTL		0x20</span>
<span class="cp">#define MXC_CCM_CGR0		0x20</span>
<span class="cp">#define MX35_CCM_ACMR		0x24</span>
<span class="cp">#define MXC_CCM_CGR1		0x24</span>
<span class="cp">#define MX35_CCM_COSR		0x28</span>
<span class="cp">#define MXC_CCM_CGR2		0x28</span>
<span class="cp">#define MX35_CCM_CGR0		0x2C</span>
<span class="cp">#define MXC_CCM_WIMR		0x2C</span>
<span class="cp">#define MX35_CCM_CGR1		0x30</span>
<span class="cp">#define MXC_CCM_LDC		0x30</span>
<span class="cp">#define MX35_CCM_CGR2		0x34</span>
<span class="cp">#define MXC_CCM_DCVR0		0x34</span>
<span class="cp">#define MX35_CCM_CGR3		0x38</span>
<span class="cp">#define MXC_CCM_DCVR1		0x38</span>
<span class="cp">#define MXC_CCM_DCVR2		0x3C</span>
<span class="cp">#define MXC_CCM_DCVR3		0x40</span>
<span class="cp">#define MXC_CCM_LTR0		0x44</span>
<span class="cp">#define MXC_CCM_LTR1		0x48</span>
<span class="cp">#define MXC_CCM_LTR2		0x4C</span>
<span class="cp">#define MXC_CCM_LTR3		0x50</span>
<span class="cp">#define MXC_CCM_LTBR0		0x54</span>
<span class="cp">#define MXC_CCM_LTBR1		0x58</span>
<span class="cp">#define MXC_CCM_PMCR0		0x5C</span>
<span class="cp">#define MXC_CCM_PMCR1		0x60</span>
<span class="cp">#define MXC_CCM_PDR2		0x64</span>

<span class="cm">/* Register bit definitions */</span>
<span class="cp">#define MXC_CCM_CCMR_WBEN                       (1 &lt;&lt; 27)</span>
<span class="cp">#define MXC_CCM_CCMR_CSCS                       (1 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CCMR_PERCS                      (1 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_CCMR_SSI1S_OFFSET               18</span>
<span class="cp">#define MXC_CCM_CCMR_SSI1S_MASK                 (0x3 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CCMR_SSI2S_OFFSET               21</span>
<span class="cp">#define MXC_CCM_CCMR_SSI2S_MASK                 (0x3 &lt;&lt; 21)</span>
<span class="cp">#define MXC_CCM_CCMR_LPM_OFFSET                 14</span>
<span class="cp">#define MXC_CCM_CCMR_LPM_MASK                   (0x3 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CCMR_LPM_WAIT_MX35		(0x1 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CCMR_FIRS_OFFSET                11</span>
<span class="cp">#define MXC_CCM_CCMR_FIRS_MASK                  (0x3 &lt;&lt; 11)</span>
<span class="cp">#define MXC_CCM_CCMR_UPE                        (1 &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CCMR_SPE                        (1 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CCMR_MDS                        (1 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_CCMR_SBYCS                      (1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CCMR_MPE                        (1 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CCMR_PRCS_OFFSET                1</span>
<span class="cp">#define MXC_CCM_CCMR_PRCS_MASK                  (0x3 &lt;&lt; 1)</span>

<span class="cp">#define MXC_CCM_PDR0_CSI_PODF_OFFSET            26</span>
<span class="cp">#define MXC_CCM_PDR0_CSI_PODF_MASK              (0x3F &lt;&lt; 26)</span>
<span class="cp">#define MXC_CCM_PDR0_CSI_PRDF_OFFSET            23</span>
<span class="cp">#define MXC_CCM_PDR0_CSI_PRDF_MASK              (0x7 &lt;&lt; 23)</span>
<span class="cp">#define MXC_CCM_PDR0_PER_PODF_OFFSET            16</span>
<span class="cp">#define MXC_CCM_PDR0_PER_PODF_MASK              (0x1F &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_PDR0_HSP_PODF_OFFSET            11</span>
<span class="cp">#define MXC_CCM_PDR0_HSP_PODF_MASK              (0x7 &lt;&lt; 11)</span>
<span class="cp">#define MXC_CCM_PDR0_NFC_PODF_OFFSET            8</span>
<span class="cp">#define MXC_CCM_PDR0_NFC_PODF_MASK              (0x7 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_PDR0_IPG_PODF_OFFSET            6</span>
<span class="cp">#define MXC_CCM_PDR0_IPG_PODF_MASK              (0x3 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_PDR0_MAX_PODF_OFFSET            3</span>
<span class="cp">#define MXC_CCM_PDR0_MAX_PODF_MASK              (0x7 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_PDR0_MCU_PODF_OFFSET            0</span>
<span class="cp">#define MXC_CCM_PDR0_MCU_PODF_MASK              0x7</span>

<span class="cp">#define MXC_CCM_PDR1_USB_PRDF_OFFSET            30</span>
<span class="cp">#define MXC_CCM_PDR1_USB_PRDF_MASK              (0x3 &lt;&lt; 30)</span>
<span class="cp">#define MXC_CCM_PDR1_USB_PODF_OFFSET            27</span>
<span class="cp">#define MXC_CCM_PDR1_USB_PODF_MASK              (0x7 &lt;&lt; 27)</span>
<span class="cp">#define MXC_CCM_PDR1_FIRI_PRE_PODF_OFFSET       24</span>
<span class="cp">#define MXC_CCM_PDR1_FIRI_PRE_PODF_MASK         (0x7 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PDR1_FIRI_PODF_OFFSET           18</span>
<span class="cp">#define MXC_CCM_PDR1_FIRI_PODF_MASK             (0x3F &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_PDR1_SSI2_PRE_PODF_OFFSET       15</span>
<span class="cp">#define MXC_CCM_PDR1_SSI2_PRE_PODF_MASK         (0x7 &lt;&lt; 15)</span>
<span class="cp">#define MXC_CCM_PDR1_SSI2_PODF_OFFSET           9</span>
<span class="cp">#define MXC_CCM_PDR1_SSI2_PODF_MASK             (0x3F &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_PDR1_SSI1_PRE_PODF_OFFSET       6</span>
<span class="cp">#define MXC_CCM_PDR1_SSI1_PRE_PODF_MASK         (0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_PDR1_SSI1_PODF_OFFSET           0</span>
<span class="cp">#define MXC_CCM_PDR1_SSI1_PODF_MASK             0x3F</span>

<span class="cm">/* Bit definitions for RCSR */</span>
<span class="cp">#define MXC_CCM_RCSR_NF16B			0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> * LTR0 register offsets</span>
<span class="cm"> */</span>
<span class="cp">#define MXC_CCM_LTR0_DIV3CK_OFFSET              1</span>
<span class="cp">#define MXC_CCM_LTR0_DIV3CK_MASK                (0x3 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_LTR0_DNTHR_OFFSET               16</span>
<span class="cp">#define MXC_CCM_LTR0_DNTHR_MASK                 (0x3F &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_LTR0_UPTHR_OFFSET               22</span>
<span class="cp">#define MXC_CCM_LTR0_UPTHR_MASK                 (0x3F &lt;&lt; 22)</span>

<span class="cm">/*</span>
<span class="cm"> * LTR1 register offsets</span>
<span class="cm"> */</span>
<span class="cp">#define MXC_CCM_LTR1_PNCTHR_OFFSET              0</span>
<span class="cp">#define MXC_CCM_LTR1_PNCTHR_MASK                0x3F</span>
<span class="cp">#define MXC_CCM_LTR1_UPCNT_OFFSET               6</span>
<span class="cp">#define MXC_CCM_LTR1_UPCNT_MASK                 (0xFF &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_LTR1_DNCNT_OFFSET               14</span>
<span class="cp">#define MXC_CCM_LTR1_DNCNT_MASK                 (0xFF &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_LTR1_LTBRSR_MASK                0x400000</span>
<span class="cp">#define MXC_CCM_LTR1_LTBRSR_OFFSET              22</span>
<span class="cp">#define MXC_CCM_LTR1_LTBRSR                     0x400000</span>
<span class="cp">#define MXC_CCM_LTR1_LTBRSH                     0x800000</span>

<span class="cm">/*</span>
<span class="cm"> * LTR2 bit definitions. x ranges from 0 for WSW9 to 6 for WSW15</span>
<span class="cm"> */</span>
<span class="cp">#define MXC_CCM_LTR2_WSW_OFFSET(x)              (11 + (x) * 3)</span>
<span class="cp">#define MXC_CCM_LTR2_WSW_MASK(x)                (0x7 &lt;&lt; \</span>
<span class="cp">					MXC_CCM_LTR2_WSW_OFFSET((x)))</span>
<span class="cp">#define MXC_CCM_LTR2_EMAC_OFFSET                0</span>
<span class="cp">#define MXC_CCM_LTR2_EMAC_MASK                  0x1FF</span>

<span class="cm">/*</span>
<span class="cm"> * LTR3 bit definitions. x ranges from 0 for WSW0 to 8 for WSW8</span>
<span class="cm"> */</span>
<span class="cp">#define MXC_CCM_LTR3_WSW_OFFSET(x)              (5 + (x) * 3)</span>
<span class="cp">#define MXC_CCM_LTR3_WSW_MASK(x)                (0x7 &lt;&lt; \</span>
<span class="cp">					MXC_CCM_LTR3_WSW_OFFSET((x)))</span>

<span class="cp">#define MXC_CCM_PMCR0_DFSUP1                    0x80000000</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP1_SPLL               (0 &lt;&lt; 31)</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP1_MPLL               (1 &lt;&lt; 31)</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP0                    0x40000000</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP0_PLL                (0 &lt;&lt; 30)</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP0_PDR                (1 &lt;&lt; 30)</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP_MASK                (0x3 &lt;&lt; 30)</span>

<span class="cp">#define DVSUP_TURBO				0</span>
<span class="cp">#define DVSUP_HIGH				1</span>
<span class="cp">#define DVSUP_MEDIUM				2</span>
<span class="cp">#define DVSUP_LOW				3</span>
<span class="cp">#define MXC_CCM_PMCR0_DVSUP_TURBO               (DVSUP_TURBO &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_PMCR0_DVSUP_HIGH                (DVSUP_HIGH &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_PMCR0_DVSUP_MEDIUM              (DVSUP_MEDIUM &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_PMCR0_DVSUP_LOW                 (DVSUP_LOW &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_PMCR0_DVSUP_OFFSET              28</span>
<span class="cp">#define MXC_CCM_PMCR0_DVSUP_MASK                (0x3 &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_PMCR0_UDSC                      0x08000000</span>
<span class="cp">#define MXC_CCM_PMCR0_UDSC_MASK                 (1 &lt;&lt; 27)</span>
<span class="cp">#define MXC_CCM_PMCR0_UDSC_UP                   (1 &lt;&lt; 27)</span>
<span class="cp">#define MXC_CCM_PMCR0_UDSC_DOWN                 (0 &lt;&lt; 27)</span>

<span class="cp">#define MXC_CCM_PMCR0_VSCNT_1                   (0x0 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_2                   (0x1 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_3                   (0x2 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_4                   (0x3 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_5                   (0x4 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_6                   (0x5 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_7                   (0x6 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_8                   (0x7 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_OFFSET              24</span>
<span class="cp">#define MXC_CCM_PMCR0_VSCNT_MASK                (0x7 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_PMCR0_DVFEV                     0x00800000</span>
<span class="cp">#define MXC_CCM_PMCR0_DVFIS                     0x00400000</span>
<span class="cp">#define MXC_CCM_PMCR0_LBMI                      0x00200000</span>
<span class="cp">#define MXC_CCM_PMCR0_LBFL                      0x00100000</span>
<span class="cp">#define MXC_CCM_PMCR0_LBCF_4                    (0x0 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_PMCR0_LBCF_8                    (0x1 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_PMCR0_LBCF_12                   (0x2 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_PMCR0_LBCF_16                   (0x3 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_PMCR0_LBCF_OFFSET               18</span>
<span class="cp">#define MXC_CCM_PMCR0_LBCF_MASK                 (0x3 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_PMCR0_PTVIS                     0x00020000</span>
<span class="cp">#define MXC_CCM_PMCR0_UPDTEN                    0x00010000</span>
<span class="cp">#define MXC_CCM_PMCR0_UPDTEN_MASK               (0x1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_PMCR0_FSVAIM                    0x00008000</span>
<span class="cp">#define MXC_CCM_PMCR0_FSVAI_OFFSET              13</span>
<span class="cp">#define MXC_CCM_PMCR0_FSVAI_MASK                (0x3 &lt;&lt; 13)</span>
<span class="cp">#define MXC_CCM_PMCR0_DPVCR                     0x00001000</span>
<span class="cp">#define MXC_CCM_PMCR0_DPVV                      0x00000800</span>
<span class="cp">#define MXC_CCM_PMCR0_WFIM                      0x00000400</span>
<span class="cp">#define MXC_CCM_PMCR0_DRCE3                     0x00000200</span>
<span class="cp">#define MXC_CCM_PMCR0_DRCE2                     0x00000100</span>
<span class="cp">#define MXC_CCM_PMCR0_DRCE1                     0x00000080</span>
<span class="cp">#define MXC_CCM_PMCR0_DRCE0                     0x00000040</span>
<span class="cp">#define MXC_CCM_PMCR0_DCR                       0x00000020</span>
<span class="cp">#define MXC_CCM_PMCR0_DVFEN                     0x00000010</span>
<span class="cp">#define MXC_CCM_PMCR0_PTVAIM                    0x00000008</span>
<span class="cp">#define MXC_CCM_PMCR0_PTVAI_OFFSET              1</span>
<span class="cp">#define MXC_CCM_PMCR0_PTVAI_MASK                (0x3 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_PMCR0_DPTEN                     0x00000001</span>

<span class="cp">#define MXC_CCM_PMCR1_DVGP_OFFSET               0</span>
<span class="cp">#define MXC_CCM_PMCR1_DVGP_MASK                 (0xF)</span>

<span class="cp">#define MXC_CCM_PMCR1_PLLRDIS                      (0x1 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_PMCR1_EMIRQ_EN                      (0x1 &lt;&lt; 8)</span>

<span class="cp">#define MXC_CCM_DCVR_ULV_MASK                   (0x3FF &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_DCVR_ULV_OFFSET                 22</span>
<span class="cp">#define MXC_CCM_DCVR_LLV_MASK                   (0x3FF &lt;&lt; 12)</span>
<span class="cp">#define MXC_CCM_DCVR_LLV_OFFSET                 12</span>
<span class="cp">#define MXC_CCM_DCVR_ELV_MASK                   (0x3FF &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_DCVR_ELV_OFFSET                 2</span>

<span class="cp">#define MXC_CCM_PDR2_MST2_PDF_MASK              (0x3F &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_PDR2_MST2_PDF_OFFSET            7</span>
<span class="cp">#define MXC_CCM_PDR2_MST1_PDF_MASK              0x3F</span>
<span class="cp">#define MXC_CCM_PDR2_MST1_PDF_OFFSET            0</span>

<span class="cp">#define MXC_CCM_COSR_CLKOSEL_MASK               0x0F</span>
<span class="cp">#define MXC_CCM_COSR_CLKOSEL_OFFSET             0</span>
<span class="cp">#define MXC_CCM_COSR_CLKOUTDIV_MASK             (0x07 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_COSR_CLKOUTDIV_OFFSET           6</span>
<span class="cp">#define MXC_CCM_COSR_CLKOEN                     (1 &lt;&lt; 9)</span>

<span class="cm">/*</span>
<span class="cm"> * PMCR0 register offsets</span>
<span class="cm"> */</span>
<span class="cp">#define MXC_CCM_PMCR0_LBFL_OFFSET   20</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP0_OFFSET 30</span>
<span class="cp">#define MXC_CCM_PMCR0_DFSUP1_OFFSET 31</span>

<span class="cp">#endif				</span><span class="cm">/* __ARCH_ARM_MACH_MX3_CRM_REGS_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
