 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 21:32:35 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                         1129
Number of nets:                          3506
Number of cells:                         2251
Number of combinational cells:           1733
Number of sequential cells:               470
Number of macros/black boxes:               0
Number of buf/inv:                        307
Number of references:                      26

Combinational area:              16456.149759
Buf/Inv area:                     1223.768024
Noncombinational area:           14456.936611
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 30913.086370
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------
SYS_TOP                           30913.0864    100.0    131.7904      0.0000  0.0000  SYS_TOP
ALU_U0                             5676.4009     18.4   1028.4358    560.1092  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_test_1
ALU_U0/add_43                       231.8099      0.7    231.8099      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0
ALU_U0/div_52                      1434.3973      4.6   1434.3973      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0
ALU_U0/mult_49                     2155.7144      7.0   1914.4909      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0
ALU_U0/mult_49/FS_1                 241.2235      0.8    241.2235      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1
ALU_U0/sub_46                       265.9342      0.9    265.9342      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0
FIFO_TOP_U0                        4425.5688     14.3     14.1204      0.0000  0.0000  FIFO_TOP_test_1
FIFO_TOP_U0/DF_SYNC_rd              263.5808      0.9      0.0000    263.5808  0.0000  DF_SYNC_test_0
FIFO_TOP_U0/DF_SYNC_wr              263.5808      0.9      0.0000    263.5808  0.0000  DF_SYNC_test_1
FIFO_TOP_U0/fifo_mem               2974.6977      9.6   1242.5952   1732.1024  0.0000  FIFO_buffer_in_width8_test_1
FIFO_TOP_U0/fifo_rd_u0              454.2062      1.5    158.8545    295.3517  0.0000  fifo_rd_ADDRSIZE3_test_1
FIFO_TOP_U0/fifo_wr_u0              455.3829      1.5    158.8545    296.5284  0.0000  fifo_wr_IN_WIDTH3_test_1
RegFile_U0                         7087.2644     22.9   2576.9731   4510.2913  0.0000  RegFile_WIDTH8_DEPTH16_ADDR4_test_1
U0_CLKDIV_MUX                        88.2525      0.3     88.2525      0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          45.8913      0.1      5.8835     40.0078  0.0000  CLK_GATE
U0_ClkDiv                          2444.0060      7.9    755.4414   1119.0417  0.0000  ClkDiv_test_0
U0_ClkDiv/add_35                     95.3127      0.3     95.3127      0.0000  0.0000  ClkDiv_0_DW01_inc_1
U0_ClkDiv/add_43                    474.2101      1.5    474.2101      0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_PULSE_GEN                         71.7787      0.2      5.8835     65.8952  0.0000  PULSE_GEN_test_1
U0_RST_SYNC                          65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
U0_mux2X1                            15.2971      0.0     15.2971      0.0000  0.0000  mux2X1_0
U0_ref_sync                         480.0936      1.6     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
U1_ClkDiv                          2439.2992      7.9    750.7346   1119.0417  0.0000  ClkDiv_test_1
U1_ClkDiv/add_35                     95.3127      0.3     95.3127      0.0000  0.0000  ClkDiv_1_DW01_inc_1
U1_ClkDiv/add_43                    474.2101      1.5    474.2101      0.0000  0.0000  ClkDiv_1_DW01_inc_0
U1_RST_SYNC                          65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_1
UART_RX_TX_TOP_U0                  5362.2219     17.3      7.0602      0.0000  0.0000  UART_RX_TX_TOP_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO   2614.6275      8.5      7.0602      0.0000  0.0000  UART_TOP_RX_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0
                                    535.3985      1.7    436.5557     98.8428  0.0000  FSM_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/Parity_check_UO
                                    235.3400      0.8    202.3924     32.9476  0.0000  Parity_check_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0
                                    368.3071      1.2    202.3924    165.9147  0.0000  data_sampling_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/deserializer_U0
                                    445.9693      1.4    182.3885    263.5808  0.0000  deserializer_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0
                                    676.6025      2.2    345.9498    330.6527  0.0000  edge_bit_count_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/stop_check_U0
                                    205.9225      0.7    172.9749     32.9476  0.0000  stop_check_test_1
UART_RX_TX_TOP_U0/UART_TOP_RX_UO/strt_check_U0
                                    140.0273      0.5    107.0797     32.9476  0.0000  strt_check_test_1
UART_RX_TX_TOP_U0/UART_TX_TOP_U0   2740.5343      8.9      0.0000      0.0000  0.0000  UART_TX_TOP_test_1
UART_RX_TX_TOP_U0/UART_TX_TOP_U0/mux
                                     25.8874      0.1     25.8874      0.0000  0.0000  MUX
UART_RX_TX_TOP_U0/UART_TX_TOP_U0/parity
                                    134.1438      0.4    101.1962     32.9476  0.0000  parity_calc_IN_WIDTH8_test_1
UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser
                                   2436.9457      7.9    541.2820   1421.4536  0.0000  serializer_IN_WIDTH8_test_1
UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/add_38
                                    474.2101      1.5    474.2101      0.0000  0.0000  serializer_IN_WIDTH8_DW01_inc_0
UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart
                                    143.5574      0.5     77.6622     65.8952  0.0000  UART_TX_test_1
sys_ctrl_U0                        2442.8293      7.9   1256.7156   1186.1136  0.0000  sys_ctrl_IN_WIDTH16_WIDTH8_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------
Total                                                  16456.1498  14456.9366  0.0000

1
