{"vcs1":{"timestamp_begin":1747646609.350160098, "rt":8.81, "ut":8.96, "st":0.63}}
{"vcselab":{"timestamp_begin":1747646618.239227561, "rt":0.44, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1747646618.734164128, "rt":0.45, "ut":0.20, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747646608.677245751}
{"VCS_COMP_START_TIME": 1747646608.677245751}
{"VCS_COMP_END_TIME": 1747646619.329830685}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488124}}
{"vcselab": {"peak_mem": 183888}}
