

================================================================
== Vitis HLS Report for 'exec_pipeline'
================================================================
* Date:           Tue Mar 19 21:35:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.423 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  120000079|  120000079|  0.375 sec|  0.375 sec|  120000079|  120000079|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                                   |                                        |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                      Instance                     |                 Module                 |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +---------------------------------------------------+----------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253   |exec_pipeline_Pipeline_VITIS_LOOP_6_1   |         51|         51|   0.159 us|   0.159 us|         51|         51|       no|
        |grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267  |exec_pipeline_Pipeline_VITIS_LOOP_27_1  |  120000021|  120000021|  0.375 sec|  0.375 sec|  120000021|  120000021|       no|
        +---------------------------------------------------+----------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|    14289|    35797|    -|
|Memory               |        0|     -|       66|       75|    0|
|Multiplexer          |        -|     -|        -|      643|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    14365|    36515|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267  |exec_pipeline_Pipeline_VITIS_LOOP_27_1  |        0|   0|  13750|  35195|    0|
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253   |exec_pipeline_Pipeline_VITIS_LOOP_6_1   |        0|   0|    539|    602|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                        |        0|   0|  14289|  35797|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory            |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |st0_m_cell_a_V_U               |exec_pipeline_st0_m_cell_a_V_RAM_AUTO_1R1W               |        0|  8|   9|    0|     6|    8|     1|           48|
    |st0_m_cell_b_V_U               |exec_pipeline_st0_m_cell_b_V_RAM_1WNR_AUTO_1R1W          |        0|  8|   9|    0|     6|    8|     1|           48|
    |st0_m_th_valid_U               |exec_pipeline_st0_m_th_valid_RAM_1WNR_AUTO_1R1W          |        0|  2|   3|    0|     6|    1|     1|            6|
    |st1_m_fifo_a_m_arr_th_idx_V_U  |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_a_m_arr_cell_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_a_m_arr_node_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_b_m_arr_th_idx_V_U  |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_b_m_arr_cell_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_b_m_arr_node_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                          |                                                         |        0| 66|  75|    0|    78|   65|     9|          582|
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |st0_m_cell_a_V_address0               |  26|          5|    3|         15|
    |st0_m_cell_a_V_address1               |  20|          4|    3|         12|
    |st0_m_cell_a_V_ce0                    |  14|          3|    1|          3|
    |st0_m_cell_a_V_d0                     |  14|          3|    8|         24|
    |st0_m_cell_a_V_we0                    |  14|          3|    1|          3|
    |st0_m_cell_b_V_address0               |  43|          8|    3|         24|
    |st0_m_cell_b_V_ce0                    |  14|          3|    1|          3|
    |st0_m_cell_b_V_d0                     |  14|          3|    8|         24|
    |st0_m_cell_b_V_we0                    |  14|          3|    1|          3|
    |st0_m_th_valid_address0               |  43|          8|    3|         24|
    |st0_m_th_valid_ce0                    |  14|          3|    1|          3|
    |st0_m_th_valid_d0                     |  14|          3|    1|          3|
    |st0_m_th_valid_we0                    |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_cell_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_a_m_arr_cell_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_cell_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_a_m_arr_cell_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_node_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_a_m_arr_node_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_node_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_a_m_arr_node_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_th_idx_V_address0  |  14|          3|    4|         12|
    |st1_m_fifo_a_m_arr_th_idx_V_ce0       |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_th_idx_V_d0        |  14|          3|    8|         24|
    |st1_m_fifo_a_m_arr_th_idx_V_we0       |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_cell_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_b_m_arr_cell_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_cell_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_b_m_arr_cell_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_node_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_b_m_arr_node_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_node_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_b_m_arr_node_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_th_idx_V_address0  |  14|          3|    4|         12|
    |st1_m_fifo_b_m_arr_th_idx_V_ce0       |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_th_idx_V_d0        |  14|          3|    8|         24|
    |st1_m_fifo_b_m_arr_th_idx_V_we0       |  14|          3|    1|          3|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 643|        133|  120|        405|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  8|   0|    8|          0|
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267_ap_start_reg  |  1|   0|    1|          0|
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253_ap_start_reg   |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 10|   0|   10|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|n2c_address0  |  out|    3|   ap_memory|            n2c|         array|
|n2c_ce0       |  out|    1|   ap_memory|            n2c|         array|
|n2c_we0       |  out|  100|   ap_memory|            n2c|         array|
|n2c_d0        |  out|  800|   ap_memory|            n2c|         array|
|n2c_q0        |   in|  800|   ap_memory|            n2c|         array|
|n2c_address1  |  out|    3|   ap_memory|            n2c|         array|
|n2c_ce1       |  out|    1|   ap_memory|            n2c|         array|
|n2c_q1        |   in|  800|   ap_memory|            n2c|         array|
|c2n_address0  |  out|    3|   ap_memory|            c2n|         array|
|c2n_ce0       |  out|    1|   ap_memory|            c2n|         array|
|c2n_we0       |  out|  100|   ap_memory|            c2n|         array|
|c2n_d0        |  out|  800|   ap_memory|            c2n|         array|
|c2n_q0        |   in|  800|   ap_memory|            c2n|         array|
|c2n_address1  |  out|    3|   ap_memory|            c2n|         array|
|c2n_ce1       |  out|    1|   ap_memory|            c2n|         array|
|c2n_q1        |   in|  800|   ap_memory|            c2n|         array|
|n_address0    |  out|    7|   ap_memory|              n|         array|
|n_ce0         |  out|    1|   ap_memory|              n|         array|
|n_q0          |   in|   32|   ap_memory|              n|         array|
|n_address1    |  out|    7|   ap_memory|              n|         array|
|n_ce1         |  out|    1|   ap_memory|              n|         array|
|n_q1          |   in|   32|   ap_memory|              n|         array|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_rear_V_7_loc = alloca i64 1"   --->   Operation 9 'alloca' 'st1_m_fifo_b_m_rear_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V_loc = alloca i64 1"   --->   Operation 10 'alloca' 'st1_m_fifo_b_m_size_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_rear_V_7_loc = alloca i64 1"   --->   Operation 11 'alloca' 'st1_m_fifo_a_m_rear_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V_loc = alloca i64 1"   --->   Operation 12 'alloca' 'st1_m_fifo_a_m_size_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.66ns)   --->   "%st0_m_cell_a_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:16]   --->   Operation 13 'alloca' 'st0_m_cell_a_V' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 14 [1/1] (0.66ns)   --->   "%st0_m_cell_b_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:16]   --->   Operation 14 'alloca' 'st0_m_cell_b_V' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 15 [1/1] (0.63ns)   --->   "%st0_m_th_valid = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:16]   --->   Operation 15 'alloca' 'st0_m_th_valid' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%st1_m_fifo_a_m_arr_th_idx_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 16 'alloca' 'st1_m_fifo_a_m_arr_th_idx_V' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 17 [1/1] (0.66ns)   --->   "%st1_m_fifo_a_m_arr_cell_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 17 'alloca' 'st1_m_fifo_a_m_arr_cell_V' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 18 [1/1] (0.66ns)   --->   "%st1_m_fifo_a_m_arr_node_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 18 'alloca' 'st1_m_fifo_a_m_arr_node_V' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 19 [1/1] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_th_idx_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 19 'alloca' 'st1_m_fifo_b_m_arr_th_idx_V' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_cell_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 20 'alloca' 'st1_m_fifo_b_m_arr_cell_V' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_node_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 21 'alloca' 'st1_m_fifo_b_m_arr_node_V' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%this_m_cell_b_V_addr = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 0"   --->   Operation 22 'getelementptr' 'this_m_cell_b_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_b_V_addr"   --->   Operation 23 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%this_m_th_valid_addr = getelementptr i1 %st0_m_th_valid, i64 0, i64 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 24 'getelementptr' 'this_m_th_valid_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.63ns)   --->   "%store_ln12 = store i1 1, i3 %this_m_th_valid_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 25 'store' 'store_ln12' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%this_m_cell_b_V_addr_1 = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 1"   --->   Operation 26 'getelementptr' 'this_m_cell_b_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_b_V_addr_1"   --->   Operation 27 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%this_m_th_valid_addr_1 = getelementptr i1 %st0_m_th_valid, i64 0, i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 28 'getelementptr' 'this_m_th_valid_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%store_ln12 = store i1 1, i3 %this_m_th_valid_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 29 'store' 'store_ln12' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%this_m_cell_b_V_addr_2 = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'this_m_cell_b_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_b_V_addr_2"   --->   Operation 31 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%this_m_th_valid_addr_2 = getelementptr i1 %st0_m_th_valid, i64 0, i64 2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 32 'getelementptr' 'this_m_th_valid_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.63ns)   --->   "%store_ln12 = store i1 1, i3 %this_m_th_valid_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 33 'store' 'store_ln12' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 0.66>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%this_m_cell_a_V_addr = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 0"   --->   Operation 34 'getelementptr' 'this_m_cell_a_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_a_V_addr"   --->   Operation 35 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%this_m_cell_a_V_addr_1 = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 1"   --->   Operation 36 'getelementptr' 'this_m_cell_a_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_a_V_addr_1"   --->   Operation 37 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%this_m_cell_b_V_addr_3 = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 3"   --->   Operation 38 'getelementptr' 'this_m_cell_b_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_b_V_addr_3"   --->   Operation 39 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%this_m_th_valid_addr_3 = getelementptr i1 %st0_m_th_valid, i64 0, i64 3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 40 'getelementptr' 'this_m_th_valid_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.63ns)   --->   "%store_ln12 = store i1 1, i3 %this_m_th_valid_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 41 'store' 'store_ln12' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 0.66>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%this_m_cell_a_V_addr_2 = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 2"   --->   Operation 42 'getelementptr' 'this_m_cell_a_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_a_V_addr_2"   --->   Operation 43 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%this_m_cell_a_V_addr_3 = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 3"   --->   Operation 44 'getelementptr' 'this_m_cell_a_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_a_V_addr_3"   --->   Operation 45 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%this_m_cell_b_V_addr_4 = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 4"   --->   Operation 46 'getelementptr' 'this_m_cell_b_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_b_V_addr_4"   --->   Operation 47 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%this_m_th_valid_addr_4 = getelementptr i1 %st0_m_th_valid, i64 0, i64 4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 48 'getelementptr' 'this_m_th_valid_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.63ns)   --->   "%store_ln12 = store i1 1, i3 %this_m_th_valid_addr_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 49 'store' 'store_ln12' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @exec_pipeline_Pipeline_VITIS_LOOP_6_1, i8 %st1_m_fifo_a_m_arr_th_idx_V, i8 %st1_m_fifo_a_m_arr_cell_V, i8 %st1_m_fifo_a_m_arr_node_V, i8 %st1_m_fifo_b_m_arr_th_idx_V, i8 %st1_m_fifo_b_m_arr_cell_V, i8 %st1_m_fifo_b_m_arr_node_V, i8 %st1_m_fifo_a_m_size_V_loc, i8 %st1_m_fifo_a_m_rear_V_7_loc, i8 %st1_m_fifo_b_m_size_V_loc, i8 %st1_m_fifo_b_m_rear_V_7_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.66>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%this_m_cell_a_V_addr_4 = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 4"   --->   Operation 51 'getelementptr' 'this_m_cell_a_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_a_V_addr_4"   --->   Operation 52 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%this_m_cell_a_V_addr_5 = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 5"   --->   Operation 53 'getelementptr' 'this_m_cell_a_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_a_V_addr_5"   --->   Operation 54 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%this_m_cell_b_V_addr_5 = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 5"   --->   Operation 55 'getelementptr' 'this_m_cell_b_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 0, i3 %this_m_cell_b_V_addr_5"   --->   Operation 56 'store' 'store_ln214' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%this_m_th_valid_addr_5 = getelementptr i1 %st0_m_th_valid, i64 0, i64 5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 57 'getelementptr' 'this_m_th_valid_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.63ns)   --->   "%store_ln12 = store i1 1, i3 %this_m_th_valid_addr_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12]   --->   Operation 58 'store' 'store_ln12' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_6 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @exec_pipeline_Pipeline_VITIS_LOOP_6_1, i8 %st1_m_fifo_a_m_arr_th_idx_V, i8 %st1_m_fifo_a_m_arr_cell_V, i8 %st1_m_fifo_a_m_arr_node_V, i8 %st1_m_fifo_b_m_arr_th_idx_V, i8 %st1_m_fifo_b_m_arr_cell_V, i8 %st1_m_fifo_b_m_arr_node_V, i8 %st1_m_fifo_a_m_size_V_loc, i8 %st1_m_fifo_a_m_rear_V_7_loc, i8 %st1_m_fifo_b_m_size_V_loc, i8 %st1_m_fifo_b_m_rear_V_7_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.25>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V_loc_load = load i8 %st1_m_fifo_a_m_size_V_loc"   --->   Operation 60 'load' 'st1_m_fifo_a_m_size_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_rear_V_7_loc_load = load i8 %st1_m_fifo_a_m_rear_V_7_loc"   --->   Operation 61 'load' 'st1_m_fifo_a_m_rear_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V_loc_load = load i8 %st1_m_fifo_b_m_size_V_loc"   --->   Operation 62 'load' 'st1_m_fifo_b_m_size_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_rear_V_7_loc_load = load i8 %st1_m_fifo_b_m_rear_V_7_loc"   --->   Operation 63 'load' 'st1_m_fifo_b_m_rear_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (2.25ns)   --->   "%call_ln0 = call void @exec_pipeline_Pipeline_VITIS_LOOP_27_1, i8 %st1_m_fifo_a_m_size_V_loc_load, i8 %st1_m_fifo_a_m_rear_V_7_loc_load, i8 %st1_m_fifo_b_m_size_V_loc_load, i8 %st1_m_fifo_b_m_rear_V_7_loc_load, i800 %n2c, i800 %c2n, i32 %n, i1 %st0_m_th_valid, i8 %st0_m_cell_a_V, i8 %st0_m_cell_b_V, i8 %st1_m_fifo_a_m_arr_th_idx_V, i8 %st1_m_fifo_a_m_arr_cell_V, i8 %st1_m_fifo_a_m_arr_node_V, i8 %st1_m_fifo_b_m_arr_th_idx_V, i8 %st1_m_fifo_b_m_arr_cell_V, i8 %st1_m_fifo_b_m_arr_node_V, i8 %st3_m_th_idx_offset, i8 %st1_m_th_idx_offset"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %n"   --->   Operation 65 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %c2n"   --->   Operation 66 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %n2c"   --->   Operation 67 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @exec_pipeline_Pipeline_VITIS_LOOP_27_1, i8 %st1_m_fifo_a_m_size_V_loc_load, i8 %st1_m_fifo_a_m_rear_V_7_loc_load, i8 %st1_m_fifo_b_m_size_V_loc_load, i8 %st1_m_fifo_b_m_rear_V_7_loc_load, i800 %n2c, i800 %c2n, i32 %n, i1 %st0_m_th_valid, i8 %st0_m_cell_a_V, i8 %st0_m_cell_b_V, i8 %st1_m_fifo_a_m_arr_th_idx_V, i8 %st1_m_fifo_a_m_arr_cell_V, i8 %st1_m_fifo_a_m_arr_node_V, i8 %st1_m_fifo_b_m_arr_th_idx_V, i8 %st1_m_fifo_b_m_arr_cell_V, i8 %st1_m_fifo_b_m_arr_node_V, i8 %st3_m_th_idx_offset, i8 %st1_m_th_idx_offset"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:43]   --->   Operation 69 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n2c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c2n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ st3_m_th_idx_offset]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ st1_m_th_idx_offset]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
st1_m_fifo_b_m_rear_V_7_loc      (alloca                ) [ 001111110]
st1_m_fifo_b_m_size_V_loc        (alloca                ) [ 001111110]
st1_m_fifo_a_m_rear_V_7_loc      (alloca                ) [ 001111110]
st1_m_fifo_a_m_size_V_loc        (alloca                ) [ 001111110]
st0_m_cell_a_V                   (alloca                ) [ 001111111]
st0_m_cell_b_V                   (alloca                ) [ 001111111]
st0_m_th_valid                   (alloca                ) [ 001111111]
st1_m_fifo_a_m_arr_th_idx_V      (alloca                ) [ 001111111]
st1_m_fifo_a_m_arr_cell_V        (alloca                ) [ 001111111]
st1_m_fifo_a_m_arr_node_V        (alloca                ) [ 001111111]
st1_m_fifo_b_m_arr_th_idx_V      (alloca                ) [ 001111111]
st1_m_fifo_b_m_arr_cell_V        (alloca                ) [ 001111111]
st1_m_fifo_b_m_arr_node_V        (alloca                ) [ 001111111]
this_m_cell_b_V_addr             (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_th_valid_addr             (getelementptr         ) [ 000000000]
store_ln12                       (store                 ) [ 000000000]
this_m_cell_b_V_addr_1           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_th_valid_addr_1           (getelementptr         ) [ 000000000]
store_ln12                       (store                 ) [ 000000000]
this_m_cell_b_V_addr_2           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_th_valid_addr_2           (getelementptr         ) [ 000000000]
store_ln12                       (store                 ) [ 000000000]
this_m_cell_a_V_addr             (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_cell_a_V_addr_1           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_cell_b_V_addr_3           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_th_valid_addr_3           (getelementptr         ) [ 000000000]
store_ln12                       (store                 ) [ 000000000]
this_m_cell_a_V_addr_2           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_cell_a_V_addr_3           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_cell_b_V_addr_4           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_th_valid_addr_4           (getelementptr         ) [ 000000000]
store_ln12                       (store                 ) [ 000000000]
this_m_cell_a_V_addr_4           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_cell_a_V_addr_5           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_cell_b_V_addr_5           (getelementptr         ) [ 000000000]
store_ln214                      (store                 ) [ 000000000]
this_m_th_valid_addr_5           (getelementptr         ) [ 000000000]
store_ln12                       (store                 ) [ 000000000]
call_ln0                         (call                  ) [ 000000000]
st1_m_fifo_a_m_size_V_loc_load   (load                  ) [ 000000001]
st1_m_fifo_a_m_rear_V_7_loc_load (load                  ) [ 000000001]
st1_m_fifo_b_m_size_V_loc_load   (load                  ) [ 000000001]
st1_m_fifo_b_m_rear_V_7_loc_load (load                  ) [ 000000001]
specbramwithbyteenable_ln0       (specbramwithbyteenable) [ 000000000]
specbramwithbyteenable_ln0       (specbramwithbyteenable) [ 000000000]
specbramwithbyteenable_ln0       (specbramwithbyteenable) [ 000000000]
call_ln0                         (call                  ) [ 000000000]
ret_ln43                         (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n2c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2c"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c2n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2n"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="st3_m_th_idx_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st3_m_th_idx_offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="st1_m_th_idx_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_th_idx_offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exec_pipeline_Pipeline_VITIS_LOOP_6_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exec_pipeline_Pipeline_VITIS_LOOP_27_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="st1_m_fifo_b_m_rear_V_7_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_b_m_rear_V_7_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="st1_m_fifo_b_m_size_V_loc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_b_m_size_V_loc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="st1_m_fifo_a_m_rear_V_7_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_a_m_rear_V_7_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="st1_m_fifo_a_m_size_V_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_a_m_size_V_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="st0_m_cell_a_V_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st0_m_cell_a_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="st0_m_cell_b_V_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st0_m_cell_b_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="st0_m_th_valid_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st0_m_th_valid/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="st1_m_fifo_a_m_arr_th_idx_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_a_m_arr_th_idx_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="st1_m_fifo_a_m_arr_cell_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_a_m_arr_cell_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="st1_m_fifo_a_m_arr_node_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_a_m_arr_node_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="st1_m_fifo_b_m_arr_th_idx_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_b_m_arr_th_idx_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="st1_m_fifo_b_m_arr_cell_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_b_m_arr_cell_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="st1_m_fifo_b_m_arr_node_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_b_m_arr_node_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_m_cell_b_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_b_V_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 store_ln214/2 store_ln214/3 store_ln214/4 store_ln214/5 store_ln214/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="this_m_th_valid_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_th_valid_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 store_ln12/2 store_ln12/3 store_ln12/4 store_ln12/5 store_ln12/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="this_m_cell_b_V_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_b_V_addr_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_m_th_valid_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_th_valid_addr_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="this_m_cell_b_V_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_b_V_addr_2/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="this_m_th_valid_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_th_valid_addr_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="this_m_cell_a_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_a_V_addr/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="3" slack="0"/>
<pin id="159" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 store_ln214/4 store_ln214/5 store_ln214/5 store_ln214/6 store_ln214/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="this_m_cell_a_V_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_a_V_addr_1/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="this_m_cell_b_V_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_b_V_addr_3/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="this_m_th_valid_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_th_valid_addr_3/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="this_m_cell_a_V_addr_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_a_V_addr_2/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="this_m_cell_a_V_addr_3_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_a_V_addr_3/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="this_m_cell_b_V_addr_4_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_b_V_addr_4/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="this_m_th_valid_addr_4_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_th_valid_addr_4/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="this_m_cell_a_V_addr_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_a_V_addr_4/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="this_m_cell_a_V_addr_5_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_a_V_addr_5/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="this_m_cell_b_V_addr_5_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_cell_b_V_addr_5/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="this_m_th_valid_addr_5_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_th_valid_addr_5/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="7" bw="8" slack="4"/>
<pin id="262" dir="0" index="8" bw="8" slack="4"/>
<pin id="263" dir="0" index="9" bw="8" slack="4"/>
<pin id="264" dir="0" index="10" bw="8" slack="4"/>
<pin id="265" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="0" index="3" bw="8" slack="0"/>
<pin id="272" dir="0" index="4" bw="8" slack="0"/>
<pin id="273" dir="0" index="5" bw="800" slack="0"/>
<pin id="274" dir="0" index="6" bw="800" slack="0"/>
<pin id="275" dir="0" index="7" bw="32" slack="0"/>
<pin id="276" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="277" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="17" bw="8" slack="0"/>
<pin id="286" dir="0" index="18" bw="8" slack="0"/>
<pin id="287" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="st1_m_fifo_a_m_size_V_loc_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="6"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="st1_m_fifo_a_m_size_V_loc_load/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="st1_m_fifo_a_m_rear_V_7_loc_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="6"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="st1_m_fifo_a_m_rear_V_7_loc_load/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="st1_m_fifo_b_m_size_V_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="6"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="st1_m_fifo_b_m_size_V_loc_load/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="st1_m_fifo_b_m_rear_V_7_loc_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="6"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="st1_m_fifo_b_m_rear_V_7_loc_load/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="st1_m_fifo_b_m_rear_V_7_loc_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="4"/>
<pin id="312" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="st1_m_fifo_b_m_rear_V_7_loc "/>
</bind>
</comp>

<comp id="316" class="1005" name="st1_m_fifo_b_m_size_V_loc_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="4"/>
<pin id="318" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="st1_m_fifo_b_m_size_V_loc "/>
</bind>
</comp>

<comp id="322" class="1005" name="st1_m_fifo_a_m_rear_V_7_loc_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="4"/>
<pin id="324" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="st1_m_fifo_a_m_rear_V_7_loc "/>
</bind>
</comp>

<comp id="328" class="1005" name="st1_m_fifo_a_m_size_V_loc_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="4"/>
<pin id="330" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="st1_m_fifo_a_m_size_V_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="52" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="56" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="163"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="267" pin=5"/></net>

<net id="290"><net_src comp="2" pin="0"/><net_sink comp="267" pin=6"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="267" pin=7"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="267" pin=17"/></net>

<net id="293"><net_src comp="8" pin="0"/><net_sink comp="267" pin=18"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="267" pin=3"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="313"><net_src comp="32" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="253" pin=10"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="36" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="253" pin=9"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="325"><net_src comp="40" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="253" pin=8"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="331"><net_src comp="44" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="253" pin=7"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="294" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n2c | {7 8 }
	Port: c2n | {7 8 }
	Port: st3_m_th_idx_offset | {}
	Port: st1_m_th_idx_offset | {}
 - Input state : 
	Port: exec_pipeline : n2c | {7 8 }
	Port: exec_pipeline : c2n | {7 8 }
	Port: exec_pipeline : n | {7 8 }
	Port: exec_pipeline : st3_m_th_idx_offset | {7 8 }
	Port: exec_pipeline : st1_m_th_idx_offset | {7 8 }
  - Chain level:
	State 1
		this_m_cell_b_V_addr : 1
		store_ln214 : 2
		this_m_th_valid_addr : 1
		store_ln12 : 2
	State 2
		store_ln214 : 1
		store_ln12 : 1
	State 3
		store_ln214 : 1
		store_ln12 : 1
	State 4
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln12 : 1
	State 5
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln12 : 1
	State 6
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln12 : 1
	State 7
		call_ln0 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253 |    0    |  0.774  |   542   |   418   |
|          | grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267 |    0    | 20.1459 |  13792  |  24765  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    0    | 20.9199 |  14334  |  25183  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------+--------+--------+--------+--------+
|                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------+--------+--------+--------+--------+
|       st0_m_cell_a_V      |    0   |    8   |    9   |    0   |
|       st0_m_cell_b_V      |    0   |    8   |    9   |    0   |
|       st0_m_th_valid      |    0   |    2   |    3   |    0   |
| st1_m_fifo_a_m_arr_cell_V |    0   |    8   |    9   |    0   |
| st1_m_fifo_a_m_arr_node_V |    0   |    8   |    9   |    0   |
|st1_m_fifo_a_m_arr_th_idx_V|    0   |    8   |    9   |    0   |
| st1_m_fifo_b_m_arr_cell_V |    0   |    8   |    9   |    0   |
| st1_m_fifo_b_m_arr_node_V |    0   |    8   |    9   |    0   |
|st1_m_fifo_b_m_arr_th_idx_V|    0   |    8   |    9   |    0   |
+---------------------------+--------+--------+--------+--------+
|           Total           |    0   |   66   |   75   |    0   |
+---------------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|st1_m_fifo_a_m_rear_V_7_loc_reg_322|    8   |
| st1_m_fifo_a_m_size_V_loc_reg_328 |    8   |
|st1_m_fifo_b_m_rear_V_7_loc_reg_310|    8   |
| st1_m_fifo_b_m_size_V_loc_reg_316 |    8   |
+-----------------------------------+--------+
|               Total               |   32   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   6  |   3  |   18   ||    31   |
| grp_access_fu_107 |  p0  |   6  |   3  |   18   ||    31   |
| grp_access_fu_153 |  p0  |   3  |   3  |    9   ||    14   |
| grp_access_fu_153 |  p2  |   3  |   0  |    0   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   45   || 1.87657 ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   20   |  14334 |  25183 |    -   |
|   Memory  |    0   |    -   |    -   |   66   |   75   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   22   |  14432 |  25348 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
