INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:30:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.016ns  (required time - arrival time)
  Source:                 buffer26/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer24/fifo/Memory_reg[0][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.603ns (17.423%)  route 2.858ns (82.577%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1313, unset)         0.508     0.508    buffer26/clk
    SLICE_X5Y91          FDRE                                         r  buffer26/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer26/outputValid_reg/Q
                         net (fo=9, routed)           0.438     1.162    buffer27/control/buffer26_outs_valid
    SLICE_X6Y92          LUT4 (Prop_lut4_I2_O)        0.043     1.205 f  buffer27/control/fullReg_i_2__3/O
                         net (fo=5, routed)           0.103     1.308    control_merge0/tehb/control/dataReg_reg[0]_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.043     1.351 r  control_merge0/tehb/control/start_ready_INST_0_i_6/O
                         net (fo=13, routed)          0.370     1.721    buffer10/fifo/transmitValue_reg_11
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.043     1.764 r  buffer10/fifo/transmitValue_i_4__1/O
                         net (fo=5, routed)           0.184     1.948    control_merge2/tehb/control/Memory_reg[0][0]_1
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.043     1.991 r  control_merge2/tehb/control/i___5_i_3/O
                         net (fo=8, routed)           0.187     2.178    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_12
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.043     2.221 r  control_merge2/fork_valid/generateBlocks[1].regblock/outputValid_i_2__9/O
                         net (fo=38, routed)          0.361     2.583    buffer27/control/p_2_in
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.043     2.626 f  buffer27/control/i___0_i_15/O
                         net (fo=1, routed)           0.295     2.921    fork12/control/generateBlocks[2].regblock/transmitValue_reg_3[0]
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.043     2.964 f  fork12/control/generateBlocks[2].regblock/i___0_i_5/O
                         net (fo=2, routed)           0.350     3.314    fork12/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.043     3.357 r  fork12/control/generateBlocks[2].regblock/fullReg_i_3__4/O
                         net (fo=20, routed)          0.200     3.557    buffer24/fifo/Memory_reg[0][0]_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.043     3.600 r  buffer24/fifo/Memory[0][31]_i_1__0/O
                         net (fo=32, routed)          0.369     3.969    buffer24/fifo/WriteEn3_out
    SLICE_X4Y100         FDRE                                         r  buffer24/fifo/Memory_reg[0][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1313, unset)         0.483     3.183    buffer24/fifo/clk
    SLICE_X4Y100         FDRE                                         r  buffer24/fifo/Memory_reg[0][16]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X4Y100         FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer24/fifo/Memory_reg[0][16]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                 -1.016    




