module wideexpr_00156(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb0;
  assign y1 = +({3{(ctrl[5]?({(ctrl[3]?s3:+((-(1'sb0))<<<($signed(s2)))),((((5'b10101)^~(5'sb00110))^($signed(1'sb0)))<=(u5))^(u1),(s1)>((s1)<<<({$unsigned(s5),$signed(1'sb0)}))})>({(($signed((ctrl[0]?u7:3'b001)))|((ctrl[0]?$signed(s3):s7)))-(-(s1)),(((-(1'b1))-(s2))|($signed($signed(5'sb01100))))|(+(1'b0)),(+(6'sb011100))>=(u4),(ctrl[0]?$signed((ctrl[0]?+(5'b11010):(3'sb110)>>(s5))):(ctrl[7]?{(u4)>>(s2),s4,{5'b11011}}:~&(u7)))}):((ctrl[4]?s7:6'sb101000))<=($signed((ctrl[5]?1'sb0:(ctrl[4]?(6'b100101)>>>($signed(s0)):^((s2)>>(u2)))))))}});
  assign y2 = $signed({(ctrl[0]?((~^(4'sb0110))>=(3'b101))<=({1{((ctrl[5]?+(5'b00011):(2'sb11)+(s7)))<<<($signed($signed(2'sb10)))}}):u6)});
  assign y3 = ((ctrl[4]?s5:(ctrl[0]?+(((ctrl[1]?(u0)|(u5):!(s2)))<<<((ctrl[1]?{s2,s4,2'sb00}:s2))):-(5'sb11110))))&((ctrl[1]?(((s6)-(5'sb11101))+(3'sb011))>>($signed(~|(($unsigned(2'sb01))<<<((2'sb10)|(5'b11100))))):(ctrl[0]?s6:s1)));
  assign y4 = (({3{^(1'sb0)}})+(^({$signed((ctrl[1]?s7:$signed(1'sb1))),(~((u4)|(u1)))^~(((4'sb0011)<<(5'b00110))^~({s3,1'sb1,5'sb01010,s4})),{3{5'sb00111}}})))>=(((((~^((s6)^(s4)))-({2{(5'sb01101)>>(s1)}}))!=({~(-(1'sb1)),{4{1'sb0}}}))<<(!((-($unsigned(2'b10)))>((+(2'b10))>>>(6'sb010111)))))-({!($signed({(ctrl[6]?s1:2'sb00),6'b110100})),(((u0)-(u1))+(($unsigned(1'sb0))>>((6'sb101100)!=(s3))))>=(u5),~&((ctrl[7]?4'sb1000:s1))}));
  assign y5 = 5'sb11011;
  assign y6 = ($signed(5'sb11001))>>>((ctrl[6]?+(((s2)>(+({3'sb110,s4,(u1)==(5'sb01110)})))<<(((((3'sb101)>>>(u5))>(2'b10))|((ctrl[3]?4'sb0100:$signed(s5))))^(~&((3'sb011)>>>((ctrl[5]?s5:3'sb100)))))):(ctrl[1]?s3:4'sb1010)));
  assign y7 = 3'sb101;
endmodule
