{
  "programs": [
    "; Pass_Thru\r\n; Patch saved from SpinCAD Designer version 1032\r\n; Pot 0: \r\n; Pot 1: \r\n; Pot 2: \r\n; \r\n; \r\n; ----------------------------\r\n;------ Input\r\n;------ Output\r\nRDAX ADCL,1.0000000000\r\nWRAX DACL,0.0000000000\r\nRDAX ADCL,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; Output_Zeros\r\n; Patch saved from SpinCAD Designer version 1032\r\n; Pot 0: \r\n; Pot 1: \r\n; Pot 2: \r\n; \r\n; \r\n; ----------------------------\r\n;------ Constant\r\nSOF 0.0000000000,0.0000000000\r\nWRAX REG0,0.0000000000\r\n;------ Output\r\nRDAX REG0,1.0000000000\r\nWRAX DACL,0.0000000000\r\nRDAX REG0,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; Harmonic_Tremolo\r\n; Patch saved from SpinCAD Designer version 1032\r\n; Pot 0: Speed\r\n; Pot 1: Depth\r\n; Pot 2: Not Used\r\n; \r\n; \r\n; ----------------------------\r\n;------ Input\r\n;------ Pot 1\r\n;------ Pot 0\r\n;------ Scale/Offset\r\nRDAX POT0,1.0000000000\r\nSOF 0.5500000000,0.4500000000\r\nWRAX REG0,0.0000000000\r\n;------ Pot 2\r\n;------ Power\r\nRDAX POT1,1.0000000000\r\n;------ ---Invert\r\nSOF -0.9990234375,0.9990234375\r\nWRAX REG1,1.0000000000\r\nMULX REG1\r\nMULX REG1\r\n;------ ---Flip\r\nSOF -0.9990234375,0.9990234375\r\nWRAX REG2,0.0000000000\r\n;------ LFO 0\r\nSKP RUN ,1\r\nWLDS 0,201,32767\r\nRDAX REG0,0.3933463796\r\nWRAX SIN0_RATE,0.0000000000\r\nCHO RDAL,0\r\nSOF 0.5000000000,0.5000000000\r\nWRAX REG3,0.0000000000\r\nCHO RDAL,8\r\nSOF 0.5000000000,0.5000000000\r\nWRAX REG4,0.0000000000\r\n;------ Tremolizer\r\nRDAX REG3,0.9900000000\r\nMULX REG2\r\nSOF -0.9990000000,0.9990000000\r\nWRAX REG5,0.0000000000\r\n;------ Invert\r\nRDAX POT2,1.0000000000\r\nSOF -0.9990000000,0.9990000000\r\nWRAX REG6,0.0000000000\r\n;------ LPF 1P\r\nRDAX ADCL,0.1327915092\r\nRDAX REG8,-0.1327915092\r\nMULX REG6\r\nRDAX REG8,1.0000000000\r\nWRAX REG8,0.0000000000\r\n;------ HPF 1P\r\nRDAX ADCL,0.1327915092\r\nRDAX REG10,-0.1327915092\r\nMULX POT2\r\nRDAX REG10,1.0000000000\r\nWRAX REG10,-1.0000000000\r\nRDAX ADCL,1.0000000000\r\nWRAX REG9,0.0000000000\r\n;------ Volume\r\nRDAX REG8,0.7079457844\r\nMULX REG5\r\nWRAX REG11,0.0000000000\r\n;------ Invert\r\nRDAX REG4,1.0000000000\r\nSOF -0.9990000000,0.9990000000\r\nWRAX REG12,0.0000000000\r\n;------ Tremolizer\r\nRDAX REG12,0.9900000000\r\nMULX REG2\r\nSOF -0.9990000000,0.9990000000\r\nWRAX REG13,0.0000000000\r\n;------ Volume\r\nRDAX REG9,1.0000000000\r\nMULX REG13\r\nWRAX REG14,0.0000000000\r\n;------ Mixer 2:1\r\nRDAX REG11,0.7079457844\r\nRDAX REG14,0.7079457844\r\nWRAX REG15,0.0000000000\r\n;------ Output\r\nRDAX REG15,1.0000000000\r\nRDAX REG15,1.0000000000\r\nWRAX DACL,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; Modulated_Delay\r\n; Patch saved from SpinCAD Designer version 1026\r\n; Pot 0: Delay Time\r\n; Pot 1: Delay Level\r\n; Pot 2: Feedback\r\n; \r\n; \r\n; ----------------------------\r\n;------ Input\r\n;------ Feedback Output\r\n;------ Pot 0\r\n;------ Pot 2\r\n;------ Scale/Offset\r\nRDAX POT0,1.0000000000\r\nSOF 0.8500000000,0.1500000000\r\nWRAX REG1,0.0000000000\r\n;------ Smoother\r\nRDAX REG1,1.0000000000\r\nRDFX REG2,0.0019156388\r\nWRAX REG2,0.0000000000\r\n;------ Mixer 2:1\r\nRDAX ADCL,1.0000000000\r\nWRAX REG3,0.0000000000\r\nRDAX REG0,1.0000000000\r\nMULX POT2\r\nRDAX REG3,1.0000000000\r\nWRAX REG3,0.0000000000\r\n;------ Coarse Delay\r\nRDAX REG3,1.0000000000\r\nWRA 0,0.0\r\nCLR\r\nOR $007FFF00\r\nMULX REG2\r\nSOF 0.8101806641,0.0000305176\r\nWRAX ADDR_PTR,0.0000000000\r\nRMPA 1.0\r\nWRAX REG4,0.0000000000\r\n;------ LPF 1P\r\nRDAX REG4,1.0000000000\r\nRDFX REG6,0.2779306861\r\nWRAX REG6,0.0000000000\r\n;------ Pot 1\r\n;------ Chorus\r\nSKP RUN ,1\r\nWLDS 0,50,64\r\nLDAX REG4\r\nWRA 26549,0.0\r\nCHO RDA,0,REG | COMPC,26816\r\nCHO RDA,0,0,26817\r\nWRAX REG7,0.0000000000\r\n;------ Mixer 2:1\r\nRDAX ADCL,0.7079457844\r\nWRAX REG8,0.0000000000\r\nRDAX REG7,0.7079457844\r\nMULX POT1\r\nRDAX REG8,1.0000000000\r\nWRAX REG8,0.0000000000\r\n;------ FB In 1\r\nRDAX REG6,1.0000000000\r\nWRAX REG0,0.0000000000\r\n;------ Output\r\nRDAX REG8,1.0000000000\r\nWRAX DACL,0.0000000000\r\nRDAX REG8,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; Flanger\r\n; Patch saved from SpinCAD Designer version 1032\r\n; Pot 0: Rate\r\n; Pot 1: Width\r\n; Pot 2: Feedback\r\n; \r\n; \r\n; ----------------------------\r\n;------ Input\r\n;------ Pot 0\r\n;------ Pot 1\r\n;------ Feedback Output\r\n;------ Pot 2\r\n;------ Smoother\r\nRDAX POT0,1.0000000000\r\nRDFX REG1,0.0001500000\r\nWRAX REG1,0.0000000000\r\n;------ Smoother\r\nRDAX POT1,1.0000000000\r\nRDFX REG2,0.0001500000\r\nWRAX REG2,0.0000000000\r\n;------ Smoother\r\nRDAX POT2,1.0000000000\r\nRDFX REG3,0.0001500000\r\nWRAX REG3,0.0000000000\r\n;------ Flanger\r\nSKP RUN ,1\r\nWLDS 0,111,22\r\nRDAX REG2,0.0006849191\r\nWRAX SIN0_RANGE,0.0000000000\r\nRDAX REG1,0.2190410959\r\nWRAX SIN0_RATE,0.0000000000\r\nRDAX REG0,0.7079457844\r\nMULX REG3\r\nRDAX ADCL,1.0000000000\r\nWRA 0,0.0\r\nCHO RDA,0,REG | COMPC,33\r\nCHO RDA,0,0,34\r\nWRAX REG4,0.0000000000\r\n;------ FB In 1\r\nRDAX REG4,1.0000000000\r\nWRAX REG0,0.0000000000\r\n;------ Mixer 2:1\r\nRDAX ADCL,0.7079457844\r\nRDAX REG4,0.7079457844\r\nWRAX REG5,0.0000000000\r\n;------ Output\r\nRDAX REG5,1.0000000000\r\nWRAX DACL,0.0000000000\r\nRDAX REG5,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; Chorus\r\n; Patch saved from SpinCAD Designer version 1032\r\n; Pot 0: Rate\r\n; Pot 1: Depth \r\n; Pot 2: Voice\r\n; \r\n; \r\n; ----------------------------\r\n;------ Input\r\n;------ Pot 0\r\n;------ Pot 1\r\n;------ Smoother\r\nRDAX POT0,1.0000000000\r\nRDFX REG0,0.0001500000\r\nWRAX REG0,0.0000000000\r\n;------ Smoother\r\nRDAX POT1,1.0000000000\r\nRDFX REG1,0.0001500000\r\nWRAX REG1,0.0000000000\r\n;------ 4-voice Chorus\r\nSKP RUN ,1\r\nWLDS 0,50,64\r\nRDAX REG1,0.0043298340\r\nWRAX SIN0_RANGE,0.0000000000\r\nRDAX REG0,0.1083757339\r\nWRAX SIN0_RATE,0.0000000000\r\nRDAX ADCL,1.0000000000\r\nWRA 0,0.0\r\nCHO RDA,0,REG | COMPC,141\r\nCHO RDA,0,0,142\r\nWRAX REG2,0.0000000000\r\nCHO RDA,0,REG | COMPA,178\r\nCHO RDA,0,COMPC | COMPA,179\r\nWRAX REG3,0.0000000000\r\nCHO RDA,0,COS  | REG | COMPC,316\r\nCHO RDA,0,COS ,317\r\nWRAX REG4,0.0000000000\r\nCHO RDA,0,COS  | REG | COMPA,372\r\nCHO RDA,0,COS  | COMPC | COMPA,373\r\nWRAX REG5,0.0000000000\r\n;------ Pot 2\r\n;------ Smoother\r\nRDAX POT2,1.0000000000\r\nRDFX REG6,0.0001500000\r\nWRAX REG6,0.0000000000\r\n;------ Mixer 4:1\r\nRDAX REG2,0.5011872336\r\nWRAX REG7,0.0000000000\r\nRDAX REG3,0.5011872336\r\nRDAX REG7,1.0000000000\r\nWRAX REG7,0.0000000000\r\nRDAX REG4,0.7079457844\r\nMULX REG6\r\nRDAX REG7,1.0000000000\r\nWRAX REG7,0.0000000000\r\nRDAX REG5,0.7079457844\r\nMULX REG6\r\nRDAX REG7,1.0000000000\r\nWRAX REG7,0.0000000000\r\n;------ Mixer 2:1\r\nRDAX ADCL,0.7079457844\r\nRDAX REG7,0.7079457844\r\nWRAX REG8,0.0000000000\r\n;------ Output\r\nRDAX REG8,1.0000000000\r\nWRAX DACL,0.0000000000\r\nRDAX REG8,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; Adj_Reverb\r\n; Patch saved from SpinCAD Designer version 1032\r\n; Pot 0: Reverb Time\r\n; Pot 1: Filter / Cutoff\r\n; Pot 2: Reverb Level\r\n; \r\n; \r\n; ----------------------------\r\n;------ Input\r\n;------ Pot 0\r\n;------ Smoother\r\nRDAX POT0,1.0000000000\r\nRDFX REG0,0.0001500000\r\nWRAX REG0,0.0000000000\r\n;------ Pot 1\r\n;------ Smoother\r\nRDAX POT1,1.0000000000\r\nRDFX REG1,0.0001500000\r\nWRAX REG1,0.0000000000\r\n;------ Reverb\r\nRDAX REG0,1.0000000000\r\nSOF 0.5500000000,0.3000000000\r\nWRAX REG5,0.0000000000\r\nRDAX ADCL,0.5000000000\r\nRDA 7260,0.5\r\nWRAP 7104,-0.5\r\nRDA 7484,0.5\r\nWRAP 7261,-0.5\r\nRDA 7817,0.5\r\nWRAP 7485,-0.5\r\nRDA 8266,0.5\r\nWRAP 7818,-0.5\r\nWRAX REG6,0.0000000000\r\nRDA 7103,1.0\r\nMULX REG5\r\nRDAX REG6,1.0000000000\r\nRDA 12656,0.6\r\nWRAP 11213,-0.6\r\nRDA 14000,0.6\r\nWRAP 12657,-0.6\r\nWRAX REG4,1.0000000000\r\nRDFX REG9,0.4000000000\r\nWRLX REG9,-1.0000000000\r\nRDFX REG8,0.0100000000\r\nWRHX REG8,-1.0000000000\r\nRDAX REG4,-1.0000000000\r\nMULX REG1\r\nRDAX REG4,1.0000000000\r\nWRA 8267,0.0\r\nRDA 11212,1.0\r\nMULX REG5\r\nRDAX REG6,1.0000000000\r\nRDA 19560,0.6\r\nWRAP 17978,-0.6\r\nRDA 21542,0.6\r\nWRAP 19561,-0.6\r\nWRAX REG4,1.0000000000\r\nRDFX REG11,0.4000000000\r\nWRLX REG11,-1.0000000000\r\nRDFX REG10,0.0100000000\r\nWRHX REG10,-1.0000000000\r\nRDAX REG4,-1.0000000000\r\nMULX REG1\r\nRDAX REG4,1.0000000000\r\nWRA 14001,0.0\r\nRDA 17977,1.0\r\nMULX REG5\r\nRDAX REG6,1.0000000000\r\nRDA 1274,0.6\r\nWRAP 0,-0.6\r\nRDA 2657,0.6\r\nWRAP 1275,-0.6\r\nWRAX REG4,1.0000000000\r\nRDFX REG3,0.4000000000\r\nWRLX REG3,-1.0000000000\r\nRDFX REG2,0.0100000000\r\nWRHX REG2,-1.0000000000\r\nRDAX REG4,-1.0000000000\r\nMULX REG1\r\nRDAX REG4,1.0000000000\r\nWRA 2658,0.0\r\nRDA 2658,0.8\r\nRDA 10143,1.5\r\nRDA 16094,1.1\r\nRDA 5451,1.0\r\nWRAX REG7,0.0000000000\r\nSKP RUN ,1\r\nWLDS 0,20,50\r\nCHO RDA,0,COS  | COMPC,11263\r\nCHO RDA,0,COS ,11264\r\nWRA 11313,0.0\r\nCHO RDA,0,REG | COMPC,18028\r\nCHO RDA,0,0,18029\r\nWRA 18078,0.0\r\nCHO RDA,0,COS  | COMPC,50\r\nCHO RDA,0,COS ,51\r\nWRA 100,0.0\r\n;------ Pot 2\r\n;------ Smoother\r\nRDAX POT2,1.0000000000\r\nRDFX REG12,0.0001500000\r\nWRAX REG12,0.0000000000\r\n;------ Mixer 2:1\r\nRDAX ADCL,1.0000000000\r\nWRAX REG13,0.0000000000\r\nRDAX REG7,0.7079457844\r\nMULX REG12\r\nRDAX REG13,1.0000000000\r\nWRAX REG13,0.0000000000\r\n;------ Output\r\nRDAX REG13,1.0000000000\r\nWRAX DACL,0.0000000000\r\nRDAX REG13,1.0000000000\r\nWRAX DACR,0.0000000000\r\n",
    "; SPRING REVERB (c) 2016 Don Stavely \r\n; Please, not for commercial use! \r\n; Description: \r\n; Spring reverbs sound \"boingy\" because of dispersion in the spring - \r\n; higher frequencies travel slower than low frequencies. \r\n; A \"spectral delay filter\", consisting of many (100's) of unit allpasses \r\n; will produce the desired \"chirp\" impulse response.    \r\n; The number of APs can be reduced by \"stretching\" the allpass filters,  \r\n; using delays larger than one. \r\n; Using different chirp AP lengths spreads the eigentones (?) \r\n; Reverb loop looks like std X-coupled AP-AP-DELAY loops, but inputs \r\n; and outputs moved so first echos straight out of delays, not APs. \r\n; \r\n;           +-------------------------------------+ \r\n;           |                                     | \r\n; in---[+]- | --[  D1  ]--[lp]--+--[AP1a]--[AP1b]-+ \r\n;       |   |                   | \r\n;       |   |                  [+]---------------->[CHIRP APs]---> \r\n;       |   |                   | \r\n; in----| -[+]--[  D2  ]--[lp]--+--[AP2a]--[AP2b]-+     \r\n;       |                                         | \r\n;       +-----------------------------------------+ \r\n; \r\n; Delay, AP lengths scaled from GA reverb, modded close to Accutronics \r\n; 2-spring delay lengths of 33ms and 41ms. \r\n; Filtering inside the loop and sin/cos LFO smearing of the reverb APs \r\n; also reduces ringing. \r\n; Oh, and it has tremolo so my son can use it for surf rock.  You could \r\n; add tone and reverb time controls instead. \r\n; \r\n; Pot0 = Reverb Level \r\n; Pot1 = Tremolo Rate \r\n; pot2 = Tremolo Depth \r\n\r\n; Declare constants \r\n\r\nequ   LEN1   5   ; length of chirp filters \r\nequ   LEN2   6 \r\nequ   LEN3   6 \r\nequ   LEN4   7 \r\nequ   LEN5   7 \r\nequ   LEN6   8 \r\nequ   KAP   -0.6   ; chirp allpass coefficient \r\nequ   KLAP   0.6   ; allpass coefficient \r\nequ   KRT   0.85   ; reverb time \r\nequ   KRF   0.55   ; reverb lpf freq \r\nequ   KRS   -1   ; reverb lpf shelf \r\n\r\n; Memory declarations \r\n\r\nmem   lap1a   404   ;           GA/2 =   404 \r\nmem   lap1b   967   ;      967 \r\nmem   d1   1445   ; 41ms=1344   1244.5 \r\n\r\nmem   lap2a   608   ;     GA/2 =   508 \r\nmem   lap2b   893   ;      893.5       \r\nmem   d2   1013   ; 33ms=1081   1143.5 \r\n\r\nmem   ap1   LEN1   ; chirp allpasses \r\nmem   ap2   LEN1 \r\nmem   ap3   LEN1 \r\nmem   ap4   LEN1 \r\nmem   ap5   LEN1 \r\nmem   ap6   LEN1 \r\nmem   ap7   LEN1 \r\nmem   ap8   LEN2 \r\nmem   ap9   LEN2 \r\nmem   ap10   LEN2 \r\nmem   ap11   LEN2 \r\nmem   ap12   LEN2 \r\nmem   ap13   LEN2 \r\nmem   ap14   LEN2 \r\nmem   ap15   LEN3 \r\nmem   ap16   LEN3 \r\nmem   ap17   LEN3 \r\nmem   ap18   LEN3 \r\nmem   ap19   LEN3 \r\nmem   ap20   LEN3 \r\nmem   ap21   LEN3 \r\nmem   ap22   LEN4 \r\nmem   ap23   LEN4 \r\nmem   ap24   LEN4 \r\nmem   ap25   LEN4 \r\nmem   ap26   LEN4 \r\nmem   ap27   LEN4 \r\nmem   ap28   LEN4 \r\nmem   ap29   LEN5 \r\nmem   ap30   LEN5 \r\nmem   ap31   LEN5 \r\nmem   ap32   LEN5 \r\nmem   ap33   LEN5 \r\nmem   ap34   LEN5 \r\nmem   ap35   LEN5 \r\nmem   ap36   LEN6 \r\nmem   ap37   LEN6 \r\nmem   ap38   LEN6 \r\nmem   ap39   LEN6 \r\nmem   ap40   LEN6 \r\nmem   ap41   LEN6 \r\nmem   ap42   LEN6 \r\n\r\n; Register equates \r\n\r\nequ   mono   reg0 \r\nequ   lp1   reg1 \r\nequ   lp2   reg2 \r\nequ    trem   reg3 \r\nequ   revout   reg4 \r\n\r\n; Initialize LFOs \r\n\r\nskp   run, endinit \r\nwlds   sin0,15,40   ; to smear reverb \r\nwlds   sin1,12,32767   ; for tremolo \r\nendinit: \r\n\r\n; Control and get tremelo sinwave \r\n\r\nrdax   pot1, 1      ; rate \r\nmulx   pot1       \r\nsof   0.6, 0.1      ; 7:1 range \r\nwrax   sin1_rate, 0       \r\ncho   RDAL, sin1 \r\nmulx   pot2      ; depth \r\nsof   0.5, 0.5      ; 0 to 1 \r\nwrax   trem, 0      ; save LFO value    \r\n\r\n; Sum inputs to mono, apply tremolo \r\n\r\nrdax   adcl, 0.5 \r\nrdax   adcr, 0.5 \r\nmulx   trem      ; apply tremolo \r\nwrax   mono, 0    \r\n\r\n; Do reverb loops \r\n\r\nrda   d1#, KRT   ; get 1st delay output, scaled by RT \r\nrdfx   lp1, KRF      ; shelving lowpass inside loop \r\nwrlx   lp1, KRS \r\nrda   lap1a#, KLAP   ; reverb allpasses \r\nwrap   lap1a, -KLAP \r\nrda   lap1b#, KLAP \r\nwrap   lap1b, -KLAP \r\nrdax   mono, 1      ; add input \r\nwra   d2, 0      ; put in 2nd spring delay, clear \r\n\r\nrda   d2#, KRT   ; get 2nd delay output, saled by RT \r\nrdfx   lp2, KRF      ; shelving lowpass inside loop \r\nwrlx   lp2, KRS \r\nrda   lap2a#, KLAP   ; reverb allpasses \r\nwrap   lap2a, -KLAP \r\nrda   lap2b#, KLAP \r\nwrap   lap2b, -KLAP \r\nrdax   mono, 1      ; add input \r\nwra   d1, 0      ; put in 1st spring delay, clear \r\n\r\n; Get reverb output, do chirp filter \r\n\r\nrdax   lp1,1 \r\nrdax   lp2,1 \r\nwrax   revout, 1 \r\nrda   ap1#, KAP \r\nwrap   ap1, -KAP \r\nrda   ap2#, KAP \r\nwrap   ap2, -KAP \r\nrda   ap3#, KAP \r\nwrap   ap3, -KAP \r\nrda   ap4#, KAP \r\nwrap   ap4, -KAP \r\nrda   ap5#, KAP \r\nwrap   ap5, -KAP \r\nrda   ap6#, KAP \r\nwrap   ap6, -KAP \r\nrda   ap7#, KAP \r\nwrap   ap7,-KAP \r\nrda   ap8#, KAP \r\nwrap   ap8, -KAP \r\nrda   ap9#, KAP \r\nwrap   ap9, -KAP \r\nrda   ap10#, KAP \r\nwrap   ap10, -KAP \r\nrda   ap11#, KAP \r\nwrap   ap11, -KAP \r\nrda   ap12#, KAP \r\nwrap   ap12, -KAP \r\nrda   ap13#, KAP \r\nwrap   ap13, -KAP \r\nrda   ap14#, KAP \r\nwrap   ap14, -KAP \r\nrda   ap15#, KAP \r\nwrap   ap15, -KAP \r\nrda   ap16#, KAP \r\nwrap   ap16, -KAP \r\nrda   ap17#, KAP \r\nwrap   ap17, -KAP \r\nrda   ap18#, KAP \r\nwrap   ap18, -KAP \r\nrda   ap19#, KAP \r\nwrap   ap19, -KAP \r\nrda   ap20#, KAP \r\nwrap   ap20, -KAP \r\nrda   ap21#, KAP \r\nwrap   ap21, -KAP \r\nrda   ap22#, KAP \r\nwrap   ap22, -KAP \r\nrda   ap23#, KAP \r\nwrap   ap23, -KAP \r\nrda   ap24#, KAP \r\nwrap   ap24, -KAP \r\nrda   ap25#, KAP \r\nwrap   ap25, -KAP \r\nrda   ap26#, KAP \r\nwrap   ap26, -KAP \r\nrda   ap27#, KAP \r\nwrap   ap27, -KAP \r\nrda   ap28#, KAP \r\nwrap   ap28, -KAP \r\nrda   ap29#, KAP \r\nwrap   ap29, -KAP \r\nrda   ap30#, KAP \r\nwrap   ap30, -KAP \r\nrda   ap31#, KAP \r\nwrap   ap31, -KAP \r\nrda   ap32#, KAP \r\nwrap   ap32, -KAP \r\nrda   ap33#, KAP \r\nwrap   ap33, -KAP \r\nrda   ap34#, KAP \r\nwrap   ap34, -KAP \r\nrda   ap35#, KAP \r\nwrap   ap35, -KAP \r\nrda   ap36#, KAP \r\nwrap   ap36, -KAP \r\nrda   ap37#, KAP \r\nwrap   ap37, -KAP \r\nrda   ap38#, KAP \r\nwrap   ap38, -KAP \r\nrda   ap39#, KAP \r\nwrap   ap39, -KAP \r\nrda   ap40#, KAP \r\nwrap   ap40, -KAP \r\nrda   ap41#, KAP \r\nwrap   ap41, -KAP \r\n;rda   ap42#, KAP   ; as many as can fit \r\n;wrap   ap42, -KAP \r\n\r\n; Chirp out in ACC - add dry, and output it \r\n    \r\nmulx   pot0      ; reverb level \r\nrdax   mono, 1      ; add dry signal \r\nwrax   dacl, 1    \r\nwrax   dacr, 0      ; output \r\n\r\n; Smooth reverb with LFO modulating APs \r\n\r\ncho   rda,sin0,sin|reg|compc,lap1b+25 \r\ncho   rda,sin0,sin,lap1b+26 \r\nwra   lap1b+50,0 \r\ncho   rda,sin0,cos|reg|compc,lap2b+25 \r\ncho   rda,sin0,cos,lap2b+26 \r\nwra   lap2b+50,0 \r\n\r\n; End "
  ]
}