/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [24:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [15:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_1z[1] ? celloutsig_1_8z[3] : celloutsig_1_1z[1];
  assign celloutsig_0_7z = celloutsig_0_2z[0] ? celloutsig_0_4z[2] : celloutsig_0_5z[1];
  assign celloutsig_0_17z = in_data[83] ? celloutsig_0_5z[1] : celloutsig_0_1z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z[2] & celloutsig_1_1z[2]);
  assign celloutsig_1_19z = ~(in_data[104] & celloutsig_1_13z);
  assign celloutsig_0_29z = ~(celloutsig_0_3z[8] & celloutsig_0_22z);
  assign celloutsig_1_13z = celloutsig_1_6z | ~(celloutsig_1_0z[4]);
  assign celloutsig_0_1z = celloutsig_0_0z[0] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_39z = celloutsig_0_29z ^ celloutsig_0_12z[9];
  reg [24:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 25'h0000000;
    else _12_ <= { celloutsig_0_2z[10:2], celloutsig_0_4z };
  assign { _02_[24:21], _00_, _02_[19:6], _01_, _02_[4:0] } = _12_;
  assign celloutsig_0_0z = in_data[15:13] % { 1'h1, in_data[43:42] };
  assign celloutsig_1_2z = celloutsig_1_1z % { 1'h1, in_data[145:144] };
  assign celloutsig_1_8z = { in_data[119:110], celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[102:100], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = in_data[183:178] % { 1'h1, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[67:53] };
  assign celloutsig_1_18z = { celloutsig_1_14z[7:1], celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[3:0], celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_3z } % { 1'h1, _02_[10:6], _01_, _02_[4:3], celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[98:97], celloutsig_1_6z } * in_data[177:175];
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z } * { in_data[120:109], celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_4z[11] ? { _02_[16:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } : { in_data[12:2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_6z = & { celloutsig_1_1z, in_data[174:170] };
  assign celloutsig_0_11z = ~^ celloutsig_0_2z[8:0];
  assign celloutsig_0_22z = ~^ { celloutsig_0_8z[15:13], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[158:154] >> in_data[110:106];
  assign celloutsig_0_3z = in_data[32:24] <<< { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_2z[10:3] <<< in_data[25:18];
  assign celloutsig_1_1z = in_data[134:132] <<< celloutsig_1_0z[3:1];
  assign celloutsig_1_4z = { in_data[152], celloutsig_1_1z } <<< { in_data[154:152], celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_4z[2:0] <<< celloutsig_0_0z;
  assign celloutsig_0_2z = in_data[70:58] <<< { in_data[49:43], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[20], _02_[5] } = { _00_, _01_ };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
