
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.0-52-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -R -full64 +v2k -fsdb -sverilog -f filelist.f -l run.log

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sun Nov  6 19:50:43 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'seqplu.v'
Parsing design file 'tb_seqplu.v'
Parsing design file 'timescale.v'
Top Level Modules:
       seqplu_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module seqplu_tb
make[1]: Entering directory '/home/mjh/IC_Experient/Temporal logic/Sequential pulse \
generator/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
-L/home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib     _75010_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/mjh/IC_EDA/Synopsys/verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/mjh/IC_Experient/Temporal logic/Sequential pulse \
generator/csrc'
Command: /home/mjh/IC_Experient/Temporal logic/Sequential pulse generator/./simv +v2k -a run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Nov  6 19:50 2022
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb_seqplu.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
$finish called from file "tb_seqplu.v", line 40.
$finish at simulation time                  203
           V C S   S i m u l a t i o n   R e p o r t 
Time: 203
CPU Time:      0.190 seconds;       Data structure size:   0.0Mb
Sun Nov  6 19:50:44 2022
CPU time: .160 seconds to compile + .141 seconds to elab + .223 seconds to link + .219 seconds in simulation
