{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694493200883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694493200883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 01:33:20 2023 " "Processing started: Tue Sep 12 01:33:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694493200883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493200883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES " "Command: quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493200884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694493201415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694493201415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.v 1 1 " "Found 1 design units, including 1 entities, in source file testes.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTES " "Found entity 1: TESTES" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_FUN " "Found entity 1: comp_FUN" {  } { { "comp_FUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comp_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_FUN " "Found entity 1: enc_FUN" {  } { { "enc_FUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/enc_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out Out atv_PRIO.v(3) " "Verilog HDL Declaration information at atv_PRIO.v(3): object \"out\" differs only in case from object \"Out\" in the same scope" {  } { { "atv_PRIO.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/atv_PRIO.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694493211303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv_prio.v 1 1 " "Found 1 design units, including 1 entities, in source file atv_prio.v" { { "Info" "ISGN_ENTITY_NAME" "1 atv_PRIO " "Found entity 1: atv_PRIO" {  } { { "atv_PRIO.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/atv_PRIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decisor.v 1 1 " "Found 1 design units, including 1 entities, in source file decisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 decisor " "Found entity 1: decisor" {  } { { "decisor.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_perf.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_perf.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_perf " "Found entity 1: enc_perf" {  } { { "enc_perf.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/enc_perf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod_7seg.v(3) " "Verilog HDL Declaration information at decod_7seg.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_7seg.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694493211311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_7seg " "Found entity 1: decod_7seg" {  } { { "decod_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_Leds " "Found entity 1: decod_Leds" {  } { { "decod_Leds.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_Leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_Matriz " "Found entity 1: decod_Matriz" {  } { { "decod_Matriz.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_Matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ver_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file ver_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 ver_fun " "Found entity 1: ver_fun" {  } { { "ver_fun.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/ver_fun.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_per_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_per_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_per_bin " "Found entity 1: conv_per_bin" {  } { { "conv_per_bin.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/conv_per_bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_prio.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_prio.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_prio " "Found entity 1: comp_prio" {  } { { "comp_prio.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comp_prio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ver_perf.v 1 1 " "Found 1 design units, including 1 entities, in source file ver_perf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ver_perf " "Found entity 1: ver_perf" {  } { { "ver_perf.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/ver_perf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694493211328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TESTES " "Elaborating entity \"TESTES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694493211383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_per_bin conv_per_bin:conv_IE01 " "Elaborating entity \"conv_per_bin\" for hierarchy \"conv_per_bin:conv_IE01\"" {  } { { "TESTES.v" "conv_IE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ver_fun ver_fun:ver_funIE01 " "Elaborating entity \"ver_fun\" for hierarchy \"ver_fun:ver_funIE01\"" {  } { { "TESTES.v" "ver_funIE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_FUN comp_FUN:comp_FUN " "Elaborating entity \"comp_FUN\" for hierarchy \"comp_FUN:comp_FUN\"" {  } { { "TESTES.v" "comp_FUN" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_prio comp_prio:comp_prio " "Elaborating entity \"comp_prio\" for hierarchy \"comp_prio:comp_prio\"" {  } { { "TESTES.v" "comp_prio" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atv_PRIO atv_PRIO:atv_PRIO0 " "Elaborating entity \"atv_PRIO\" for hierarchy \"atv_PRIO:atv_PRIO0\"" {  } { { "TESTES.v" "atv_PRIO0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_FUN enc_FUN:enc_IE01 " "Elaborating entity \"enc_FUN\" for hierarchy \"enc_FUN:enc_IE01\"" {  } { { "TESTES.v" "enc_IE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisor decisor:decisor " "Elaborating entity \"decisor\" for hierarchy \"decisor:decisor\"" {  } { { "TESTES.v" "decisor" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_perf enc_perf:enc_p_0 " "Elaborating entity \"enc_perf\" for hierarchy \"enc_perf:enc_p_0\"" {  } { { "TESTES.v" "enc_p_0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_Leds decod_Leds:Ligar_Leds " "Elaborating entity \"decod_Leds\" for hierarchy \"decod_Leds:Ligar_Leds\"" {  } { { "TESTES.v" "Ligar_Leds" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_Matriz decod_Matriz:Ligar_MLeds " "Elaborating entity \"decod_Matriz\" for hierarchy \"decod_Matriz:Ligar_MLeds\"" {  } { { "TESTES.v" "Ligar_MLeds" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_7seg decod_7seg:Ligar_7seg " "Elaborating entity \"decod_7seg\" for hierarchy \"decod_7seg:Ligar_7seg\"" {  } { { "TESTES.v" "Ligar_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ver_perf ver_perf:verf_p_IE01 " "Elaborating entity \"ver_perf\" for hierarchy \"ver_perf:verf_p_IE01\"" {  } { { "TESTES.v" "verf_p_IE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694493211399 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1694493211476 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1694493211476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "M_LED1 VCC " "Pin \"M_LED1\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694493211666 "|TESTES|M_LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MCOL_LED0 VCC " "Pin \"MCOL_LED0\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694493211666 "|TESTES|MCOL_LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_DP VCC " "Pin \"SEG_DP\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694493211666 "|TESTES|SEG_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "DITOGO_1 VCC " "Pin \"DITOGO_1\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694493211666 "|TESTES|DITOGO_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DITIGO_2 VCC " "Pin \"DITIGO_2\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694493211666 "|TESTES|DITIGO_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DITIGO_3 VCC " "Pin \"DITIGO_3\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694493211666 "|TESTES|DITIGO_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694493211666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694493211758 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694493211758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694493211758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694493211758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/output_files/TESTES.map.smsg " "Generated suppressed messages file C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/output_files/TESTES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694493211820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 01:33:31 2023 " "Processing ended: Tue Sep 12 01:33:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694493211820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694493211820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694493211820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694493211820 ""}
