<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_hpt3x3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_hpt3x3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	pata_hpt3x3		-	HPT3x3 driver</span>
<span class="cm"> *	(c) Copyright 2005-2006 Red Hat</span>
<span class="cm"> *</span>
<span class="cm"> *	Was pata_hpt34x but the naming was confusing as it supported the</span>
<span class="cm"> *	343 and 363 so it has been renamed.</span>
<span class="cm"> *</span>
<span class="cm"> *	Based on:</span>
<span class="cm"> *	linux/drivers/ide/pci/hpt34x.c		Version 0.40	Sept 10, 2002</span>
<span class="cm"> *	Copyright (C) 1998-2000	Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *	May be copied or modified under the terms of the GNU General Public</span>
<span class="cm"> *	License</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;pata_hpt3x3&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.6.1&quot;</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_set_piomode		-	PIO setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: device on the interface</span>
<span class="cm"> *</span>
<span class="cm"> *	Set our PIO requirements. This is fairly simple on the HPT3x3 as</span>
<span class="cm"> *	all we have to do is clear the MWDMA and UDMA bits then load the</span>
<span class="cm"> *	mode number.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x3_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">r1</span><span class="p">,</span> <span class="n">r2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dn</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">+</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r1</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r2</span><span class="p">);</span>
	<span class="cm">/* Load the PIO timing number */</span>
	<span class="n">r1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">dn</span><span class="p">));</span>
	<span class="n">r1</span> <span class="o">|=</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">dn</span><span class="p">);</span>
	<span class="n">r2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x11</span> <span class="o">&lt;&lt;</span> <span class="n">dn</span><span class="p">);</span>	<span class="cm">/* Clear MWDMA and UDMA bits */</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">r1</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">r2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_PATA_HPT3X3_DMA)</span>
<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_set_dmamode		-	DMA timing setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: Device being configured</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up the channel for MWDMA or UDMA modes. Much the same as with</span>
<span class="cm"> *	PIO, load the mode number and then set MWDMA or UDMA flag.</span>
<span class="cm"> *</span>
<span class="cm"> *	0x44 : bit 0-2 master mode, 3-5 slave mode, etc</span>
<span class="cm"> *	0x48 : bit 4/0 DMA/UDMA bit 5/1 for slave etc</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x3_set_dmamode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">r1</span><span class="p">,</span> <span class="n">r2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dn</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">+</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mode_num</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r1</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r2</span><span class="p">);</span>
	<span class="cm">/* Load the timing number */</span>
	<span class="n">r1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">dn</span><span class="p">));</span>
	<span class="n">r1</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mode_num</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">dn</span><span class="p">));</span>
	<span class="n">r2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x11</span> <span class="o">&lt;&lt;</span> <span class="n">dn</span><span class="p">);</span>	<span class="cm">/* Clear MWDMA and UDMA bits */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span>
		<span class="n">r2</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">dn</span><span class="p">);</span>	<span class="cm">/* Ultra mode */</span>
	<span class="k">else</span>
		<span class="n">r2</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x10</span> <span class="o">&lt;&lt;</span> <span class="n">dn</span><span class="p">);</span>	<span class="cm">/* MWDMA */</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">r1</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">r2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_freeze		-	DMA workaround</span>
<span class="cm"> *	@ap: port to freeze</span>
<span class="cm"> *</span>
<span class="cm"> *	When freezing an HPT3x3 we must stop any pending DMA before</span>
<span class="cm"> *	writing to the control register or the chip will hang</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x3_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="n">iowrite8</span><span class="p">(</span><span class="n">ioread8</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span> <span class="n">ATA_DMA_START</span><span class="p">,</span>
			<span class="n">mmio</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
	<span class="n">ata_sff_dma_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">ata_sff_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_bmdma_setup	-	DMA workaround</span>
<span class="cm"> *	@qc: Queued command</span>
<span class="cm"> *</span>
<span class="cm"> *	When issuing BMDMA we must clean up the error/active bits in</span>
<span class="cm"> *	software on this device</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x3_bmdma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">ATA_DMA_INTR</span> <span class="o">|</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_bmdma_setup</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_atapi_dma	-	ATAPI DMA check</span>
<span class="cm"> *	@qc: Queued command</span>
<span class="cm"> *</span>
<span class="cm"> *	Just say no - we don&#39;t do ATAPI DMA</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x3_atapi_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PATA_HPT3X3_DMA */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">hpt3x3_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt3x3_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">ata_cable_40wire</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">hpt3x3_set_piomode</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_PATA_HPT3X3_DMA)</span>
	<span class="p">.</span><span class="n">set_dmamode</span>	<span class="o">=</span> <span class="n">hpt3x3_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_setup</span>	<span class="o">=</span> <span class="n">hpt3x3_bmdma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">check_atapi_dma</span><span class="o">=</span> <span class="n">hpt3x3_atapi_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freeze</span>		<span class="o">=</span> <span class="n">hpt3x3_freeze</span><span class="p">,</span>
<span class="cp">#endif</span>

<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_init_chipset	-	chip setup</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform the setup required at boot and on resume.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x3_init_chipset</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="cm">/* Initialize the board */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="cm">/* Check if it is a 343 or a 363. 363 has COMMAND_MEMORY set */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">PCI_COMMAND_MEMORY</span><span class="p">)</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x3_init_one		-	Initialise an HPT343/363</span>
<span class="cm"> *	@pdev: PCI device</span>
<span class="cm"> *	@id: Entry in match table</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform basic initialisation. We set the device up so we access all</span>
<span class="cm"> *	ports via BAR4. This is necessary to work around errata.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x3_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_PATA_HPT3X3_DMA)</span>
		<span class="cm">/* Further debug needed */</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA2</span><span class="p">,</span>
<span class="cp">#endif</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt3x3_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* Register offsets of taskfiles in BAR4 area */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">offset_cmd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x28</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">offset_ctl</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x36</span><span class="p">,</span> <span class="mh">0x3E</span> <span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>

	<span class="n">hpt3x3_init_chipset</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="cm">/* acquire resources and fill host */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* Everything is relative to BAR4 if we set up this way */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span>
		<span class="n">pcim_pin_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* Bus mastering base */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>

		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">offset_cmd</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">altstatus_addr</span> <span class="o">=</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">offset_ctl</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">scr_addr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">ata_sff_std_ports</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">bmdma_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">8</span> <span class="o">*</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;ioport&quot;</span><span class="p">);</span>
		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">offset_cmd</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="s">&quot;cmd&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ata_bmdma_interrupt</span><span class="p">,</span>
				 <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hpt3x3_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x3_reinit_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_pci_device_do_resume</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">hpt3x3_init_chipset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">hpt3x3</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT343</span><span class="p">),</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">hpt3x3_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> 		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">hpt3x3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> 		<span class="o">=</span> <span class="n">hpt3x3_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">hpt3x3_reinit_one</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">hpt3x3_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hpt3x3_pci_driver</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">hpt3x3_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hpt3x3_pci_driver</span><span class="p">);</span>
<span class="p">}</span>


<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for the Highpoint HPT343/363&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">hpt3x3</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">hpt3x3_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">hpt3x3_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
