
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227474 heartbeat IPC: 3.0984 cumulative IPC: 3.0984 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227474 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13862333 heartbeat IPC: 0.940304 cumulative IPC: 0.940304 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25810220 heartbeat IPC: 0.836968 cumulative IPC: 0.885632 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 30324007 heartbeat IPC: 2.21543 cumulative IPC: 1.10715 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 35252108 heartbeat IPC: 2.02918 cumulative IPC: 1.24904 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 40364902 heartbeat IPC: 1.95588 cumulative IPC: 1.34635 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 47890326 heartbeat IPC: 1.32883 cumulative IPC: 1.3434 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 55512131 heartbeat IPC: 1.31203 cumulative IPC: 1.33882 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 61902148 heartbeat IPC: 1.56494 cumulative IPC: 1.36345 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 68557989 heartbeat IPC: 1.50244 cumulative IPC: 1.37761 (Simulation time: 0 hr 8 min 0 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 75306994 heartbeat IPC: 1.4817 cumulative IPC: 1.38736 (Simulation time: 0 hr 8 min 41 sec) 
Finished CPU 0 instructions: 100000000 cycles: 72079522 cumulative IPC: 1.38736 (Simulation time: 0 hr 8 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38736 instructions: 100000000 cycles: 72079522
cpu0_DTLB TOTAL     ACCESS:   19664038  HIT:   18905394  MISS:     758644
cpu0_DTLB LOAD      ACCESS:   13802673  HIT:   13156995  MISS:     645678
cpu0_DTLB RFO       ACCESS:    5861365  HIT:    5748399  MISS:     112966
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33038 cycles
cpu0_ITLB TOTAL     ACCESS:    6428030  HIT:    6428016  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6428030  HIT:    6428016  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685583  HIT:    2685229  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685583  HIT:    2685229  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 167.136 cycles
cpu0_STLB TOTAL     ACCESS:     758658  HIT:     757576  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645692  HIT:     644785  MISS:        907
cpu0_STLB RFO       ACCESS:     112966  HIT:     112791  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.223 cycles
cpu0_L1D TOTAL     ACCESS:   23625802  HIT:   22026799  MISS:    1599003
cpu0_L1D LOAD      ACCESS:   13853896  HIT:   12460915  MISS:    1392981
cpu0_L1D RFO       ACCESS:    9770837  HIT:    9565320  MISS:     205517
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1069  HIT:        564  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 87.6549 cycles
cpu0_L2C TOTAL     ACCESS:    1813661  HIT:     911739  MISS:     901922
cpu0_L2C LOAD      ACCESS:    1393331  HIT:     649134  MISS:     744197
cpu0_L2C RFO       ACCESS:     205508  HIT:      48009  MISS:     157499
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214317  HIT:     214121  MISS:        196
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 135.827 cycles
LLC TOTAL     ACCESS:    1060161  HIT:     835641  MISS:     224520
LLC LOAD      ACCESS:     744196  HIT:     621664  MISS:     122532
LLC RFO       ACCESS:     157483  HIT:      82798  MISS:      74685
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158452  HIT:     131154  MISS:      27298
LLC TRANSLATION ACCESS:         30  HIT:         25  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 461.278 cycles
Insertion Distribution: 
	LOAD 33450 0 38205 72832 
	RFO 16044 0 50570 25748 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 27588 
	 0 0 16 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      59041  ROW_BUFFER_MISS:     137801
 DBUS AVG_CONGESTED_CYCLE:    3.98723
 WQ ROW_BUFFER_HIT:       4243  ROW_BUFFER_MISS:      83161  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 66.7881
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

