Intel 8255 Programmable Peripheral Interface (PPI)
==================================================

### Pinout

           ┌───∪───┐
       PA3 │ 1   40│ PA4
       PA2 │ 2   39│ PA5
       PA1 │ 3   38│ PA6
       PA0 │ 4   37│ PA7
       /RD │ 5   36│ /WR
       /CS │ 6   35│ RESET
       GND │ 7   34│ D0
        A0 │ 8   33│ D1
        A1 │ 9   32│ D2
       PC7 │10   31│ D3
       PC6 │11   30│ D4
       PC5 │12   29│ D5
       PC4 │13   28│ D6
       PC0 │14   27│ D7
       PC1 │15   26│ Vcc
       PC2 │16   25│ PB7
       PC3 │17   24│ PB6
       PB0 │18   23│ PB5
       PB1 │19   22│ PB4
       PB2 │20   21│ PB3
           └───────┘

The three ports and control word are addressed via `A1`,`A0`:

      An Register         pull      notes
      0  PA Port A data   up/down
      1  PB Port B data   up only
      2  PC Port C data   up only   see mode notes
      3  CR Control word  -

Ports A and B ("group A" and "group B" in the datasheet) are unidirectional
(all bits are input or output) always operate in "I/O" mode:
reading/writing the register reads/sets the pins.

The 8255 operates in one of two modes, based on a bit in the control register:
- D₇=0: Bit Set/Reset (BSR) mode
- D₇=1: I/O mode:

XXX But the datasheet talks about modes 0, 1 and 2.

On `RESET` high all ports are set to input mode with all lines held high by
the pullups.

### References

- Wikipedia, [Intel 8255][wp].
- Intel, [82C55A Programmable Peripheral Interface][82c55a] datasheet. 1985-10.



<!-------------------------------------------------------------------->
[82c55a]: https://web.archive.org/web/20130611205002/https://download.intel.com/design/archives/periphrl/docs/23125604.pdf
[wp]: https://en.wikipedia.org/wiki/Intel_8255
