0.7
2020.1
May 27 2020
20:09:33
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.sim/sim_2/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sim_2/new/alu_testbench.sv,1603387071,systemVerilog,,,,alu_testbench,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/alu.sv,1603386641,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/register.sv,,alu,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/register.sv,1603383876,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/top_lab9.sv,,register,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/top_lab9.sv,1603389751,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab09/basys3_lab9.sv,,top_lab9,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/basys3_lab9.sv,1603382611,systemVerilog,,,,basys3_lab9,,,,,,,,
