// ttl_74x335 - PLA (12 in, 32 terms, 6 out, 4 state regs). Same as 74x333.
module ttl_74x335 #(parameter AND_FILE = "", parameter OR_FILE = "")
(
    input  logic        clk,
    input  logic        clr_n,
    input  logic [11:0] in,
    output logic [5:0]  out,
    output logic [3:0]  state
);
    logic [23:0] term_masks [0:31];
    logic [31:0] or_masks   [0:5];
    logic [31:0] state_masks [0:3];
    logic [31:0] terms;
    logic [3:0]  next_state;
    initial begin
        if (AND_FILE != "") $readmemb(AND_FILE, term_masks);
        else for (int i = 0; i < 32; i++) term_masks[i] = 24'h0;
        if (OR_FILE != "") $readmemb(OR_FILE, or_masks);
        else for (int i = 0; i < 6; i++) or_masks[i] = 32'h0;
        for (int i = 0; i < 4; i++) state_masks[i] = 32'h0;
    end
    always_comb begin
        for (int t = 0; t < 32; t++) begin
            logic [11:0] inc_mask, cmpl_mask;
            inc_mask  = term_masks[t][11:0];
            cmpl_mask = term_masks[t][23:12];
            terms[t]  = &(~(inc_mask & ~in) & ~(cmpl_mask & in));
            if (inc_mask == 12'h0 && cmpl_mask == 12'h0) terms[t] = 1'b0;
        end
        for (int o = 0; o < 6; o++) out[o] = |(terms & or_masks[o]);
        for (int s = 0; s < 4; s++) next_state[s] = |(terms & state_masks[s]);
    end
    always_ff @(posedge clk or negedge clr_n) begin
        if (!clr_n) state <= 4'b0;
        else        state <= next_state;
    end
endmodule
