%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Twenty Seconds Resume/CV
% LaTeX Template
% Version 1.0 (14/7/16)
%
% Original author:
% Carmine Spagnuolo (cspagnuolo@unisa.it) with major modifications by
% Vel (vel@LaTeXTemplates.com) and Harsh (harsh.gadgil@gmail.com)
%
% License:
% The MIT License (see included LICENSE file)
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------

\documentclass[letterpaper]{twentysecondcv} % a4paper for A4

%----------------------------------------------------------------------------------------
%	 PERSONAL INFORMATION
%----------------------------------------------------------------------------------------

\cvname{Antonio Riccio}
\cvjobtitle{ Computer Engineer \\ Embedded \& Industrial \\ Systems }

\cvnumberphone{(+44) 7724 799572}
\cvmail{antonio.riccio.27@gmail.com}
\cvlinkedin{antonioriccio}
\linkedinnameshown{Antonio Riccio}
\cvgithub{artic92}
\cvaddress{London, United Kingdom}
\cvtwitter{AntonioRiccio27}
%\aboutme{\summaryfirst}
\aboutme{\summarysecond}
\notes{\textit{Available to relocate}}

\newcommand{\summaryfirst}[1]{
Young Embedded Engineer striving to commence a career in the space industry. Amazed about everything crosses space: from satellites and probes to rockets and spaceships. My passion is to discover each detail concerning the reliability and safety of computer hardware \& software. Enthusiast about Linux Kernel and hard believer in the power of bash to solve each problem.
}

\newcommand{\summarysecond}[1]{
Passionate, motivated, curious and ambitious are my most identifying traits. I am very fond of astronomy and physics. I love reading books regarding relativistic \& quantum mechanics, astrophysics, and psychology. I enjoy doing sport as well. I practice jogging but I love to swim and play football also.
}

\newcommand{\loremipsum}[1]{Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum. Vulputate mi sit amet mauris commodo. Volutpat ac tincidunt.}

%----------------------------------------------------------------------------------------
%	INTERESTS
%----------------------------------------------------------------------------------------

% Command for printing skill overview bubbles
\interests{
	\smartdiagram[bubble diagram]{
        \textbf{Embedded}\\\textbf{Systems},
        \textbf{~~~~~~Linux~~~~~~}\\\textbf{~~~~~Kernel~~~~~},
        \textbf{~~~~FPGA~~~~}\\\textbf{~~~SoC~~~},
        \textbf{~~~~~~Safety~~~~~~}\\\textbf{~~~Systems~~~},
        \textbf{~~~~RTOS~~~~},
        %\textbf{Hardware}\\\textbf{Security},
        \textbf{Trust}\\\textbf{Computing},
        %\textbf{CPU}\\\textbf{Architectures},
        \textbf{Internet of}\\\textbf{~~Things~~}
        %\textbf{~~Device~~}\\\textbf{~~Drivers~~}
    }
}

%----------------------------------------------------------------------------------------
%	SKILLS
%----------------------------------------------------------------------------------------

\skills{
    % Soft Skills
    {Adaptable $\textbullet$ Open-minded $\textbullet$ Rigorous / 6},
    {Positive $\textbullet$ Team-player $\textbullet$ Determined / 6},
    {Curious $\textbullet$ Motivated $\textbullet$ Passionate / 6},
    % Documentation writing
    {Markdown $\textbullet$ Doxygen $\textbullet$ \large \LaTeX / 6},
    % Scripting languages
    %{Bash $\textbullet$ Python/ 6},
    % OSs & RTOSs
    {Linux $\textbullet$ FreeRTOS $\textbullet$ RTAI $\textbullet$ eCos / 6},
    % Safety-related tools
    {FMEA $\textbullet$ RBD $\textbullet$ Fault Trees $\textbullet$ FFDA / 6},
    % HW Platforms
    {CPU $\textbullet$ MCU $\textbullet$ SoC $\textbullet$ FPGA $\textbullet$ ASIC/ 6},
    % Vendors
    %{ARM $\textbullet$ Xilinx $\textbullet$ ST Microelectronics/ 6},
    % Serial buses
    {I2C $\textbullet$ SPI $\textbullet$ USART $\textbullet$ AXI $\textbullet$ USB/ 6},
    % Programming languages
    {C $\textbullet$ C++ $\textbullet$ Assembler $\textbullet$ Java/ 6},
    % HDLs
    {VHDL $\textbullet$ SystemVerilog}
}

%----------------------------------------------------------------------------------------
%	LANGUAGES
%----------------------------------------------------------------------------------------

\languages{
    \begin{itemize}
        \item \textbf{Italian}\hspace{3.3mm}| mothertongue
        \item \textbf{English}\hspace{2mm}| C1 | \textbf{certified}
        \item \textbf{French}\hspace{2.8mm}| A2
    \end{itemize}
}

%----------------------------------------------------------------------------------------
%	CERTIFICATIONS
%----------------------------------------------------------------------------------------

\certifications{
    \href{https://www.cambridgeenglish.org/exams-and-tests/advanced/}{\textbf{Certificate in Advanced English (CAE)}} |
    \textit{Cambridge Assessment English} | 2019

    \vspace{1mm}

    \href{https://courses.edx.org/certificates/cceafff55a9b42c28bd1c0056e1d574c}{\textbf{MITx 16.885x: Engineering the Space Shuttle}} |
    \textit{edX} | 2019
    %
    %\vspace{1mm}
    %
    %\href{https://www.edx.org/course/the-conquest-of-space-space-exploration-and-rocket}{\textbf{The Conquest of Space: Space Exploration and Rocket Science}} |
    %\textit{edX} | 2020
}

%----------------------------------------------------------------------------------------
%	EDUCATION
%----------------------------------------------------------------------------------------

\education{
    \textbf{M.Sc. Computer Engineering} | \\
    \textit{Embedded \& Industrial Systems} \\
    (110/110 \textit{cum laude}) \\
    University Federico II \\
    Naples, Italy | 2015 - 2019

    \vspace{1mm}

    \textbf{B.Sc. Computer Engineering} \\
    (107/110) \\
    University Federico II \\
    Naples, Italy | 2011 - 2015
}

%----------------------------------------------------------------------------------------
%	VOLUNTEERING
%----------------------------------------------------------------------------------------

\volunteering{
    \href{http://www.erasmusnapoli.it/}{\textbf{Erasmus Student Association (ESA)}} |
    Supporting incoming Erasmus students
    \textit{Associate} | Naples, 2019

    \vspace{1mm}

    \href{https://www.goodgym.org/about}{\textbf{GoodGym Slough}} | \textit{Associate}\\
    Charity and running group supporting local community |
    Slough, 2019-present
}

%----------------------------------------------------------------------------------------

\begin{document}
\makeprofile % Prints the sidebar
%
%----------------------------------------------------------------------------------------
%	 EXPERIENCE
%----------------------------------------------------------------------------------------
%
\section{Experience}

\begin{twenty} % Environment for a list with descriptions
    \twentyitem
    	{May 2019 -}
		{now}
        {Junior Embedded Software Engineer}
        {\href{https://www.airspan.com/}{Airspan Communications, London}}
        {}
        {
            \textbf{Junior Application Engineer}\\
            Development of application software for the \textit{Airunity} and the \textit{Air-To-Ground (ATG)} family of products. The application software is an object-based, single-threaded, distributed platform designed to be maintainable, portable and platform-independent.
            \begin{itemize}
                \item design and development of application software in \textbf{object-based C}
                \item design and development of automatic \textbf{unit-tests} in C++
                \item debugging software for investigation/studying purposes
                \item automated and manual \textbf{log analysis} for debugging purposes
                \item solution design through \textbf{UML documentation}
                \item setup of the target platform for subsequent system testing
                \item system testing and log collection from the target platform
                \item software testing and deployment on the real devices
                \item development of distributed application software using \textbf{Unix sockets}
                \item debugging adopting network analyzers (Wireshark, tcpdump, iperf)
                \item participation in regular \textbf{project meetings}
                \item showing advancements through presentations and demos
                \item realisation of a \textbf{containerised simulation environment} for the application framework through Docker and Docker-compose
                \item \textbf{peer-reviewing} code before merging into the codebase
            \end{itemize}

            \textbf{Junior Platform Engineer}\\
            Integration of the \textit{Linux kernel} into the mainline products.
            \begin{itemize}
                \item design and development of user-space software for the Linux kernel
                \item development of applications using the Linux \textbf{Input Subsystem}
                \item development of user-space applications using the \textbf{I2C} Subsystem
                \item design and development of \textbf{kernel-space} software
                \item working on \textit{NXP}, \textit{Qualcomm} and \textit{Xilinx} SoCs
                \item upgrading custom modules to match the latest kernel API changes
                \item writing device drivers to integrate new devices
                \item \textbf{peer-reviewing} code before merging into the codebase
                \item setup of the target platform for subsequent system testing
                \item \textbf{unit and system testing} on the target platform
                \item extensive system testing onto different models
            \end{itemize}

            \textit{Keywords}: \textbf{SoC}, \textbf{ARM}, \textbf{FPGA}, \textbf{i.MX}, \textbf{Xilinx}, \textbf{Zynq-7000}, \textbf{C/C++}, \textbf{Linux}, \textbf{Bash}, \textbf{Docker}, \textbf{UML}, \textbf{Modelio}, \textbf{Coding Conventions}, \textbf{Jira}, \textbf{Agile methodology}, \textbf{GDB}, \textbf{Unix domain socket}, \textbf{Gerrit}, \textbf{Git}, \textbf{Simulation}.
        }\\
    \twentyitem
    	{Jan 2018 -}
		{Aug 2018}
        {Software Engineer Internship}
        {\href{https://www.montimage.com/}{Montimage, Paris}}
        {}
        {
            Realization of an \textbf{Intrusion Detection System (IDS)} for the \textbf{IoT}. Activity framed in the context of the \href{http://www.anastacia-h2020.eu/}{\textbf{ANASTACIA EU}} project.
            \begin{itemize}
                \item design and development of application software in procedural C
                \item integration and reuse of legacy solutions from previous projects
                \item debugging software for investigation/studying purposes using \textbf{GDB}
                \item preliminary integration testing inside the \textbf{Cooja} Network Simulator
                \item benign and malicious \textbf{traffic generation} for testing phases
                \item analysis of network traffic through Wireshark and tcpdump
                \item definition of a \textbf{simulated target environment} with virtual machines
                \item integration testing on the simulated environment
                \item deployment and integration testing on the real target environment
                \item integration and system testing \textbf{strategies} with project partners
                \item performed system testing collaborating with ANASTACIA partners
                \item log gathering from the target for subsequent study
                \item participation in \textbf{conference calls} and \textbf{projects meetings}
                \item \textbf{contributing} to ANASTACIA \textbf{documentation deliverables}
            \end{itemize}
            \textit{Keywords}: \textbf{C}, \textbf{GDB}, \textbf{Python}, \textbf{Markdown}, \textbf{Git}, \textbf{Intrusion Detection System (IDS)}, \textbf{Deep Packet Inspection (DPI)}, \textbf{Signature-based Detection}, \textbf{Project Deliverable}, \textbf{Cybersecurity}, \textbf{Holistic Security}, \textbf{Simulation}, \textbf{Virtual Machine}, \textbf{ICMP Flood}, \textbf{SQL Injection}, \textbf{Wireshark}.
        }
%     \twentyitem
%   		{Sep 2017 -}
% 		{Jan 2018}
%         {Graduate Teaching Assistant}
%         {\href{http://www.scuolapsb.unina.it/}{DIETI, University of Naples}}
%         {}
%         {
%             Delivered \textbf{lectures} to students from undergraduate courses
%             \begin{itemize}
%                 \item Presenting concepts of \textbf{object-oriented programming} and \textbf{software testing}
%                 \item Presenting concepts of \textbf{mathematical analysis}
%                 \item Preparing lab materials including \textbf{assignments}, and the \textbf{final exam}
%             \end{itemize}
%         }
\end{twenty}

\newpage
\makeextrainfo % Prints the sidebar

%----------------------------------------------------------------------------------------
%	 RESEARCH
%----------------------------------------------------------------------------------------
\section{Research}
\begin{twenty}
	\twentyitem
    	{Sep 2018 -}
		{Jan 2019}
        {M.Sc. Candidate}
        {\href{http://www.scuolapsb.unina.it/}{University of Naples, Federico II}}
        {}
        {
           Proposed an \textbf{Intrusion Detection System} (IDS) for 6LoWPAN-based IoT networks in collaboration with the Montimage company and in the context of the ANASTACIA EU project.\\
            \textbf{Thesis}: \textit{Design of an Intrusion Detection System for IoT Security}
            {
                \begin{itemize}
                    \item analysed the consequences of a not universally acknowledged definition of the IoT
                    \item surveyed the most diffused \textbf{IoT Reference Architectures}, in particular the \textbf{Cisco IoT Reference Model}
                    \item focused on the Connectivity Level of the IoT Reference Model
                    \item analysed the security model of the IEEE 802.15.4 protocol
                    \item analysed the security offered at each level of the 6LoWPAN stack
                    \item surveyed \textbf{vulnerabilities} and \textbf{threats} according to the IAS Octave classification per each level of the 6LoWPAN stack
                    \item compared the \textit{state-of-the-art} in terms of IDS for the IoT
                    \item \textbf{experimental tests} on the ANASTACIA infrastructure
                \end{itemize}
            }
            \textit{Keywords}: \textbf{Contiki}, \textbf{Cooja}, \textbf{IoT}, \textbf{IEEE 802.15.4}, \textbf{6LoWPAN}, \textbf{Research}, \textbf{Security}, \textbf{Cybersecurity}, \textbf{Paper}, \textbf{Publication}.
        }
\end{twenty}
%
%----------------------------------------------------------------------------------------
%	 PUBLICATIONS
%----------------------------------------------------------------------------------------
%
\section{Publications}
 V. Casola, A. De Benedictis, A. Riccio, D. Rivera, W. Mallouli, and E. Montes De Oca, \href{https://www.researchgate.net/publication/334175322_A_security_monitoring_system_for_Internet_of_Things}{\textbf{A security monitoring system for Internet of Things}}. \textit{Internet of Things: Engineering Cyber Physical Human Systems}, 2019.
%
%----------------------------------------------------------------------------------------
%	 PROJECTS
%----------------------------------------------------------------------------------------
%
\section{Projects}

\textbf{GNSS Synchronisation \& Bistatic Passive Radar (VHDL, C)}: realization of IP cores for the subsystem in charge of synchronizing with a reference satellite \href{https://github.com/artic92/sistemi-embedded-task2}{(on \textit{GitHub})}.\\
\textit{Keywords}: \textbf{Vivado}, \textbf{Modelsim}, \textbf{Zynq ARM/FPGA SoC}, \textbf{Linux}.\\
\textbf{Arithmetic Logic Unit (ALU) Implementation (VHDL)}: realisation of a custom ALU using Xilinx toolchain \href{https://github.com/artic92/alu_xilinx}{(on \textit{GitHub})}.\\
\textit{Keywords}: \textbf{ISE}, \textbf{Modelsim}, \textbf{Timing Analyser}, \textbf{Spartan-3E FPGA}. \\
\textbf{GPIO Custom Implementation (C, VHDL)}: implementation of a custom GPIO using Xilinx Zynq-7000 ARM/FPGA SoC \href{https://github.com/artic92/gpio-zynq-7000}{(on \textit{GitHub})}.\\
\textit{Keywords}: \textbf{Vivado}, \textbf{Modelsim}, \textbf{Zynq ARM/FPGA SoC}, \textbf{AMBA/AXI}.\\
\textbf{Triple Modular Redundancy (TMR) Scheme (C, RTOS)}: realization of a TMR scheme in software using Linux RTAI OS  \href{https://github.com/artic92/tmr_rtai}{(on \textit{GitHub})}.\\
 \textit{Keywords}: \textbf{RTAI}, \textbf{RTOS}, \textbf{Linux kernel}, \textbf{Dependability}, \textbf{TMR}.\\
\textbf{Custom BSP for ST Microelectronics Microcontrollers (C)}: custom \textbf{Board Support Package} (BSP) for ST Microelectronics \textit{stm32fxx} family \href{https://github.com/artic92/stm32-bsp}{(on \textit{GitHub})}.\\
\textit{Keywords}: \textbf{Doxygen}, \textbf{ST CubeMX}, \textbf{Hardware Abstraction Layer} \\
\textbf{Nu+: an open-source GPU-like processor core (SystemVerilog)}: producing technical documentation for the Cache Coherence Subsystem \href{ http://www.naplespu.com/doc/index.php?title=Main_Page}{(\textit{project wiki})}.

%----------------------------------------------------------------------------------------
%	 COURSES
%----------------------------------------------------------------------------------------

\section{Courses}

\href{https://www.edx.org/course/engineering-the-space-shuttle}{\textbf{Engineering the Space Shuttle}}, Prof. \textit{Jeff Hoffman} |
\href{https://www.edx.org/course/the-conquest-of-space-space-exploration-and-rocket}{\textbf{Space Exploration and Rocket Science}}, Prof. \textit{Eduardo Ahedo Galilea} |
\textbf{Embedded Systems}, Prof. \href{https://www.docenti.unina.it/antonino.mazzeo}{\textit{Antonino Mazzeo}} |
\textbf{Digital Systems Design}, \href{https://www.researchgate.net/profile/Mario_Barbareschi}{\textit{Mario Barbareschi}} |
\textbf{Advanced Computer Architectures \& GPU Programming}, Prof. \href{https://www.docenti.unina.it/alessandro.cilardo}{\textit{Alessandro Cilardo}} |
\textbf{Computer Systems Dependability}, Prof. \href{https://www.docenti.unina.it/domenico.cotroneo}{\textit{Domenico Cotroneo}} |
\textbf{Software Engineering}, Prof. \href{https://www.docenti.unina.it/stefano.russo}{\textit{Stefano Russo}} |
\textbf{Numeric Calculus}, Prof. \href{https://www.docenti.unina.it/alessandra.dalessio}{\textit{Alessandra d'Alessio}} |
\textbf{Computer Architectures I}, Prof. \href{https://www.docenti.unina.it/antonio.pescape}{\textit{Antonio Pescap√®}} |
\textbf{Computer Architectures II}, Prof. \href{https://www.docenti.unina.it/nicola.mazzocca}{\textit{Nicola Mazzocca}} |
\textbf{Algorithms and Data Structures}, Prof. \href{https://www.docenti.unina.it/stefano.avallone}{\textit{Stefano Avallone}} |
\textbf{Computer Networks}, Prof. \href{https://www.docenti.unina.it/giorgio.ventre}{\textit{Giorgio Ventre}} |
%\textbf{Web Applications \& Streaming Technologies}, Prof. \href{https://www.docenti.unina.it/simonpietro.romano}{\textit{Simon Pietro Romano}} |
%\textbf{Software Engineering II}, Prof. \href{https://www.docenti.unina.it/annarita.fasolino}{\textit{Anna Rita Fasolino}} |
%\textbf{Programming Languages}, Prof. \href{https://www.docenti.unina.it/marcello.cinque}{\textit{Marcello Cinque}} |
%\textbf{Relational Databases}, Prof. \href{https://www.docenti.unina.it/antonio.picariello}{\textit{Antonio Picariello}} |
\textbf{Distributed Systems}, Prof. \href{https://www.docenti.unina.it/stefano.russo}{\textit{Stefano Russo}} |
\textbf{Secure Systems Design}, Prof. \href{ttps://www.docenti.unina.it/mario.tanda}{\textit{Mario Tanda}}

\end{document}
