#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 18 23:27:19 2021
# Process ID: 2672
# Current directory: E:/arch_labs_2021/lab1/Exp1/Exp1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12628 E:\arch_labs_2021\lab1\Exp1\Exp1\Exp1.xpr
# Log file: E:/arch_labs_2021/lab1/Exp1/Exp1/vivado.log
# Journal file: E:/arch_labs_2021/lab1/Exp1/Exp1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch_labs_2021/lab1/Exp1/Exp1/Exp1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.184 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab1/Exp1/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab1/Exp1/Exp1/Exp1.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/Latch2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RV32core.v:194]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RV32core.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab1/Exp1/Exp1/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch_labs_2021/lab1/Exp1/Exp1/Exp1.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xelab -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RV32core.v:181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RV32core.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [E:/arch_labs_2021/lab1/Exp1/Exp1/code/core/RV32core.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Latch2_2
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
文件名、目录名或卷标语法不正确。
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/core_sim_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch_labs_2021/lab1/Exp1/Exp1/Exp1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/arch_labs_2021/lab1/Exp1/Exp1/Exp1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:28:09 2021...
