

================================================================
== Vitis HLS Report for 'C_IO_L2_in_boundary_x1'
================================================================
* Date:           Thu Sep 15 03:10:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |  4408146|  110208210|  14.692 ms|  0.367 sec|  4408146|  110208210|     none|
    +---------+-----------+-----------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |                                               |   Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |- C_IO_L2_in_boundary_x1_loop_1                |       80|  105800144|  20 ~ 26450036|          -|          -|     4|        no|
        | + C_IO_L2_in_boundary_x1_loop_2               |       18|   26450034|    3 ~ 4408339|          -|          -|     6|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_4             |      272|        272|             34|          -|          -|     8|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_5           |       32|         32|              2|          -|          -|    16|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_6             |  4408064|    4408064|          34438|          -|          -|   128|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_7           |    34436|      34436|          17218|          -|          -|     2|        no|
        |    ++++ C_IO_L2_in_boundary_x1_loop_8         |    17216|      17216|            538|          -|          -|    32|        no|
        |     +++++ C_IO_L2_in_boundary_x1_loop_9       |      536|        536|             67|          -|          -|     8|        no|
        |      ++++++ C_IO_L2_in_boundary_x1_loop_10    |       64|         64|              4|          -|          -|    16|        no|
        |       +++++++ C_IO_L2_in_boundary_x1_loop_11  |        2|          2|              1|          -|          -|     2|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_13            |      272|        272|             34|          -|          -|     8|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_14          |       32|         32|              2|          -|          -|    16|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_15            |  4408064|    4408064|          34438|          -|          -|   128|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_16          |    34436|      34436|          17218|          -|          -|     2|        no|
        |    ++++ C_IO_L2_in_boundary_x1_loop_17        |    17216|      17216|            538|          -|          -|    32|        no|
        |     +++++ C_IO_L2_in_boundary_x1_loop_18      |      536|        536|             67|          -|          -|     8|        no|
        |      ++++++ C_IO_L2_in_boundary_x1_loop_19    |       64|         64|              4|          -|          -|    16|        no|
        |       +++++++ C_IO_L2_in_boundary_x1_loop_20  |        2|          2|              1|          -|          -|     2|        no|
        |- C_IO_L2_in_boundary_x1_loop_21               |  4408064|    4408064|          34438|          -|          -|   128|        no|
        | + C_IO_L2_in_boundary_x1_loop_22              |    34436|      34436|          17218|          -|          -|     2|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_23            |    17216|      17216|            538|          -|          -|    32|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_24          |      536|        536|             67|          -|          -|     8|        no|
        |    ++++ C_IO_L2_in_boundary_x1_loop_25        |       64|         64|              4|          -|          -|    16|        no|
        |     +++++ C_IO_L2_in_boundary_x1_loop_26      |        2|          2|              1|          -|          -|     2|        no|
        +-----------------------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 
3 --> 4 14 2 
4 --> 5 7 
5 --> 6 4 
6 --> 5 
7 --> 8 17 3 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 13 12 
14 --> 15 7 
15 --> 16 14 
16 --> 15 
17 --> 18 7 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 22 21 
23 --> 24 
24 --> 25 23 
25 --> 26 24 
26 --> 27 25 
27 --> 28 
28 --> 29 26 
29 --> 29 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i32 1"   --->   Operation 30 'alloca' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_1_3 = alloca i32 1"   --->   Operation 31 'alloca' 'data_split_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_1_6 = alloca i32 1"   --->   Operation 32 'alloca' 'data_split_V_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_1_9 = alloca i32 1"   --->   Operation 33 'alloca' 'data_split_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x1136, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x124, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x1136, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x124, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18871]   --->   Operation 38 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18872]   --->   Operation 39 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln18881 = br void" [./dut.cpp:18881]   --->   Operation 40 'br' 'br_ln18881' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 41 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void"   --->   Operation 42 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 43 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 44 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln18881 = br i1 %icmp_ln890, void %.split52, void %.preheader55.preheader" [./dut.cpp:18881]   --->   Operation 46 'br' 'br_ln18881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln18881 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2224" [./dut.cpp:18881]   --->   Operation 47 'specloopname' 'specloopname_ln18881' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln18882 = br void" [./dut.cpp:18882]   --->   Operation 48 'br' 'br_ln18882' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%data_split_V_1_10 = alloca i32 1"   --->   Operation 49 'alloca' 'data_split_V_1_10' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_1_11 = alloca i32 1"   --->   Operation 50 'alloca' 'data_split_V_1_11' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln19019 = br void %.preheader55" [./dut.cpp:19019]   --->   Operation 51 'br' 'br_ln19019' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split52, i3 %add_ln691_1459, void %.loopexit1130"   --->   Operation 52 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%intra_trans_en_1 = phi i1 %intra_trans_en, void %.split52, i1 1, void %.loopexit1130"   --->   Operation 53 'phi' 'intra_trans_en_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 0, void %.split52, i1 %arb, void %.loopexit1130"   --->   Operation 54 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.57ns)   --->   "%add_ln691_1459 = add i3 %c1_V, i3 1"   --->   Operation 55 'add' 'add_ln691_1459' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.49ns)   --->   "%icmp_ln890_1285 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 56 'icmp' 'icmp_ln890_1285' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln18882 = br i1 %icmp_ln890_1285, void %.split50, void" [./dut.cpp:18882]   --->   Operation 58 'br' 'br_ln18882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln18882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2223" [./dut.cpp:18882]   --->   Operation 59 'specloopname' 'specloopname_ln18882' <Predicate = (!icmp_ln890_1285)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 60 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1285)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.70ns)   --->   "%add_i_i720_cast = sub i6 41, i6 %p_shl"   --->   Operation 61 'sub' 'add_i_i720_cast' <Predicate = (!icmp_ln890_1285)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7"   --->   Operation 62 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890_1285)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18886 = br i1 %arb_1, void, void" [./dut.cpp:18886]   --->   Operation 63 'br' 'br_ln18886' <Predicate = (!icmp_ln890_1285)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln18890 = br i1 %icmp_ln886, void %.preheader10.preheader, void %.loopexit" [./dut.cpp:18890]   --->   Operation 64 'br' 'br_ln18890' <Predicate = (!icmp_ln890_1285 & !arb_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln18903 = br void %.preheader10" [./dut.cpp:18903]   --->   Operation 65 'br' 'br_ln18903' <Predicate = (!icmp_ln890_1285 & !arb_1 & !icmp_ln886)> <Delay = 0.38>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18950 = br i1 %icmp_ln886, void %.preheader7.preheader, void %.loopexit1055" [./dut.cpp:18950]   --->   Operation 66 'br' 'br_ln18950' <Predicate = (!icmp_ln890_1285 & arb_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln18963 = br void %.preheader7" [./dut.cpp:18963]   --->   Operation 67 'br' 'br_ln18963' <Predicate = (!icmp_ln890_1285 & arb_1 & !icmp_ln886)> <Delay = 0.38>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln890_1285)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%c4_V_15 = phi i4 %add_ln691_1456, void, i4 0, void %.preheader10.preheader"   --->   Operation 69 'phi' 'c4_V_15' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln691_1456 = add i4 %c4_V_15, i4 1"   --->   Operation 70 'add' 'add_ln691_1456' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln18903 = trunc i4 %c4_V_15" [./dut.cpp:18903]   --->   Operation 71 'trunc' 'trunc_ln18903' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_533_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18903, i4 0"   --->   Operation 72 'bitconcatenate' 'tmp_533_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln890_1289 = icmp_eq  i4 %c4_V_15, i4 8"   --->   Operation 73 'icmp' 'icmp_ln890_1289' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln18894 = br i1 %icmp_ln890_1289, void %.split35, void %.loopexit.loopexit" [./dut.cpp:18894]   --->   Operation 75 'br' 'br_ln18894' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln18894 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2297" [./dut.cpp:18894]   --->   Operation 76 'specloopname' 'specloopname_ln18894' <Predicate = (!icmp_ln886 & !icmp_ln890_1289)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln18896 = br void" [./dut.cpp:18896]   --->   Operation 77 'br' 'br_ln18896' <Predicate = (!icmp_ln886 & !icmp_ln890_1289)> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_1289)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18914 = br i1 %intra_trans_en_1, void %.loopexit1130, void %.preheader8.preheader" [./dut.cpp:18914]   --->   Operation 79 'br' 'br_ln18914' <Predicate = (icmp_ln890_1289) | (icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln18915 = br void %.preheader8" [./dut.cpp:18915]   --->   Operation 80 'br' 'br_ln18915' <Predicate = (icmp_ln890_1289 & intra_trans_en_1) | (icmp_ln886 & intra_trans_en_1)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%c5_V_64 = phi i5 %add_ln691_1457, void %.split33, i5 0, void %.split35"   --->   Operation 81 'phi' 'c5_V_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln691_1457 = add i5 %c5_V_64, i5 1"   --->   Operation 82 'add' 'add_ln691_1457' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18903 = zext i5 %c5_V_64" [./dut.cpp:18903]   --->   Operation 83 'zext' 'zext_ln18903' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln18903 = add i7 %tmp_533_cast, i7 %zext_ln18903" [./dut.cpp:18903]   --->   Operation 84 'add' 'add_ln18903' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln18903_1 = zext i7 %add_ln18903" [./dut.cpp:18903]   --->   Operation 85 'zext' 'zext_ln18903_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18903_1" [./dut.cpp:18903]   --->   Operation 86 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.63ns)   --->   "%icmp_ln890_1292 = icmp_eq  i5 %c5_V_64, i5 16"   --->   Operation 87 'icmp' 'icmp_ln890_1292' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln18896 = br i1 %icmp_ln890_1292, void %.split33, void" [./dut.cpp:18896]   --->   Operation 89 'br' 'br_ln18896' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln890_1292)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.41>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln18896 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2296" [./dut.cpp:18896]   --->   Operation 91 'specloopname' 'specloopname_ln18896' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.21ns)   --->   "%tmp_558 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_558' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 93 [1/1] (1.20ns)   --->   "%store_ln18903 = store i512 %tmp_558, i7 %local_C_pong_V_addr" [./dut.cpp:18903]   --->   Operation 93 'store' 'store_ln18903' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.70>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%c2_V_83 = phi i8 %c2_V_85, void, i8 0, void %.preheader8.preheader"   --->   Operation 95 'phi' 'c2_V_83' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.70ns)   --->   "%c2_V_85 = add i8 %c2_V_83, i8 1"   --->   Operation 96 'add' 'c2_V_85' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.58ns)   --->   "%icmp_ln18915 = icmp_eq  i8 %c2_V_83, i8 128" [./dut.cpp:18915]   --->   Operation 97 'icmp' 'icmp_ln18915' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln18915 = br i1 %icmp_ln18915, void %.split47, void %.loopexit1130.loopexit48" [./dut.cpp:18915]   --->   Operation 99 'br' 'br_ln18915' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln18915 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2920" [./dut.cpp:18915]   --->   Operation 100 'specloopname' 'specloopname_ln18915' <Predicate = (!arb_1 & intra_trans_en_1 & !icmp_ln18915)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln18921 = br void" [./dut.cpp:18921]   --->   Operation 101 'br' 'br_ln18921' <Predicate = (!arb_1 & intra_trans_en_1 & !icmp_ln18915)> <Delay = 0.38>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!arb_1 & intra_trans_en_1 & icmp_ln18915)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%c2_V_82 = phi i8 %c2_V_84, void, i8 0, void %.preheader.preheader"   --->   Operation 103 'phi' 'c2_V_82' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.70ns)   --->   "%c2_V_84 = add i8 %c2_V_82, i8 1"   --->   Operation 104 'add' 'c2_V_84' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.58ns)   --->   "%icmp_ln18975 = icmp_eq  i8 %c2_V_82, i8 128" [./dut.cpp:18975]   --->   Operation 105 'icmp' 'icmp_ln18975' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln18975 = br i1 %icmp_ln18975, void %.split30, void %.loopexit1130.loopexit" [./dut.cpp:18975]   --->   Operation 107 'br' 'br_ln18975' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln18975 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2295" [./dut.cpp:18975]   --->   Operation 108 'specloopname' 'specloopname_ln18975' <Predicate = (arb_1 & intra_trans_en_1 & !icmp_ln18975)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln18981 = br void" [./dut.cpp:18981]   --->   Operation 109 'br' 'br_ln18981' <Predicate = (arb_1 & intra_trans_en_1 & !icmp_ln18975)> <Delay = 0.38>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 110 'br' 'br_ln0' <Predicate = (arb_1 & intra_trans_en_1 & icmp_ln18975)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_1, i1 1" [./dut.cpp:19008]   --->   Operation 111 'xor' 'arb' <Predicate = (!intra_trans_en_1) | (arb_1 & icmp_ln18975) | (!arb_1 & icmp_ln18915)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!intra_trans_en_1) | (arb_1 & icmp_ln18975) | (!arb_1 & icmp_ln18915)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.43>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%c5_V_66 = phi i2 0, void %.split47, i2 %add_ln691_1465, void"   --->   Operation 113 'phi' 'c5_V_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln691_1465 = add i2 %c5_V_66, i2 1"   --->   Operation 114 'add' 'add_ln691_1465' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.34ns)   --->   "%icmp_ln890_1295 = icmp_eq  i2 %c5_V_66, i2 2"   --->   Operation 115 'icmp' 'icmp_ln890_1295' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln18921 = br i1 %icmp_ln890_1295, void %.split45, void" [./dut.cpp:18921]   --->   Operation 117 'br' 'br_ln18921' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln18921 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2945" [./dut.cpp:18921]   --->   Operation 118 'specloopname' 'specloopname_ln18921' <Predicate = (!icmp_ln890_1295)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln18922 = br void" [./dut.cpp:18922]   --->   Operation 119 'br' 'br_ln18922' <Predicate = (!icmp_ln890_1295)> <Delay = 0.38>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln890_1295)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.70>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%c6_V_128 = phi i6 0, void %.split45, i6 %add_ln691_1467, void"   --->   Operation 121 'phi' 'c6_V_128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln691_1467 = add i6 %c6_V_128, i6 1"   --->   Operation 122 'add' 'add_ln691_1467' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.61ns)   --->   "%icmp_ln890_1297 = icmp_eq  i6 %c6_V_128, i6 32"   --->   Operation 123 'icmp' 'icmp_ln890_1297' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln18922 = br i1 %icmp_ln890_1297, void %.split43, void" [./dut.cpp:18922]   --->   Operation 125 'br' 'br_ln18922' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln18922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2944" [./dut.cpp:18922]   --->   Operation 126 'specloopname' 'specloopname_ln18922' <Predicate = (!icmp_ln890_1297)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%div_i_i2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_128, i32 1, i32 4"   --->   Operation 127 'partselect' 'div_i_i2' <Predicate = (!icmp_ln890_1297)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_128"   --->   Operation 128 'trunc' 'empty' <Predicate = (!icmp_ln890_1297)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln18924 = br void" [./dut.cpp:18924]   --->   Operation 129 'br' 'br_ln18924' <Predicate = (!icmp_ln890_1297)> <Delay = 0.38>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln890_1297)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 1.20>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%c7_V_66 = phi i4 0, void %.split43, i4 %add_ln691_1469, void"   --->   Operation 131 'phi' 'c7_V_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln691_1469 = add i4 %c7_V_66, i4 1"   --->   Operation 132 'add' 'add_ln691_1469' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_66, i4 %div_i_i2"   --->   Operation 133 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_535_cast = zext i8 %tmp_55"   --->   Operation 134 'zext' 'tmp_535_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_2 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_535_cast"   --->   Operation 135 'getelementptr' 'local_C_ping_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.65ns)   --->   "%icmp_ln890_1299 = icmp_eq  i4 %c7_V_66, i4 8"   --->   Operation 136 'icmp' 'icmp_ln890_1299' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln18924 = br i1 %icmp_ln890_1299, void %.split41, void" [./dut.cpp:18924]   --->   Operation 138 'br' 'br_ln18924' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (1.20ns)   --->   "%in_data_V_4 = load i7 %local_C_ping_V_addr_2"   --->   Operation 139 'load' 'in_data_V_4' <Predicate = (!icmp_ln890_1299)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln890_1299)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.20>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln18924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2943" [./dut.cpp:18924]   --->   Operation 141 'specloopname' 'specloopname_ln18924' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/2] (1.20ns)   --->   "%in_data_V_4 = load i7 %local_C_ping_V_addr_2"   --->   Operation 142 'load' 'in_data_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_11 : Operation 143 [1/1] (0.38ns)   --->   "%br_ln18926 = br void" [./dut.cpp:18926]   --->   Operation 143 'br' 'br_ln18926' <Predicate = true> <Delay = 0.38>

State 12 <SV = 9> <Delay = 0.70>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%c8_V_2 = phi i5 0, void %.split41, i5 %add_ln691_1472, void"   --->   Operation 144 'phi' 'c8_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.70ns)   --->   "%add_ln691_1472 = add i5 %c8_V_2, i5 1"   --->   Operation 145 'add' 'add_ln691_1472' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.63ns)   --->   "%icmp_ln890_1301 = icmp_eq  i5 %c8_V_2, i5 16"   --->   Operation 146 'icmp' 'icmp_ln890_1301' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln18926 = br i1 %icmp_ln890_1301, void %.split39, void" [./dut.cpp:18926]   --->   Operation 148 'br' 'br_ln18926' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln18926 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2929" [./dut.cpp:18926]   --->   Operation 149 'specloopname' 'specloopname_ln18926' <Predicate = (!icmp_ln890_1301)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.38ns)   --->   "%br_ln18933 = br void" [./dut.cpp:18933]   --->   Operation 150 'br' 'br_ln18933' <Predicate = (!icmp_ln890_1301)> <Delay = 0.38>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln890_1301)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.64>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%n_V_66 = phi i2 0, void %.split39, i2 %add_ln691_1473, void %.split37"   --->   Operation 152 'phi' 'n_V_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V_4, void %.split39, i512 %zext_ln1497_66, void %.split37"   --->   Operation 153 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.43ns)   --->   "%add_ln691_1473 = add i2 %n_V_66, i2 1"   --->   Operation 154 'add' 'add_ln691_1473' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.34ns)   --->   "%icmp_ln878_67 = icmp_eq  i2 %n_V_66, i2 2"   --->   Operation 155 'icmp' 'icmp_ln878_67' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln18933 = br i1 %icmp_ln878_67, void %.split37, void" [./dut.cpp:18933]   --->   Operation 157 'br' 'br_ln18933' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%data_split_V_1_load_1 = load i256 %data_split_V_1" [./dut.cpp:18934]   --->   Operation 158 'load' 'data_split_V_1_load_1' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%data_split_V_1_3_load_1 = load i256 %data_split_V_1_3" [./dut.cpp:18934]   --->   Operation 159 'load' 'data_split_V_1_3_load_1' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2158"   --->   Operation 160 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i512 %p_Val2_s"   --->   Operation 161 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln18934 = trunc i2 %n_V_66" [./dut.cpp:18934]   --->   Operation 162 'trunc' 'trunc_ln18934' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.42ns)   --->   "%data_split_V_1_19 = select i1 %trunc_ln18934, i256 %data_split_V_0, i256 %data_split_V_1_3_load_1" [./dut.cpp:18934]   --->   Operation 163 'select' 'data_split_V_1_19' <Predicate = (!icmp_ln878_67)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.42ns)   --->   "%data_split_V_1_20 = select i1 %trunc_ln18934, i256 %data_split_V_1_load_1, i256 %data_split_V_0" [./dut.cpp:18934]   --->   Operation 164 'select' 'data_split_V_1_20' <Predicate = (!icmp_ln878_67)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 165 'partselect' 'r' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1497_66 = zext i256 %r"   --->   Operation 166 'zext' 'zext_ln1497_66' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln18934 = store i256 %data_split_V_1_19, i256 %data_split_V_1_3" [./dut.cpp:18934]   --->   Operation 167 'store' 'store_ln18934' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln18934 = store i256 %data_split_V_1_20, i256 %data_split_V_1" [./dut.cpp:18934]   --->   Operation 168 'store' 'store_ln18934' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%data_split_V_1_load = load i256 %data_split_V_1" [./dut.cpp:18938]   --->   Operation 170 'load' 'data_split_V_1_load' <Predicate = (icmp_ln878_67 & !empty)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%data_split_V_1_3_load = load i256 %data_split_V_1_3" [./dut.cpp:18938]   --->   Operation 171 'load' 'data_split_V_1_3_load' <Predicate = (icmp_ln878_67 & empty)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.42ns)   --->   "%select_ln18938 = select i1 %empty, i256 %data_split_V_1_3_load, i256 %data_split_V_1_load" [./dut.cpp:18938]   --->   Operation 172 'select' 'select_ln18938' <Predicate = (icmp_ln878_67)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (icmp_ln878_67)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln878_67)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.70>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1454, void, i4 0, void %.preheader7.preheader"   --->   Operation 175 'phi' 'c4_V' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.70ns)   --->   "%add_ln691_1454 = add i4 %c4_V, i4 1"   --->   Operation 176 'add' 'add_ln691_1454' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln18963 = trunc i4 %c4_V" [./dut.cpp:18963]   --->   Operation 177 'trunc' 'trunc_ln18963' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_532_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18963, i4 0"   --->   Operation 178 'bitconcatenate' 'tmp_532_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.65ns)   --->   "%icmp_ln890_1288 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 179 'icmp' 'icmp_ln890_1288' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln18954 = br i1 %icmp_ln890_1288, void %.split18, void %.loopexit1055.loopexit" [./dut.cpp:18954]   --->   Operation 181 'br' 'br_ln18954' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln18954 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2051" [./dut.cpp:18954]   --->   Operation 182 'specloopname' 'specloopname_ln18954' <Predicate = (!icmp_ln886 & !icmp_ln890_1288)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.38ns)   --->   "%br_ln18956 = br void" [./dut.cpp:18956]   --->   Operation 183 'br' 'br_ln18956' <Predicate = (!icmp_ln886 & !icmp_ln890_1288)> <Delay = 0.38>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1055"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_1288)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln18974 = br i1 %intra_trans_en_1, void %.loopexit1130, void %.preheader.preheader" [./dut.cpp:18974]   --->   Operation 185 'br' 'br_ln18974' <Predicate = (icmp_ln890_1288) | (icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.38ns)   --->   "%br_ln18975 = br void %.preheader" [./dut.cpp:18975]   --->   Operation 186 'br' 'br_ln18975' <Predicate = (intra_trans_en_1 & icmp_ln890_1288) | (icmp_ln886 & intra_trans_en_1)> <Delay = 0.38>

State 15 <SV = 4> <Delay = 0.70>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%c5_V_63 = phi i5 %add_ln691_1455, void %.split16, i5 0, void %.split18"   --->   Operation 187 'phi' 'c5_V_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.70ns)   --->   "%add_ln691_1455 = add i5 %c5_V_63, i5 1"   --->   Operation 188 'add' 'add_ln691_1455' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln18963 = zext i5 %c5_V_63" [./dut.cpp:18963]   --->   Operation 189 'zext' 'zext_ln18963' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln18963 = add i7 %tmp_532_cast, i7 %zext_ln18963" [./dut.cpp:18963]   --->   Operation 190 'add' 'add_ln18963' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln18963_1 = zext i7 %add_ln18963" [./dut.cpp:18963]   --->   Operation 191 'zext' 'zext_ln18963_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_1 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18963_1" [./dut.cpp:18963]   --->   Operation 192 'getelementptr' 'local_C_ping_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.63ns)   --->   "%icmp_ln890_1291 = icmp_eq  i5 %c5_V_63, i5 16"   --->   Operation 193 'icmp' 'icmp_ln890_1291' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln18956 = br i1 %icmp_ln890_1291, void %.split16, void" [./dut.cpp:18956]   --->   Operation 195 'br' 'br_ln18956' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 196 'br' 'br_ln0' <Predicate = (icmp_ln890_1291)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.41>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln18956 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2161" [./dut.cpp:18956]   --->   Operation 197 'specloopname' 'specloopname_ln18956' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (1.21ns)   --->   "%tmp_559 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 198 'read' 'tmp_559' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 199 [1/1] (1.20ns)   --->   "%store_ln18963 = store i512 %tmp_559, i7 %local_C_ping_V_addr_1" [./dut.cpp:18963]   --->   Operation 199 'store' 'store_ln18963' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.43>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%c5_V_65 = phi i2 0, void %.split30, i2 %add_ln691_1464, void"   --->   Operation 201 'phi' 'c5_V_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.43ns)   --->   "%add_ln691_1464 = add i2 %c5_V_65, i2 1"   --->   Operation 202 'add' 'add_ln691_1464' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.34ns)   --->   "%icmp_ln890_1294 = icmp_eq  i2 %c5_V_65, i2 2"   --->   Operation 203 'icmp' 'icmp_ln890_1294' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln18981 = br i1 %icmp_ln890_1294, void %.split28, void" [./dut.cpp:18981]   --->   Operation 205 'br' 'br_ln18981' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln18981 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2208" [./dut.cpp:18981]   --->   Operation 206 'specloopname' 'specloopname_ln18981' <Predicate = (!icmp_ln890_1294)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.38ns)   --->   "%br_ln18982 = br void" [./dut.cpp:18982]   --->   Operation 207 'br' 'br_ln18982' <Predicate = (!icmp_ln890_1294)> <Delay = 0.38>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 208 'br' 'br_ln0' <Predicate = (icmp_ln890_1294)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.70>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%c6_V_127 = phi i6 0, void %.split28, i6 %add_ln691_1466, void"   --->   Operation 209 'phi' 'c6_V_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.70ns)   --->   "%add_ln691_1466 = add i6 %c6_V_127, i6 1"   --->   Operation 210 'add' 'add_ln691_1466' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.61ns)   --->   "%icmp_ln890_1296 = icmp_eq  i6 %c6_V_127, i6 32"   --->   Operation 211 'icmp' 'icmp_ln890_1296' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 212 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln18982 = br i1 %icmp_ln890_1296, void %.split26, void" [./dut.cpp:18982]   --->   Operation 213 'br' 'br_ln18982' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln18982 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2241" [./dut.cpp:18982]   --->   Operation 214 'specloopname' 'specloopname_ln18982' <Predicate = (!icmp_ln890_1296)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%div_i_i1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_127, i32 1, i32 4"   --->   Operation 215 'partselect' 'div_i_i1' <Predicate = (!icmp_ln890_1296)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%empty_3620 = trunc i6 %c6_V_127"   --->   Operation 216 'trunc' 'empty_3620' <Predicate = (!icmp_ln890_1296)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.38ns)   --->   "%br_ln18984 = br void" [./dut.cpp:18984]   --->   Operation 217 'br' 'br_ln18984' <Predicate = (!icmp_ln890_1296)> <Delay = 0.38>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = (icmp_ln890_1296)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 1.20>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%c7_V_65 = phi i4 0, void %.split26, i4 %add_ln691_1468, void"   --->   Operation 219 'phi' 'c7_V_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.70ns)   --->   "%add_ln691_1468 = add i4 %c7_V_65, i4 1"   --->   Operation 220 'add' 'add_ln691_1468' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_65, i4 %div_i_i1"   --->   Operation 221 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp"   --->   Operation 222 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_1 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_cast"   --->   Operation 223 'getelementptr' 'local_C_pong_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.65ns)   --->   "%icmp_ln890_1298 = icmp_eq  i4 %c7_V_65, i4 8"   --->   Operation 224 'icmp' 'icmp_ln890_1298' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln18984 = br i1 %icmp_ln890_1298, void %.split24, void" [./dut.cpp:18984]   --->   Operation 226 'br' 'br_ln18984' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [2/2] (1.20ns)   --->   "%in_data_V_3 = load i7 %local_C_pong_V_addr_1"   --->   Operation 227 'load' 'in_data_V_3' <Predicate = (!icmp_ln890_1298)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 228 'br' 'br_ln0' <Predicate = (icmp_ln890_1298)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.20>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln18984 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2279" [./dut.cpp:18984]   --->   Operation 229 'specloopname' 'specloopname_ln18984' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/2] (1.20ns)   --->   "%in_data_V_3 = load i7 %local_C_pong_V_addr_1"   --->   Operation 230 'load' 'in_data_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_20 : Operation 231 [1/1] (0.38ns)   --->   "%br_ln18986 = br void" [./dut.cpp:18986]   --->   Operation 231 'br' 'br_ln18986' <Predicate = true> <Delay = 0.38>

State 21 <SV = 9> <Delay = 0.70>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%c8_V_1 = phi i5 0, void %.split24, i5 %add_ln691_1470, void"   --->   Operation 232 'phi' 'c8_V_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.70ns)   --->   "%add_ln691_1470 = add i5 %c8_V_1, i5 1"   --->   Operation 233 'add' 'add_ln691_1470' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.63ns)   --->   "%icmp_ln890_1300 = icmp_eq  i5 %c8_V_1, i5 16"   --->   Operation 234 'icmp' 'icmp_ln890_1300' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln18986 = br i1 %icmp_ln890_1300, void %.split22, void" [./dut.cpp:18986]   --->   Operation 236 'br' 'br_ln18986' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%specloopname_ln18986 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2946" [./dut.cpp:18986]   --->   Operation 237 'specloopname' 'specloopname_ln18986' <Predicate = (!icmp_ln890_1300)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.38ns)   --->   "%br_ln18993 = br void" [./dut.cpp:18993]   --->   Operation 238 'br' 'br_ln18993' <Predicate = (!icmp_ln890_1300)> <Delay = 0.38>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 239 'br' 'br_ln0' <Predicate = (icmp_ln890_1300)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 1.64>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%n_V_65 = phi i2 0, void %.split22, i2 %add_ln691_1471, void %.split20"   --->   Operation 240 'phi' 'n_V_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%p_Val2_67 = phi i512 %in_data_V_3, void %.split22, i512 %zext_ln1497_65, void %.split20"   --->   Operation 241 'phi' 'p_Val2_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.43ns)   --->   "%add_ln691_1471 = add i2 %n_V_65, i2 1"   --->   Operation 242 'add' 'add_ln691_1471' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.34ns)   --->   "%icmp_ln878_66 = icmp_eq  i2 %n_V_65, i2 2"   --->   Operation 243 'icmp' 'icmp_ln878_66' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln18993 = br i1 %icmp_ln878_66, void %.split20, void" [./dut.cpp:18993]   --->   Operation 245 'br' 'br_ln18993' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%data_split_V_1_6_load_1 = load i256 %data_split_V_1_6" [./dut.cpp:18994]   --->   Operation 246 'load' 'data_split_V_1_6_load_1' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%data_split_V_1_9_load_1 = load i256 %data_split_V_1_9" [./dut.cpp:18994]   --->   Operation 247 'load' 'data_split_V_1_9_load_1' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2136"   --->   Operation 248 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%data_split_V_0_65 = trunc i512 %p_Val2_67"   --->   Operation 249 'trunc' 'data_split_V_0_65' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln18994 = trunc i2 %n_V_65" [./dut.cpp:18994]   --->   Operation 250 'trunc' 'trunc_ln18994' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.42ns)   --->   "%data_split_V_1_16 = select i1 %trunc_ln18994, i256 %data_split_V_0_65, i256 %data_split_V_1_9_load_1" [./dut.cpp:18994]   --->   Operation 251 'select' 'data_split_V_1_16' <Predicate = (!icmp_ln878_66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (0.42ns)   --->   "%data_split_V_1_17 = select i1 %trunc_ln18994, i256 %data_split_V_1_6_load_1, i256 %data_split_V_0_65" [./dut.cpp:18994]   --->   Operation 252 'select' 'data_split_V_1_17' <Predicate = (!icmp_ln878_66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%r_66 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_67, i32 256, i32 511"   --->   Operation 253 'partselect' 'r_66' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1497_65 = zext i256 %r_66"   --->   Operation 254 'zext' 'zext_ln1497_65' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln18994 = store i256 %data_split_V_1_16, i256 %data_split_V_1_9" [./dut.cpp:18994]   --->   Operation 255 'store' 'store_ln18994' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln18994 = store i256 %data_split_V_1_17, i256 %data_split_V_1_6" [./dut.cpp:18994]   --->   Operation 256 'store' 'store_ln18994' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 257 'br' 'br_ln0' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%data_split_V_1_6_load = load i256 %data_split_V_1_6" [./dut.cpp:18998]   --->   Operation 258 'load' 'data_split_V_1_6_load' <Predicate = (icmp_ln878_66 & !empty_3620)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "%data_split_V_1_9_load = load i256 %data_split_V_1_9" [./dut.cpp:18998]   --->   Operation 259 'load' 'data_split_V_1_9_load' <Predicate = (icmp_ln878_66 & empty_3620)> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.42ns)   --->   "%select_ln18998 = select i1 %empty_3620, i256 %data_split_V_1_9_load, i256 %data_split_V_1_6_load" [./dut.cpp:18998]   --->   Operation 260 'select' 'select_ln18998' <Predicate = (icmp_ln878_66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 261 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 261 'write' 'write_ln174' <Predicate = (icmp_ln878_66)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 262 'br' 'br_ln0' <Predicate = (icmp_ln878_66)> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.70>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_81, void, i8 0, void %.preheader55.preheader"   --->   Operation 263 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.70ns)   --->   "%c2_V_81 = add i8 %c2_V, i8 1"   --->   Operation 264 'add' 'c2_V_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.58ns)   --->   "%icmp_ln19019 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:19019]   --->   Operation 265 'icmp' 'icmp_ln19019' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 266 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln19019 = br i1 %icmp_ln19019, void %.split13, void %.loopexit1126" [./dut.cpp:19019]   --->   Operation 267 'br' 'br_ln19019' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln19019 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2916" [./dut.cpp:19019]   --->   Operation 268 'specloopname' 'specloopname_ln19019' <Predicate = (!icmp_ln19019)> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.38ns)   --->   "%br_ln19025 = br void" [./dut.cpp:19025]   --->   Operation 269 'br' 'br_ln19025' <Predicate = (!icmp_ln19019)> <Delay = 0.38>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%ret_ln19089 = ret" [./dut.cpp:19089]   --->   Operation 270 'ret' 'ret_ln19089' <Predicate = (icmp_ln19019)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.43>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%c5_V = phi i2 0, void %.split13, i2 %add_ln691_1452, void"   --->   Operation 271 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.43ns)   --->   "%add_ln691_1452 = add i2 %c5_V, i2 1"   --->   Operation 272 'add' 'add_ln691_1452' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [1/1] (0.34ns)   --->   "%icmp_ln890_1286 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 273 'icmp' 'icmp_ln890_1286' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 274 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln19025 = br i1 %icmp_ln890_1286, void %.split11, void" [./dut.cpp:19025]   --->   Operation 275 'br' 'br_ln19025' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln19025 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2147" [./dut.cpp:19025]   --->   Operation 276 'specloopname' 'specloopname_ln19025' <Predicate = (!icmp_ln890_1286)> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.38ns)   --->   "%br_ln19026 = br void" [./dut.cpp:19026]   --->   Operation 277 'br' 'br_ln19026' <Predicate = (!icmp_ln890_1286)> <Delay = 0.38>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader55"   --->   Operation 278 'br' 'br_ln0' <Predicate = (icmp_ln890_1286)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 0.70>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.split11, i6 %add_ln691_1453, void"   --->   Operation 279 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.70ns)   --->   "%add_ln691_1453 = add i6 %c6_V, i6 1"   --->   Operation 280 'add' 'add_ln691_1453' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 281 [1/1] (0.61ns)   --->   "%icmp_ln890_1287 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 281 'icmp' 'icmp_ln890_1287' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln19026 = br i1 %icmp_ln890_1287, void %.split9, void" [./dut.cpp:19026]   --->   Operation 283 'br' 'br_ln19026' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln19026 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2298" [./dut.cpp:19026]   --->   Operation 284 'specloopname' 'specloopname_ln19026' <Predicate = (!icmp_ln890_1287)> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 285 'partselect' 'div_i_i' <Predicate = (!icmp_ln890_1287)> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%empty_3621 = trunc i6 %c6_V"   --->   Operation 286 'trunc' 'empty_3621' <Predicate = (!icmp_ln890_1287)> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.38ns)   --->   "%br_ln19028 = br void" [./dut.cpp:19028]   --->   Operation 287 'br' 'br_ln19028' <Predicate = (!icmp_ln890_1287)> <Delay = 0.38>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 288 'br' 'br_ln0' <Predicate = (icmp_ln890_1287)> <Delay = 0.00>

State 26 <SV = 5> <Delay = 1.20>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split9, i4 %add_ln691_1458, void"   --->   Operation 289 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln691_1458 = add i4 %c7_V, i4 1"   --->   Operation 290 'add' 'add_ln691_1458' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V, i4 %div_i_i"   --->   Operation 291 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_534_cast = zext i8 %tmp_s"   --->   Operation 292 'zext' 'tmp_534_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_534_cast"   --->   Operation 293 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.65ns)   --->   "%icmp_ln890_1290 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 294 'icmp' 'icmp_ln890_1290' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln19028 = br i1 %icmp_ln890_1290, void %.split7, void" [./dut.cpp:19028]   --->   Operation 296 'br' 'br_ln19028' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 297 'load' 'in_data_V' <Predicate = (!icmp_ln890_1290)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = (icmp_ln890_1290)> <Delay = 0.00>

State 27 <SV = 6> <Delay = 1.20>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln19028 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2210" [./dut.cpp:19028]   --->   Operation 299 'specloopname' 'specloopname_ln19028' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 300 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_27 : Operation 301 [1/1] (0.38ns)   --->   "%br_ln19030 = br void" [./dut.cpp:19030]   --->   Operation 301 'br' 'br_ln19030' <Predicate = true> <Delay = 0.38>

State 28 <SV = 7> <Delay = 0.70>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split7, i5 %add_ln691_1460, void"   --->   Operation 302 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 303 [1/1] (0.70ns)   --->   "%add_ln691_1460 = add i5 %c8_V, i5 1"   --->   Operation 303 'add' 'add_ln691_1460' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 304 [1/1] (0.63ns)   --->   "%icmp_ln890_1293 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 304 'icmp' 'icmp_ln890_1293' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 305 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln19030 = br i1 %icmp_ln890_1293, void %.split5, void" [./dut.cpp:19030]   --->   Operation 306 'br' 'br_ln19030' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln19030 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2209" [./dut.cpp:19030]   --->   Operation 307 'specloopname' 'specloopname_ln19030' <Predicate = (!icmp_ln890_1293)> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.38ns)   --->   "%br_ln19037 = br void" [./dut.cpp:19037]   --->   Operation 308 'br' 'br_ln19037' <Predicate = (!icmp_ln890_1293)> <Delay = 0.38>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 309 'br' 'br_ln0' <Predicate = (icmp_ln890_1293)> <Delay = 0.00>

State 29 <SV = 8> <Delay = 1.64>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.split5, i2 %add_ln691_1461, void %.split"   --->   Operation 310 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_68 = phi i512 %in_data_V, void %.split5, i512 %zext_ln1497, void %.split"   --->   Operation 311 'phi' 'p_Val2_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.43ns)   --->   "%add_ln691_1461 = add i2 %n_V, i2 1"   --->   Operation 312 'add' 'add_ln691_1461' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 313 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 314 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln19037 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:19037]   --->   Operation 315 'br' 'br_ln19037' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%data_split_V_1_10_load_1 = load i256 %data_split_V_1_10" [./dut.cpp:19038]   --->   Operation 316 'load' 'data_split_V_1_10_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%data_split_V_1_11_load_1 = load i256 %data_split_V_1_11" [./dut.cpp:19038]   --->   Operation 317 'load' 'data_split_V_1_11_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2003"   --->   Operation 318 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%data_split_V_0_66 = trunc i512 %p_Val2_68"   --->   Operation 319 'trunc' 'data_split_V_0_66' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln19038 = trunc i2 %n_V" [./dut.cpp:19038]   --->   Operation 320 'trunc' 'trunc_ln19038' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.42ns)   --->   "%data_split_V_1_13 = select i1 %trunc_ln19038, i256 %data_split_V_0_66, i256 %data_split_V_1_11_load_1" [./dut.cpp:19038]   --->   Operation 321 'select' 'data_split_V_1_13' <Predicate = (!icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 322 [1/1] (0.42ns)   --->   "%data_split_V_1_14 = select i1 %trunc_ln19038, i256 %data_split_V_1_10_load_1, i256 %data_split_V_0_66" [./dut.cpp:19038]   --->   Operation 322 'select' 'data_split_V_1_14' <Predicate = (!icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "%r_67 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_68, i32 256, i32 511"   --->   Operation 323 'partselect' 'r_67' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_67"   --->   Operation 324 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln19038 = store i256 %data_split_V_1_13, i256 %data_split_V_1_11" [./dut.cpp:19038]   --->   Operation 325 'store' 'store_ln19038' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln19038 = store i256 %data_split_V_1_14, i256 %data_split_V_1_10" [./dut.cpp:19038]   --->   Operation 326 'store' 'store_ln19038' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%data_split_V_1_10_load = load i256 %data_split_V_1_10" [./dut.cpp:19042]   --->   Operation 328 'load' 'data_split_V_1_10_load' <Predicate = (icmp_ln878 & !empty_3621)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%data_split_V_1_11_load = load i256 %data_split_V_1_11" [./dut.cpp:19042]   --->   Operation 329 'load' 'data_split_V_1_11_load' <Predicate = (icmp_ln878 & empty_3621)> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.42ns)   --->   "%select_ln19042 = select i1 %empty_3621, i256 %data_split_V_1_11_load, i256 %data_split_V_1_10_load" [./dut.cpp:19042]   --->   Operation 330 'select' 'select_ln19042' <Predicate = (icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 331 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 331 'write' 'write_ln174' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 332 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [15]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [15]  (0 ns)
	'add' operation ('add_ln691') [17]  (0.572 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1459') [25]  (0 ns)
	'sub' operation ('add_i_i720_cast') [35]  (0.706 ns)
	'icmp' operation ('icmp_ln886') [36]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1456') [43]  (0 ns)
	'add' operation ('add_ln691_1456') [44]  (0.708 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1457') [54]  (0 ns)
	'add' operation ('add_ln691_1457') [55]  (0.707 ns)

 <State 6>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [65]  (1.22 ns)
	'store' operation ('store_ln18903', ./dut.cpp:18903) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18872 [66]  (1.2 ns)

 <State 7>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [202]  (0 ns)
	'add' operation ('c2.V') [203]  (0.705 ns)

 <State 8>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1465') [86]  (0 ns)
	'add' operation ('add_ln691_1465') [87]  (0.436 ns)

 <State 9>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1467') [95]  (0 ns)
	'add' operation ('add_ln691_1467') [96]  (0.706 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1469') [106]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr_2') [110]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18871 [116]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18871 [116]  (1.2 ns)

 <State 12>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1472') [119]  (0 ns)
	'add' operation ('add_ln691_1472') [120]  (0.707 ns)

 <State 13>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:18938) on local variable 'data_split.V[1]' [148]  (0 ns)
	'select' operation ('select_ln18938', ./dut.cpp:18938) [150]  (0.426 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [151]  (1.22 ns)

 <State 14>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1454') [168]  (0 ns)
	'add' operation ('add_ln691_1454') [169]  (0.708 ns)

 <State 15>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1455') [179]  (0 ns)
	'add' operation ('add_ln691_1455') [180]  (0.707 ns)

 <State 16>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [190]  (1.22 ns)
	'store' operation ('store_ln18963', ./dut.cpp:18963) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18871 [191]  (1.2 ns)

 <State 17>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1464') [211]  (0 ns)
	'add' operation ('add_ln691_1464') [212]  (0.436 ns)

 <State 18>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1466') [220]  (0 ns)
	'add' operation ('add_ln691_1466') [221]  (0.706 ns)

 <State 19>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1468') [231]  (0 ns)
	'getelementptr' operation ('local_C_pong_V_addr_1') [235]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18872 [241]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18872 [241]  (1.2 ns)

 <State 21>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1470') [244]  (0 ns)
	'add' operation ('add_ln691_1470') [245]  (0.707 ns)

 <State 22>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_6_load', ./dut.cpp:18998) on local variable 'data_split.V[1]' [273]  (0 ns)
	'select' operation ('select_ln18998', ./dut.cpp:18998) [275]  (0.426 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [276]  (1.22 ns)

 <State 23>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [298]  (0 ns)
	'add' operation ('c2.V') [299]  (0.705 ns)

 <State 24>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1452') [307]  (0 ns)
	'add' operation ('add_ln691_1452') [308]  (0.436 ns)

 <State 25>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1453') [316]  (0 ns)
	'add' operation ('add_ln691_1453') [317]  (0.706 ns)

 <State 26>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1458') [327]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr') [331]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18871 [337]  (1.2 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18871 [337]  (1.2 ns)

 <State 28>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1460') [340]  (0 ns)
	'add' operation ('add_ln691_1460') [341]  (0.707 ns)

 <State 29>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_10_load', ./dut.cpp:19042) on local variable 'data_split.V[1]' [369]  (0 ns)
	'select' operation ('select_ln19042', ./dut.cpp:19042) [371]  (0.426 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [372]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
