<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7s50csga324-1" LaunchTime="1686513583">
  <File Type="ROUTE-PWR" Name="topModule_power_routed.rpt"/>
  <File Type="PA-TCL" Name="topModule.tcl"/>
  <File Type="BITSTR-MMI" Name="topModule.mmi"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="topModule_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="topModule_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="topModule_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="topModule_reports.tcl"/>
  <File Type="OPT-TIMING" Name="topModule_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="topModule_opt.dcp"/>
  <File Type="OPT-DRC" Name="topModule_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="topModule.hwdef"/>
  <File Type="PWROPT-DCP" Name="topModule_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="topModule_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="topModule_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="topModule_placed.dcp"/>
  <File Type="PLACE-IO" Name="topModule_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="topModule_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="topModule_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="topModule_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="topModule_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="topModule_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="topModule_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BIN" Name="topModule.bin"/>
  <File Type="PLACE-TIMING" Name="topModule_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="topModule_postplace_pwropt.dcp"/>
  <File Type="BITSTR-MSK" Name="topModule.msk"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="topModule_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="topModule_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="topModule_drc_physopted.rpt"/>
  <File Type="BITSTR-RBT" Name="topModule.rbt"/>
  <File Type="PHYSOPT-TIMING" Name="topModule_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="topModule_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="topModule_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="topModule_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="topModule_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="topModule_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="topModule_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="topModule_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="topModule_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="topModule_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="topModule_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="topModule_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="topModule_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="topModule_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="topModule_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="topModule_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="topModule_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="topModule_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="topModule_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="topModule_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="topModule_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="topModule_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="topModule_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="topModule_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="topModule_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="topModule_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="topModule_bus_skew_postroute_physopted.rpt"/>
  <File Type="BG-BIT" Name="topModule.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="topModule_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="topModule_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="topModule.nky"/>
  <File Type="BITSTR-BMM" Name="topModule_bd.bmm"/>
  <File Type="PDI-FILE" Name="topModule.pdi"/>
  <File Type="RCFI_FILE" Name="topModule.rcfi"/>
  <File Type="CFI_FILE" Name="topModule.cfi"/>
  <File Type="RNPI_FILE" Name="topModule.rnpi"/>
  <File Type="NPI_FILE" Name="topModule.npi"/>
  <File Type="RBD_FILE" Name="topModule.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="topModule.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="topModule.sysdef"/>
  <File Type="BG-BGN" Name="topModule.bgn"/>
  <File Type="BG-DRC" Name="topModule.drc"/>
  <File Type="RDI-RDI" Name="topModule.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="topModule_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="topModule_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/XADC FPGA Reading/hw.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1684180496"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/DT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/imports/Submodulos/DT.v"/>
        <Attr Name="ImportTime" Val="1685618915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/ROM_grados_numericos.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/ROM_grados_numericos.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/XADCdemo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/XADC FPGA Reading/hw.srcs/sources_1/imports/hdl/XADCdemo.v"/>
        <Attr Name="ImportTime" Val="1685443034"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/controlador.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/controlador.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/divisor_freq.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/divisor_freq.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pwm8bits.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/new/pwm8bits.v"/>
        <Attr Name="ImportTime" Val="1685618915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/transmisor_async.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/transmisor_async.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/topModule.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/new/topModule.v"/>
        <Attr Name="ImportTime" Val="1686112947"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/rotary_decoder.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/rotary_decoder.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/comparator.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/imports/Submodulos/comparator.v"/>
        <Attr Name="ImportTime" Val="1685618915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/ADC_CTRL.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/ADC_CTRL.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/display_360g.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/display_360g.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/division32.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/new/division32.v"/>
        <Attr Name="ImportTime" Val="1685618915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Submodulos/pwm.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/PIDController/Submodulos/pwm.v"/>
        <Attr Name="ImportTime" Val="1669747896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/serialPrint.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/new/serialPrint.v"/>
        <Attr Name="ImportTime" Val="1685618915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/callPWM/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Flyback_Converter.xpr/callPWM/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1686254290"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="topModule"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../FPGA-based-Digital-Twin/Vivado/callPWM.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc"/>
        <Attr Name="ImportTime" Val="1685434577"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
