\doxysubsubsubsection{AHB2 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status}{}\label{group___r_c_c___a_h_b2___clock___enable___disable___status}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB2 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga891c5f28951eb33a3b14885d48fc25fc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga4c449f003b0f20661285fb6a792f741e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_gab9b696b4fb15cd66d3b6ad180df96e38}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga1f26d3fd5c29028c02c448e914049a20}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga0fe756cbae2fd6772d5094efe152af8a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_gad08ba46d7995500483e463dbccd5cf54}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}
Check whether the AHB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga1f26d3fd5c29028c02c448e914049a20}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga1f26d3fd5c29028c02c448e914049a20} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga891c5f28951eb33a3b14885d48fc25fc}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga891c5f28951eb33a3b14885d48fc25fc} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga0fe756cbae2fd6772d5094efe152af8a}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga0fe756cbae2fd6772d5094efe152af8a} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga4c449f003b0f20661285fb6a792f741e}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga4c449f003b0f20661285fb6a792f741e} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_gad08ba46d7995500483e463dbccd5cf54}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_gad08ba46d7995500483e463dbccd5cf54} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_gab9b696b4fb15cd66d3b6ad180df96e38}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_gab9b696b4fb15cd66d3b6ad180df96e38} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)\ !=\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)\ ==\ 0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)\ !=\ 0U)}

\end{DoxyCode}
