
*** Running vivado
    with args -log afficher_16bits.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source afficher_16bits.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source afficher_16bits.tcl -notrace
Command: synth_design -top afficher_16bits -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31616 
Terminated helper unrecognised option '-nojournal'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1279.422 ; gain = 86.766 ; free physical = 1881 ; free virtual = 12344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'afficher_16bits' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/afficher_16bits.vhd:41]
INFO: [Synth 8-3491] module 'clk190' declared at '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/clk190.vhd:36' bound to instance 'cmp_clock' of component 'clk190' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/afficher_16bits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'clk190' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/clk190.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clk190' (1#1) [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/clk190.vhd:42]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/imports/new/x7seg.vhd:34' bound to instance 'cmp_7seg' of component 'x7seg' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/afficher_16bits.vhd:67]
INFO: [Synth 8-638] synthesizing module 'x7seg' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/imports/new/x7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'x7seg' (2#1) [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/imports/new/x7seg.vhd:39]
INFO: [Synth 8-3491] module 'fsm_seg' declared at '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/fsm_seg.vhd:34' bound to instance 'cmp_fsm' of component 'fsm_seg' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/afficher_16bits.vhd:69]
INFO: [Synth 8-638] synthesizing module 'fsm_seg' [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/fsm_seg.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/fsm_seg.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fsm_seg' (3#1) [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/fsm_seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'afficher_16bits' (4#1) [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/afficher_16bits.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.047 ; gain = 131.391 ; free physical = 1893 ; free virtual = 12357
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.047 ; gain = 131.391 ; free physical = 1893 ; free virtual = 12357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.047 ; gain = 131.391 ; free physical = 1893 ; free virtual = 12357
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
Finished Parsing XDC File [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/afficher_16bits_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/afficher_16bits_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.383 ; gain = 0.000 ; free physical = 1683 ; free virtual = 12151
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1770 ; free virtual = 12227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1770 ; free virtual = 12227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1771 ; free virtual = 12227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_seg'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     st1 |                             0001 |                               00
                     st2 |                             0010 |                               01
                     st3 |                             0100 |                               10
                     st4 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_seg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1761 ; free virtual = 12218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module afficher_16bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module clk190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm_seg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element cmp_clock/E190_reg was removed.  [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/sources_1/new/clk190.vhd:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1751 ; free virtual = 12209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1614 ; free virtual = 12084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 1614 ; free virtual = 12084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |     7|
|7     |LUT6   |     8|
|8     |FDRE   |    27|
|9     |IBUF   |    17|
|10    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    81|
|2     |  cmp_clock |clk190  |    25|
|3     |  cmp_fsm   |fsm_seg |    27|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1613 ; free virtual = 12083
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.391 ; gain = 139.398 ; free physical = 1666 ; free virtual = 12137
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.391 ; gain = 437.734 ; free physical = 1666 ; free virtual = 12137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1632.391 ; gain = 445.695 ; free physical = 1654 ; free virtual = 12124
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/synth_1/afficher_16bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file afficher_16bits_utilization_synth.rpt -pb afficher_16bits_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1656.402 ; gain = 0.000 ; free physical = 1655 ; free virtual = 12125
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 11:41:41 2018...
