{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611675706997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611675706997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:41:46 2021 " "Processing started: Tue Jan 26 16:41:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611675706997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611675706997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP23 -c TP23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP23 -c TP23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611675706997 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611675707747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteurn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteurN-myarchitecture " "Found design unit 1: compteurN-myarchitecture" {  } { { "compteurN.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/compteurN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708481 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteurN " "Found entity 1: compteurN" {  } { { "compteurN.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/compteurN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_data-myarchitecture " "Found design unit 1: latch_data-myarchitecture" {  } { { "latch_data.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/latch_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708497 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_data " "Found entity 1: latch_data" {  } { { "latch_data.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/latch_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaire_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaire_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaire_7seg-myarchitecture " "Found design unit 1: binaire_7seg-myarchitecture" {  } { { "binaire_7seg.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/binaire_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708512 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaire_7seg " "Found entity 1: binaire_7seg" {  } { { "binaire_7seg.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/binaire_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenetre_mesure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenetre_mesure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fenetre_Mesure-behav " "Found design unit 1: Fenetre_Mesure-behav" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fenetre_Mesure " "Found entity 1: Fenetre_Mesure" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp23.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp23.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP23 " "Found entity 1: TP23" {  } { { "TP23.bdf" "" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708622 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-myarchitecture " "Found design unit 1: diviseur-myarchitecture" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708653 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675708653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675708653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP23 " "Elaborating entity \"TP23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611675708762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaire_7seg binaire_7seg:inst2 " "Elaborating entity \"binaire_7seg\" for hierarchy \"binaire_7seg:inst2\"" {  } { { "TP23.bdf" "inst2" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 32 736 912 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_data latch_data:inst6 " "Elaborating entity \"latch_data\" for hierarchy \"latch_data:inst6\"" {  } { { "TP23.bdf" "inst6" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 32 504 688 112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fenetre_Mesure Fenetre_Mesure:inst " "Elaborating entity \"Fenetre_Mesure\" for hierarchy \"Fenetre_Mesure:inst\"" {  } { { "TP23.bdf" "inst" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 136 -48 160 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst20 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst20\"" {  } { { "TP23.bdf" "inst20" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 216 -176 -96 328 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675708950 ""}  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611675708950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611675709028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611675709028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675709044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst24 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst24\"" {  } { { "TP23.bdf" "inst24" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 368 -376 -232 448 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675709075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst21 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst21\"" {  } { { "TP23.bdf" "inst21" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 448 -376 -232 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675709106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst22 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst22\"" {  } { { "TP23.bdf" "inst22" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 528 -376 -232 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675709122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst14 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst14\"" {  } { { "TP23.bdf" "inst14" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 72 -376 -232 152 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675709137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteurN compteurN:inst10 " "Elaborating entity \"compteurN\" for hierarchy \"compteurN:inst10\"" {  } { { "TP23.bdf" "inst10" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 136 232 408 248 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611675709153 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~synth " "Found clock multiplexer lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_33e.tdf" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/db/mux_33e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1611675709512 "|TP23|lpm_mux0:inst20|lpm_mux:LPM_MUX_component|mux_33e:auto_generated|result_node[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1611675709512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1611675710028 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1611675710028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1611675710731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611675710731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611675710950 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611675710950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611675710950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611675710950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611675710981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:41:50 2021 " "Processing ended: Tue Jan 26 16:41:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611675710981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611675710981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611675710981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611675710981 ""}
