
4_ADC_InjectedChannel_Polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004084  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08004198  08004198  00014198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004624  08004624  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  08004624  08004624  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004624  08004624  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004624  08004624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004628  08004628  00014628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  0800462c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  200001d0  080047fc  000201d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  080047fc  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006508  00000000  00000000  000201f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001141  00000000  00000000  00026701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000250  00000000  00000000  00027848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001c8  00000000  00000000  00027a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011cc4  00000000  00000000  00027c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000045cc  00000000  00000000  00039924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000592e0  00000000  00000000  0003def0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000971d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001888  00000000  00000000  00097224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  00098aac  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  00098b60  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d0 	.word	0x200001d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800417c 	.word	0x0800417c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d4 	.word	0x200001d4
 800014c:	0800417c 	.word	0x0800417c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	db0c      	blt.n	8000af4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	f003 021f 	and.w	r2, r3, #31
 8000ae0:	4907      	ldr	r1, [pc, #28]	; (8000b00 <__NVIC_ClearPendingIRQ+0x38>)
 8000ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae6:	095b      	lsrs	r3, r3, #5
 8000ae8:	2001      	movs	r0, #1
 8000aea:	fa00 f202 	lsl.w	r2, r0, r2
 8000aee:	3360      	adds	r3, #96	; 0x60
 8000af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000af4:	bf00      	nop
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bc80      	pop	{r7}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	e000e100 	.word	0xe000e100
 8000b04:	00000000 	.word	0x00000000

08000b08 <main>:
uint16_t adcValue[3];
uint16_t jadcValue;
uint16_t temp;

int main(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  // Configure 72MHz clock
  rcc_HSE_config();
 8000b0c:	f000 fbd2 	bl	80012b4 <rcc_HSE_config>
  rcc_SysTick_config();
 8000b10:	f000 fc56 	bl	80013c0 <rcc_SysTick_config>
  // UART configuration
  uart_UART1_GPIO_config();
 8000b14:	f000 fcda 	bl	80014cc <uart_UART1_GPIO_config>
  uart_UART1_config();
 8000b18:	f000 fd0e 	bl	8001538 <uart_UART1_config>
  // LED configuration
  gpio_LED_config();
 8000b1c:	f000 faee 	bl	80010fc <gpio_LED_config>
  // Button configuration
  gpio_PB_config();
 8000b20:	f000 fb16 	bl	8001150 <gpio_PB_config>
  // Slide switchs configuration
  gpio_SW_config();
 8000b24:	f000 fb3c 	bl	80011a0 <gpio_SW_config>
  // ADC configuration
  adc_GPIO_config();
 8000b28:	f000 f92e 	bl	8000d88 <adc_GPIO_config>
  adc_multiChannel_config();
 8000b2c:	f000 f944 	bl	8000db8 <adc_multiChannel_config>
  adc_multiChannel_DMA_config(adcValue);
 8000b30:	4831      	ldr	r0, [pc, #196]	; (8000bf8 <main+0xf0>)
 8000b32:	f000 f9c9 	bl	8000ec8 <adc_multiChannel_DMA_config>
  adc_AWD_config(ADC_CHANNEL2, 100, 4000);
 8000b36:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000b3a:	2164      	movs	r1, #100	; 0x64
 8000b3c:	2002      	movs	r0, #2
 8000b3e:	f000 fa37 	bl	8000fb0 <adc_AWD_config>
//  adc_start();
  // TIM3 configuration
  tim_TIM3_config();
 8000b42:	f000 fc87 	bl	8001454 <tim_TIM3_config>
  adc_INJ_config(ADC_CHANNEL1);
 8000b46:	2001      	movs	r0, #1
 8000b48:	f000 fa72 	bl	8001030 <adc_INJ_config>

  printf("\nProgram is starting...");
 8000b4c:	482b      	ldr	r0, [pc, #172]	; (8000bfc <main+0xf4>)
 8000b4e:	f001 fa3f 	bl	8001fd0 <iprintf>

  while(1)
  {
    if(tcFlag)
 8000b52:	4b2b      	ldr	r3, [pc, #172]	; (8000c00 <main+0xf8>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d0fb      	beq.n	8000b52 <main+0x4a>
    {
      tcFlag = false;
 8000b5a:	4b29      	ldr	r3, [pc, #164]	; (8000c00 <main+0xf8>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	701a      	strb	r2, [r3, #0]
      if(!BTN_PA0)
 8000b60:	4b28      	ldr	r3, [pc, #160]	; (8000c04 <main+0xfc>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d113      	bne.n	8000b90 <main+0x88>
      {
        adc_INJ_start();
 8000b68:	f000 fa9a 	bl	80010a0 <adc_INJ_start>
        if(adc_INJ_pollForEOC(550))
 8000b6c:	f240 2026 	movw	r0, #550	; 0x226
 8000b70:	f000 faa4 	bl	80010bc <adc_INJ_pollForEOC>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d00a      	beq.n	8000b90 <main+0x88>
        {
          jadcValue = ADC1->JDR1;
 8000b7a:	4b23      	ldr	r3, [pc, #140]	; (8000c08 <main+0x100>)
 8000b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b7e:	b29a      	uxth	r2, r3
 8000b80:	4b22      	ldr	r3, [pc, #136]	; (8000c0c <main+0x104>)
 8000b82:	801a      	strh	r2, [r3, #0]
          printf("\nInjChannel = %u", jadcValue);
 8000b84:	4b21      	ldr	r3, [pc, #132]	; (8000c0c <main+0x104>)
 8000b86:	881b      	ldrh	r3, [r3, #0]
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4821      	ldr	r0, [pc, #132]	; (8000c10 <main+0x108>)
 8000b8c:	f001 fa20 	bl	8001fd0 <iprintf>
        }
      }
      temp = (uint16_t)adcValue[1]/12.41;
 8000b90:	4b19      	ldr	r3, [pc, #100]	; (8000bf8 <main+0xf0>)
 8000b92:	885b      	ldrh	r3, [r3, #2]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff fc35 	bl	8000404 <__aeabi_i2d>
 8000b9a:	a315      	add	r3, pc, #84	; (adr r3, 8000bf0 <main+0xe8>)
 8000b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ba0:	f7ff fdc4 	bl	800072c <__aeabi_ddiv>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	4610      	mov	r0, r2
 8000baa:	4619      	mov	r1, r3
 8000bac:	f7ff ff6c 	bl	8000a88 <__aeabi_d2uiz>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	b29a      	uxth	r2, r3
 8000bb4:	4b17      	ldr	r3, [pc, #92]	; (8000c14 <main+0x10c>)
 8000bb6:	801a      	strh	r2, [r3, #0]
      printf("\nChannel1 = %u     Temp = %u     Channel3 = %u", adcValue[0], temp, adcValue[2]);
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <main+0xf0>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4b15      	ldr	r3, [pc, #84]	; (8000c14 <main+0x10c>)
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <main+0xf0>)
 8000bc6:	889b      	ldrh	r3, [r3, #4]
 8000bc8:	4813      	ldr	r0, [pc, #76]	; (8000c18 <main+0x110>)
 8000bca:	f001 fa01 	bl	8001fd0 <iprintf>
      gpio_LED_toggle();
 8000bce:	f000 fab1 	bl	8001134 <gpio_LED_toggle>
      if(awdFlag)
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <main+0x114>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d006      	beq.n	8000be8 <main+0xe0>
      {
        awdFlag = false;
 8000bda:	4b10      	ldr	r3, [pc, #64]	; (8000c1c <main+0x114>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	701a      	strb	r2, [r3, #0]
        printf("\nxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx");
 8000be0:	480f      	ldr	r0, [pc, #60]	; (8000c20 <main+0x118>)
 8000be2:	f001 f9f5 	bl	8001fd0 <iprintf>
 8000be6:	e7b4      	b.n	8000b52 <main+0x4a>
      }
      else
      {
        printf("\n-----------------------------------");
 8000be8:	480e      	ldr	r0, [pc, #56]	; (8000c24 <main+0x11c>)
 8000bea:	f001 f9f1 	bl	8001fd0 <iprintf>
    if(tcFlag)
 8000bee:	e7b0      	b.n	8000b52 <main+0x4a>
 8000bf0:	851eb852 	.word	0x851eb852
 8000bf4:	4028d1eb 	.word	0x4028d1eb
 8000bf8:	20000204 	.word	0x20000204
 8000bfc:	08004198 	.word	0x08004198
 8000c00:	200001ec 	.word	0x200001ec
 8000c04:	42210100 	.word	0x42210100
 8000c08:	40012400 	.word	0x40012400
 8000c0c:	20000200 	.word	0x20000200
 8000c10:	080041b0 	.word	0x080041b0
 8000c14:	20000202 	.word	0x20000202
 8000c18:	080041c4 	.word	0x080041c4
 8000c1c:	200001ed 	.word	0x200001ed
 8000c20:	080041f4 	.word	0x080041f4
 8000c24:	0800421c 	.word	0x0800421c

08000c28 <DMA1_Channel1_IRQHandler>:
  }
}

// DMA transfer complete interrupt
void DMA1_Channel1_IRQHandler()
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  if(DMA1->ISR & DMA_ISR_TCIF1)
 8000c2c:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <DMA1_Channel1_IRQHandler+0x2c>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d00b      	beq.n	8000c50 <DMA1_Channel1_IRQHandler+0x28>
  {
    // Clear flags
    NVIC_ClearPendingIRQ(DMA1_Channel1_IRQn);
 8000c38:	200b      	movs	r0, #11
 8000c3a:	f7ff ff45 	bl	8000ac8 <__NVIC_ClearPendingIRQ>
    DMA1->IFCR |= DMA_IFCR_CTCIF1;
 8000c3e:	4b05      	ldr	r3, [pc, #20]	; (8000c54 <DMA1_Channel1_IRQHandler+0x2c>)
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <DMA1_Channel1_IRQHandler+0x2c>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	6053      	str	r3, [r2, #4]
    tcFlag = true;
 8000c4a:	4b03      	ldr	r3, [pc, #12]	; (8000c58 <DMA1_Channel1_IRQHandler+0x30>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
  }
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40020000 	.word	0x40020000
 8000c58:	200001ec 	.word	0x200001ec

08000c5c <ADC1_2_IRQHandler>:

// ADC AWD interrupt
void ADC1_2_IRQHandler()
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  if(ADC1->SR & ADC_SR_AWD)
 8000c60:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <ADC1_2_IRQHandler+0x2c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d008      	beq.n	8000c7e <ADC1_2_IRQHandler+0x22>
  {
    ADC1->SR &= ~ADC_SR_AWD;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <ADC1_2_IRQHandler+0x2c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <ADC1_2_IRQHandler+0x2c>)
 8000c72:	f023 0301 	bic.w	r3, r3, #1
 8000c76:	6013      	str	r3, [r2, #0]
    // Signal to application
    awdFlag = true;
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <ADC1_2_IRQHandler+0x30>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	701a      	strb	r2, [r3, #0]
  }
  NVIC_ClearPendingIRQ(ADC1_2_IRQn);
 8000c7e:	2012      	movs	r0, #18
 8000c80:	f7ff ff22 	bl	8000ac8 <__NVIC_ClearPendingIRQ>
}
 8000c84:	bf00      	nop
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40012400 	.word	0x40012400
 8000c8c:	200001ed 	.word	0x200001ed

08000c90 <__io_putchar>:

int __io_putchar(int ch);
int _write(int file, char *ptr, int len);

int __io_putchar(int ch)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint8_t c[1];
  c[0] = ch & 0x00FF;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	733b      	strb	r3, [r7, #12]
  uart_UART1_transmit(&c[0], 1, 100);
 8000c9e:	f107 030c 	add.w	r3, r7, #12
 8000ca2:	2264      	movs	r2, #100	; 0x64
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 fc9c 	bl	80015e4 <uart_UART1_transmit>
  return ch;
 8000cac:	687b      	ldr	r3, [r7, #4]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <_write>:

int _write(int file, char *ptr, int len)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b086      	sub	sp, #24
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	60f8      	str	r0, [r7, #12]
 8000cbe:	60b9      	str	r1, [r7, #8]
 8000cc0:	607a      	str	r2, [r7, #4]
  for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	e009      	b.n	8000cdc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	1c5a      	adds	r2, r3, #1
 8000ccc:	60ba      	str	r2, [r7, #8]
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff ffdd 	bl	8000c90 <__io_putchar>
  for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	697a      	ldr	r2, [r7, #20]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	dbf1      	blt.n	8000cc8 <_write+0x12>
  }
  return len;
 8000ce4:	687b      	ldr	r3, [r7, #4]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3718      	adds	r7, #24
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}

08000cee <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr
	...

08000cfc <__NVIC_EnableIRQ>:
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	db0b      	blt.n	8000d26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	f003 021f 	and.w	r2, r3, #31
 8000d14:	4906      	ldr	r1, [pc, #24]	; (8000d30 <__NVIC_EnableIRQ+0x34>)
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	095b      	lsrs	r3, r3, #5
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr
 8000d30:	e000e100 	.word	0xe000e100

08000d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	6039      	str	r1, [r7, #0]
 8000d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	db0a      	blt.n	8000d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	490c      	ldr	r1, [pc, #48]	; (8000d80 <__NVIC_SetPriority+0x4c>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	0112      	lsls	r2, r2, #4
 8000d54:	b2d2      	uxtb	r2, r2
 8000d56:	440b      	add	r3, r1
 8000d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d5c:	e00a      	b.n	8000d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4908      	ldr	r1, [pc, #32]	; (8000d84 <__NVIC_SetPriority+0x50>)
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	3b04      	subs	r3, #4
 8000d6c:	0112      	lsls	r2, r2, #4
 8000d6e:	b2d2      	uxtb	r2, r2
 8000d70:	440b      	add	r3, r1
 8000d72:	761a      	strb	r2, [r3, #24]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bc80      	pop	{r7}
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000e100 	.word	0xe000e100
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <adc_GPIO_config>:

/**
 * @brief ADC GPIO pins: PA1-POT, PA2-X, PA3-Y
 */
void adc_GPIO_config()
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  // Enable portA clock
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <adc_GPIO_config+0x28>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	4a07      	ldr	r2, [pc, #28]	; (8000db0 <adc_GPIO_config+0x28>)
 8000d92:	f043 0304 	orr.w	r3, r3, #4
 8000d96:	6193      	str	r3, [r2, #24]
  // PA1, PA2, PA3 as analog input mode
  GPIOA->CRL &= ~(0xFFFUL << 4U);
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <adc_GPIO_config+0x2c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a05      	ldr	r2, [pc, #20]	; (8000db4 <adc_GPIO_config+0x2c>)
 8000d9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000da2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000da6:	6013      	str	r3, [r2, #0]
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40021000 	.word	0x40021000
 8000db4:	40010800 	.word	0x40010800

08000db8 <adc_multiChannel_config>:

/**
 * @brief ADC multi channel configuration
 */
void adc_multiChannel_config()
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  // Enable ADC1 clock
  RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000dbc:	4b40      	ldr	r3, [pc, #256]	; (8000ec0 <adc_multiChannel_config+0x108>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	4a3f      	ldr	r2, [pc, #252]	; (8000ec0 <adc_multiChannel_config+0x108>)
 8000dc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dc6:	6193      	str	r3, [r2, #24]
  // Right alignment
  ADC1->CR2 &= ~(ADC_CR2_ALIGN);
 8000dc8:	4b3e      	ldr	r3, [pc, #248]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	4a3d      	ldr	r2, [pc, #244]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000dd2:	6093      	str	r3, [r2, #8]
  // Single conversion
  ADC1->CR2 &= ~(ADC_CR2_CONT);
 8000dd4:	4b3b      	ldr	r3, [pc, #236]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	4a3a      	ldr	r2, [pc, #232]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dda:	f023 0302 	bic.w	r3, r3, #2
 8000dde:	6093      	str	r3, [r2, #8]
//  // Software trigger
//  ADC1->CR2 |= ADC_CR2_EXTSEL;
  // TIM3_TRGO
  ADC1->CR2 |= ADC_CR2_EXTTRIG;
 8000de0:	4b38      	ldr	r3, [pc, #224]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	4a37      	ldr	r2, [pc, #220]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000dea:	6093      	str	r3, [r2, #8]
  // Select TIM3_TRGO as external trigger source
  ADC1->CR2 &= ~(ADC_CR2_EXTSEL);
 8000dec:	4b35      	ldr	r3, [pc, #212]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	4a34      	ldr	r2, [pc, #208]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000df2:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8000df6:	6093      	str	r3, [r2, #8]
  ADC1->CR2 |= ADC_CR2_EXTSEL_2;
 8000df8:	4b32      	ldr	r3, [pc, #200]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	4a31      	ldr	r2, [pc, #196]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000dfe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e02:	6093      	str	r3, [r2, #8]
  // 28 cycles -> Sample time = (12 + 28.5)/12MHz = 3.375us
  // PA1, PA2, PA3
  ADC1->SMPR2 &= ~(ADC_SMPR2_SMP1 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP3);
 8000e04:	4b2f      	ldr	r3, [pc, #188]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e06:	691b      	ldr	r3, [r3, #16]
 8000e08:	4a2e      	ldr	r2, [pc, #184]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e0a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000e0e:	f023 0308 	bic.w	r3, r3, #8
 8000e12:	6113      	str	r3, [r2, #16]
  ADC1->SMPR2 |= (ADC_SMPR2_SMP1_0 | ADC_SMPR2_SMP1_1 | ADC_SMPR2_SMP2_0 | \
 8000e14:	4b2b      	ldr	r3, [pc, #172]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e16:	691b      	ldr	r3, [r3, #16]
 8000e18:	4a2a      	ldr	r2, [pc, #168]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e1a:	f443 63db 	orr.w	r3, r3, #1752	; 0x6d8
 8000e1e:	6113      	str	r3, [r2, #16]
                  ADC_SMPR2_SMP2_1 | ADC_SMPR2_SMP3_0 | ADC_SMPR2_SMP3_1);
  // Number of conversion = 3
  ADC1->SQR1 &= ~(ADC_SQR1_L);
 8000e20:	4b28      	ldr	r3, [pc, #160]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e24:	4a27      	ldr	r2, [pc, #156]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000e2a:	62d3      	str	r3, [r2, #44]	; 0x2c
  ADC1->SQR1 |= ADC_SQR1_L_1;
 8000e2c:	4b25      	ldr	r3, [pc, #148]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e30:	4a24      	ldr	r2, [pc, #144]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e36:	62d3      	str	r3, [r2, #44]	; 0x2c
  // Sequencer
  //ADC1->SQR3 = 0;
  // Rank 1 - PA1
  ADC1->SQR3 |= (1UL << 0U);
 8000e38:	4b22      	ldr	r3, [pc, #136]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e3c:	4a21      	ldr	r2, [pc, #132]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e3e:	f043 0301 	orr.w	r3, r3, #1
 8000e42:	6353      	str	r3, [r2, #52]	; 0x34
  // Rank 2 - PA2
  ADC1->SQR3 |= (2UL << 5U);
 8000e44:	4b1f      	ldr	r3, [pc, #124]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e48:	4a1e      	ldr	r2, [pc, #120]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e4e:	6353      	str	r3, [r2, #52]	; 0x34
  // Rank 3 - PA3
  ADC1->SQR3 |= (3UL << 10U);
 8000e50:	4b1c      	ldr	r3, [pc, #112]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e54:	4a1b      	ldr	r2, [pc, #108]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e56:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000e5a:	6353      	str	r3, [r2, #52]	; 0x34
  // Enable scan mode
  ADC1->CR1 |= ADC_CR1_SCAN;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	4a18      	ldr	r2, [pc, #96]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e66:	6053      	str	r3, [r2, #4]
  // Enable DMA - ADC registers
  ADC1->CR2 |= ADC_CR2_DMA;
 8000e68:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	4a15      	ldr	r2, [pc, #84]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e72:	6093      	str	r3, [r2, #8]
  // Power up ADC
  ADC1->CR2 |= ADC_CR2_ADON;
 8000e74:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	4a12      	ldr	r2, [pc, #72]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	6093      	str	r3, [r2, #8]
  // Wait for ADC to stabilize by calibrate it
  ADC1->CR2 |= ADC_CR2_RSTCAL;
 8000e80:	4b10      	ldr	r3, [pc, #64]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	4a0f      	ldr	r2, [pc, #60]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e86:	f043 0308 	orr.w	r3, r3, #8
 8000e8a:	6093      	str	r3, [r2, #8]
  while(ADC1->CR2 & ADC_CR2_RSTCAL);
 8000e8c:	bf00      	nop
 8000e8e:	4b0d      	ldr	r3, [pc, #52]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f9      	bne.n	8000e8e <adc_multiChannel_config+0xd6>
  ADC1->CR2 |= ADC_CR2_CAL;
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	4a09      	ldr	r2, [pc, #36]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6093      	str	r3, [r2, #8]
  while(ADC1->CR2 & ADC_CR2_CAL);
 8000ea6:	bf00      	nop
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <adc_multiChannel_config+0x10c>)
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	f003 0304 	and.w	r3, r3, #4
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1f9      	bne.n	8000ea8 <adc_multiChannel_config+0xf0>
}
 8000eb4:	bf00      	nop
 8000eb6:	bf00      	nop
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40012400 	.word	0x40012400

08000ec8 <adc_multiChannel_DMA_config>:

/**
 * @brief ADC DMA configuration
 */
void adc_multiChannel_DMA_config(uint16_t *pADCBuffer)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  // ADC1-> DMA1 - Channel1
  // Enable DMA1 clock
  RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8000ed0:	4b33      	ldr	r3, [pc, #204]	; (8000fa0 <adc_multiChannel_DMA_config+0xd8>)
 8000ed2:	695b      	ldr	r3, [r3, #20]
 8000ed4:	4a32      	ldr	r2, [pc, #200]	; (8000fa0 <adc_multiChannel_DMA_config+0xd8>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	6153      	str	r3, [r2, #20]
  // Clear DMA1 - Channel1 status flags
  DMA1->IFCR |= 0xFUL;
 8000edc:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <adc_multiChannel_DMA_config+0xdc>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	4a30      	ldr	r2, [pc, #192]	; (8000fa4 <adc_multiChannel_DMA_config+0xdc>)
 8000ee2:	f043 030f 	orr.w	r3, r3, #15
 8000ee6:	6053      	str	r3, [r2, #4]
  // Peripherals address (src)
  DMA1_Channel1->CPAR = (uint32_t)(&(ADC1->DR));
 8000ee8:	4b2f      	ldr	r3, [pc, #188]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000eea:	4a30      	ldr	r2, [pc, #192]	; (8000fac <adc_multiChannel_DMA_config+0xe4>)
 8000eec:	609a      	str	r2, [r3, #8]
  // Memory address (dst)
  DMA1_Channel1->CMAR = (uint32_t)pADCBuffer;
 8000eee:	4a2e      	ldr	r2, [pc, #184]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	60d3      	str	r3, [r2, #12]
  // Number of transfer
  DMA1_Channel1->CNDTR =  3UL;
 8000ef4:	4b2c      	ldr	r3, [pc, #176]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000ef6:	2203      	movs	r2, #3
 8000ef8:	605a      	str	r2, [r3, #4]
  // Disable M2M mode
  DMA1_Channel1->CCR &= ~(DMA_CCR_MEM2MEM);
 8000efa:	4b2b      	ldr	r3, [pc, #172]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a2a      	ldr	r2, [pc, #168]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f04:	6013      	str	r3, [r2, #0]
  // Set channel priority low
  DMA1_Channel1->CCR &= ~(DMA_CCR_PL);
 8000f06:	4b28      	ldr	r3, [pc, #160]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a27      	ldr	r2, [pc, #156]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f10:	6013      	str	r3, [r2, #0]
  // Circular/normal mode
  DMA1_Channel1->CCR |= DMA_CCR_CIRC; //??????????????????
 8000f12:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a24      	ldr	r2, [pc, #144]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f18:	f043 0320 	orr.w	r3, r3, #32
 8000f1c:	6013      	str	r3, [r2, #0]
  // Enable memory increment
  DMA1_Channel1->CCR |= DMA_CCR_MINC;
 8000f1e:	4b22      	ldr	r3, [pc, #136]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a21      	ldr	r2, [pc, #132]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f28:	6013      	str	r3, [r2, #0]
  // Disable peripheral increment
  DMA1_Channel1->CCR &= ~(DMA_CCR_PINC);
 8000f2a:	4b1f      	ldr	r3, [pc, #124]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a1e      	ldr	r2, [pc, #120]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f34:	6013      	str	r3, [r2, #0]
  // Peripherals 16-bit
  DMA1_Channel1->CCR &= ~(DMA_CCR_PSIZE);
 8000f36:	4b1c      	ldr	r3, [pc, #112]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a1b      	ldr	r2, [pc, #108]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f40:	6013      	str	r3, [r2, #0]
  DMA1_Channel1->CCR |= DMA_CCR_PSIZE_0;
 8000f42:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a18      	ldr	r2, [pc, #96]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f4c:	6013      	str	r3, [r2, #0]
  // Memory 16-bit
  DMA1_Channel1->CCR &= ~(DMA_CCR_MSIZE);
 8000f4e:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a15      	ldr	r2, [pc, #84]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f54:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000f58:	6013      	str	r3, [r2, #0]
  DMA1_Channel1->CCR |= DMA_CCR_MSIZE_0;
 8000f5a:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a12      	ldr	r2, [pc, #72]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f64:	6013      	str	r3, [r2, #0]
  // Direction = src -> dst
  DMA1_Channel1->CCR &= ~(DMA_CCR_DIR);
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a0f      	ldr	r2, [pc, #60]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f6c:	f023 0310 	bic.w	r3, r3, #16
 8000f70:	6013      	str	r3, [r2, #0]
  // Enable DMA
  DMA1_Channel1->CCR |= DMA_CCR_EN;
 8000f72:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a0c      	ldr	r2, [pc, #48]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6013      	str	r3, [r2, #0]
  // Enable transfer complete interrupt of DMA
  DMA1_Channel1->CCR |= DMA_CCR_TCIE;
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a09      	ldr	r2, [pc, #36]	; (8000fa8 <adc_multiChannel_DMA_config+0xe0>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	6013      	str	r3, [r2, #0]

  // NVIC configuration
  NVIC_SetPriority(DMA1_Channel1_IRQn, 2);
 8000f8a:	2102      	movs	r1, #2
 8000f8c:	200b      	movs	r0, #11
 8000f8e:	f7ff fed1 	bl	8000d34 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f92:	200b      	movs	r0, #11
 8000f94:	f7ff feb2 	bl	8000cfc <__NVIC_EnableIRQ>
}
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40020000 	.word	0x40020000
 8000fa8:	40020008 	.word	0x40020008
 8000fac:	4001244c 	.word	0x4001244c

08000fb0 <adc_AWD_config>:
/**
 * @brief ADC Analog watchdog configuration
 * @param lowThreshold/highThreshold 0 - 4095
 */
void adc_AWD_config(ADC_CHANNEL channel, uint16_t lowThreshold, uint16_t highThreshold)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	80bb      	strh	r3, [r7, #4]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	807b      	strh	r3, [r7, #2]
  // Set threshold value
  ADC1->LTR = lowThreshold;
 8000fc2:	4a1a      	ldr	r2, [pc, #104]	; (800102c <adc_AWD_config+0x7c>)
 8000fc4:	88bb      	ldrh	r3, [r7, #4]
 8000fc6:	6293      	str	r3, [r2, #40]	; 0x28
  ADC1->HTR = highThreshold;
 8000fc8:	4a18      	ldr	r2, [pc, #96]	; (800102c <adc_AWD_config+0x7c>)
 8000fca:	887b      	ldrh	r3, [r7, #2]
 8000fcc:	6253      	str	r3, [r2, #36]	; 0x24
  // Select AWD channel
  ADC1->CR1 &= ~(ADC_CR1_AWDCH);
 8000fce:	4b17      	ldr	r3, [pc, #92]	; (800102c <adc_AWD_config+0x7c>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	4a16      	ldr	r2, [pc, #88]	; (800102c <adc_AWD_config+0x7c>)
 8000fd4:	f023 031f 	bic.w	r3, r3, #31
 8000fd8:	6053      	str	r3, [r2, #4]
  ADC1->CR1 |= (uint32_t)channel << 0U;
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <adc_AWD_config+0x7c>)
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4912      	ldr	r1, [pc, #72]	; (800102c <adc_AWD_config+0x7c>)
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	604b      	str	r3, [r1, #4]
  // AWD on single channel
  ADC1->CR1 |= ADC_CR1_AWDSGL;
 8000fe6:	4b11      	ldr	r3, [pc, #68]	; (800102c <adc_AWD_config+0x7c>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	4a10      	ldr	r2, [pc, #64]	; (800102c <adc_AWD_config+0x7c>)
 8000fec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ff0:	6053      	str	r3, [r2, #4]
  // Disable injected channels AWD
  ADC1->CR1 &= ~(ADC_CR1_JAWDEN);
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <adc_AWD_config+0x7c>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	4a0d      	ldr	r2, [pc, #52]	; (800102c <adc_AWD_config+0x7c>)
 8000ff8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000ffc:	6053      	str	r3, [r2, #4]
  // Enable regular channels AWD
  ADC1->CR1 |= ADC_CR1_AWDEN;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <adc_AWD_config+0x7c>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4a0a      	ldr	r2, [pc, #40]	; (800102c <adc_AWD_config+0x7c>)
 8001004:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001008:	6053      	str	r3, [r2, #4]
  // Enable AWD interrupt
  ADC1->CR1 |= ADC_CR1_AWDIE;
 800100a:	4b08      	ldr	r3, [pc, #32]	; (800102c <adc_AWD_config+0x7c>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	4a07      	ldr	r2, [pc, #28]	; (800102c <adc_AWD_config+0x7c>)
 8001010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001014:	6053      	str	r3, [r2, #4]
  // Enable ADC1 interrupt (NVIC)
  NVIC_SetPriority(ADC1_2_IRQn, 1);
 8001016:	2101      	movs	r1, #1
 8001018:	2012      	movs	r0, #18
 800101a:	f7ff fe8b 	bl	8000d34 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC1_2_IRQn);
 800101e:	2012      	movs	r0, #18
 8001020:	f7ff fe6c 	bl	8000cfc <__NVIC_EnableIRQ>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40012400 	.word	0x40012400

08001030 <adc_INJ_config>:

/**
 * @brief ADC injected configuration
 */
void adc_INJ_config(ADC_CHANNEL channel)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
  // Disable auto injected
  ADC1->CR1 &= ~(ADC_CR1_JAUTO);
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <adc_INJ_config+0x6c>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	4a17      	ldr	r2, [pc, #92]	; (800109c <adc_INJ_config+0x6c>)
 8001040:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001044:	6053      	str	r3, [r2, #4]
  // Software trigger
  ADC1->CR2 |= ADC_CR2_JEXTSEL;
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <adc_INJ_config+0x6c>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	4a14      	ldr	r2, [pc, #80]	; (800109c <adc_INJ_config+0x6c>)
 800104c:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001050:	6093      	str	r3, [r2, #8]
  // Number of conversion = 1
  ADC1->JSQR &= ~(ADC_JSQR_JL);
 8001052:	4b12      	ldr	r3, [pc, #72]	; (800109c <adc_INJ_config+0x6c>)
 8001054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001056:	4a11      	ldr	r2, [pc, #68]	; (800109c <adc_INJ_config+0x6c>)
 8001058:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800105c:	6393      	str	r3, [r2, #56]	; 0x38
  // Set injected channel
  ADC1->JSQR &= ~(ADC_JSQR_JSQ4);
 800105e:	4b0f      	ldr	r3, [pc, #60]	; (800109c <adc_INJ_config+0x6c>)
 8001060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001062:	4a0e      	ldr	r2, [pc, #56]	; (800109c <adc_INJ_config+0x6c>)
 8001064:	f423 2378 	bic.w	r3, r3, #1015808	; 0xf8000
 8001068:	6393      	str	r3, [r2, #56]	; 0x38
  ADC1->JSQR |= ((uint32_t)channel) << 15U;
 800106a:	4b0c      	ldr	r3, [pc, #48]	; (800109c <adc_INJ_config+0x6c>)
 800106c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	03db      	lsls	r3, r3, #15
 8001072:	490a      	ldr	r1, [pc, #40]	; (800109c <adc_INJ_config+0x6c>)
 8001074:	4313      	orrs	r3, r2
 8001076:	638b      	str	r3, [r1, #56]	; 0x38
  // Enable discontinuous
  ADC1->CR1 &= ~(ADC_CR1_JDISCEN);
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <adc_INJ_config+0x6c>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	4a07      	ldr	r2, [pc, #28]	; (800109c <adc_INJ_config+0x6c>)
 800107e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001082:	6053      	str	r3, [r2, #4]
//  // Sample time
//  ADC1->SMPR2 &= ~(ADC_SMPR2_SMP1);
//  ADC1->SMPR2 |= (ADC_SMPR2_SMP1_0 | ADC_SMPR2_SMP1_1);
  // Software start
  ADC1->CR2 |= ADC_CR2_JEXTTRIG;
 8001084:	4b05      	ldr	r3, [pc, #20]	; (800109c <adc_INJ_config+0x6c>)
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <adc_INJ_config+0x6c>)
 800108a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800108e:	6093      	str	r3, [r2, #8]
//  // Wait for ADC to stabilize by calibrate it
//  ADC1->CR2 |= ADC_CR2_RSTCAL;
//  while(ADC1->CR2 & ADC_CR2_RSTCAL);
//  ADC1->CR2 |= ADC_CR2_CAL;
//  while(ADC1->CR2 & ADC_CR2_CAL);
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40012400 	.word	0x40012400

080010a0 <adc_INJ_start>:

/**
 * @brief ADC injected start
 */
void adc_INJ_start()
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  ADC1->CR2 |= ADC_CR2_JSWSTART;
 80010a4:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <adc_INJ_start+0x18>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	4a03      	ldr	r2, [pc, #12]	; (80010b8 <adc_INJ_start+0x18>)
 80010aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010ae:	6093      	str	r3, [r2, #8]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	40012400 	.word	0x40012400

080010bc <adc_INJ_pollForEOC>:

/**
 * @brief ADC poll for end of injected conversion
 */
bool adc_INJ_pollForEOC(uint32_t msTimeout)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  uint32_t startTick = rcc_msGetTick();
 80010c4:	f000 f9b2 	bl	800142c <rcc_msGetTick>
 80010c8:	60f8      	str	r0, [r7, #12]
  while((ADC1->SR & ADC_SR_JEOC) == 0)
 80010ca:	e009      	b.n	80010e0 <adc_INJ_pollForEOC+0x24>
  {
    if(rcc_msGetTick() - startTick > msTimeout)
 80010cc:	f000 f9ae 	bl	800142c <rcc_msGetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d201      	bcs.n	80010e0 <adc_INJ_pollForEOC+0x24>
    {
      return false;
 80010dc:	2300      	movs	r3, #0
 80010de:	e006      	b.n	80010ee <adc_INJ_pollForEOC+0x32>
  while((ADC1->SR & ADC_SR_JEOC) == 0)
 80010e0:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <adc_INJ_pollForEOC+0x3c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0ef      	beq.n	80010cc <adc_INJ_pollForEOC+0x10>
    }
  }
  return true;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40012400 	.word	0x40012400

080010fc <gpio_LED_config>:

/**
 * @brief LED GPIO configuration (PC13)
 */
void gpio_LED_config()
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  // Enable clock for portC in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8001100:	4b0a      	ldr	r3, [pc, #40]	; (800112c <gpio_LED_config+0x30>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	4a09      	ldr	r2, [pc, #36]	; (800112c <gpio_LED_config+0x30>)
 8001106:	f043 0310 	orr.w	r3, r3, #16
 800110a:	6193      	str	r3, [r2, #24]
  // 50MHz output mode
  GPIOC->CRH |= (GPIO_CRH_MODE13);
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <gpio_LED_config+0x34>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4a07      	ldr	r2, [pc, #28]	; (8001130 <gpio_LED_config+0x34>)
 8001112:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001116:	6053      	str	r3, [r2, #4]
  // Output push-pull
  GPIOC->CRH &= ~(GPIO_CRH_CNF13);
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <gpio_LED_config+0x34>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	4a04      	ldr	r2, [pc, #16]	; (8001130 <gpio_LED_config+0x34>)
 800111e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001122:	6053      	str	r3, [r2, #4]
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	40021000 	.word	0x40021000
 8001130:	40011000 	.word	0x40011000

08001134 <gpio_LED_toggle>:
    GPIOC->ODR &= ~(GPIO_ODR_ODR13);
  }
}

void gpio_LED_toggle()
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  GPIOC->ODR ^= GPIO_ODR_ODR13;
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <gpio_LED_toggle+0x18>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	4a03      	ldr	r2, [pc, #12]	; (800114c <gpio_LED_toggle+0x18>)
 800113e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001142:	60d3      	str	r3, [r2, #12]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	40011000 	.word	0x40011000

08001150 <gpio_PB_config>:

/**
 * @brief Button configuration (PA0)
 */
void gpio_PB_config()
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  // Enable clock for portA in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001154:	4b10      	ldr	r3, [pc, #64]	; (8001198 <gpio_PB_config+0x48>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	4a0f      	ldr	r2, [pc, #60]	; (8001198 <gpio_PB_config+0x48>)
 800115a:	f043 0304 	orr.w	r3, r3, #4
 800115e:	6193      	str	r3, [r2, #24]
  // Input mode
  GPIOA->CRL &= ~(GPIO_CRL_MODE0);
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <gpio_PB_config+0x4c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0d      	ldr	r2, [pc, #52]	; (800119c <gpio_PB_config+0x4c>)
 8001166:	f023 0303 	bic.w	r3, r3, #3
 800116a:	6013      	str	r3, [r2, #0]
  // Input with pull-up/pull-down
  GPIOA->CRL &= ~(GPIO_CRL_CNF0);
 800116c:	4b0b      	ldr	r3, [pc, #44]	; (800119c <gpio_PB_config+0x4c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a0a      	ldr	r2, [pc, #40]	; (800119c <gpio_PB_config+0x4c>)
 8001172:	f023 030c 	bic.w	r3, r3, #12
 8001176:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= GPIO_CRL_CNF0_1;
 8001178:	4b08      	ldr	r3, [pc, #32]	; (800119c <gpio_PB_config+0x4c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a07      	ldr	r2, [pc, #28]	; (800119c <gpio_PB_config+0x4c>)
 800117e:	f043 0308 	orr.w	r3, r3, #8
 8001182:	6013      	str	r3, [r2, #0]
  // Input pull-up
  GPIOA->ODR |= GPIO_ODR_ODR0;
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <gpio_PB_config+0x4c>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	4a04      	ldr	r2, [pc, #16]	; (800119c <gpio_PB_config+0x4c>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	60d3      	str	r3, [r2, #12]
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	40021000 	.word	0x40021000
 800119c:	40010800 	.word	0x40010800

080011a0 <gpio_SW_config>:

/**
 * @brief Slide switchs configuration (PA8, PA15)
 */
void gpio_SW_config()
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  // Enable clock for portA in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <gpio_SW_config+0x78>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a1b      	ldr	r2, [pc, #108]	; (8001218 <gpio_SW_config+0x78>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	6193      	str	r3, [r2, #24]
  // Remap
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80011b0:	4b19      	ldr	r3, [pc, #100]	; (8001218 <gpio_SW_config+0x78>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a18      	ldr	r2, [pc, #96]	; (8001218 <gpio_SW_config+0x78>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	6193      	str	r3, [r2, #24]
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80011bc:	4b16      	ldr	r3, [pc, #88]	; (8001218 <gpio_SW_config+0x78>)
 80011be:	69db      	ldr	r3, [r3, #28]
 80011c0:	4a15      	ldr	r2, [pc, #84]	; (8001218 <gpio_SW_config+0x78>)
 80011c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c6:	61d3      	str	r3, [r2, #28]
  AFIO->MAPR &= ~(AFIO_MAPR_SWJ_CFG);
 80011c8:	4b14      	ldr	r3, [pc, #80]	; (800121c <gpio_SW_config+0x7c>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	4a13      	ldr	r2, [pc, #76]	; (800121c <gpio_SW_config+0x7c>)
 80011ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011d2:	6053      	str	r3, [r2, #4]
  AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_1;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <gpio_SW_config+0x7c>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	4a10      	ldr	r2, [pc, #64]	; (800121c <gpio_SW_config+0x7c>)
 80011da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011de:	6053      	str	r3, [r2, #4]
  // Input mode
  GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_MODE15);
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <gpio_SW_config+0x80>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <gpio_SW_config+0x80>)
 80011e6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80011ea:	f023 0303 	bic.w	r3, r3, #3
 80011ee:	6053      	str	r3, [r2, #4]
  // Input - floating mode
  GPIOA->CRH &= ~(GPIO_CRH_CNF8 | GPIO_CRH_CNF15);
 80011f0:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <gpio_SW_config+0x80>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <gpio_SW_config+0x80>)
 80011f6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80011fa:	f023 030c 	bic.w	r3, r3, #12
 80011fe:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= (GPIO_CRH_CNF8_0 | GPIO_CRH_CNF15_0);
 8001200:	4b07      	ldr	r3, [pc, #28]	; (8001220 <gpio_SW_config+0x80>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	4a06      	ldr	r2, [pc, #24]	; (8001220 <gpio_SW_config+0x80>)
 8001206:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800120a:	f043 0304 	orr.w	r3, r3, #4
 800120e:	6053      	str	r3, [r2, #4]
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	40021000 	.word	0x40021000
 800121c:	40010000 	.word	0x40010000
 8001220:	40010800 	.word	0x40010800

08001224 <__NVIC_ClearPendingIRQ>:
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	2b00      	cmp	r3, #0
 8001234:	db0c      	blt.n	8001250 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	f003 021f 	and.w	r2, r3, #31
 800123c:	4907      	ldr	r1, [pc, #28]	; (800125c <__NVIC_ClearPendingIRQ+0x38>)
 800123e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	2001      	movs	r0, #1
 8001246:	fa00 f202 	lsl.w	r2, r0, r2
 800124a:	3360      	adds	r3, #96	; 0x60
 800124c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000e100 	.word	0xe000e100

08001260 <__NVIC_SetPriority>:
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001270:	2b00      	cmp	r3, #0
 8001272:	db0a      	blt.n	800128a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	b2da      	uxtb	r2, r3
 8001278:	490c      	ldr	r1, [pc, #48]	; (80012ac <__NVIC_SetPriority+0x4c>)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	0112      	lsls	r2, r2, #4
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	440b      	add	r3, r1
 8001284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001288:	e00a      	b.n	80012a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4908      	ldr	r1, [pc, #32]	; (80012b0 <__NVIC_SetPriority+0x50>)
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	3b04      	subs	r3, #4
 8001298:	0112      	lsls	r2, r2, #4
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	440b      	add	r3, r1
 800129e:	761a      	strb	r2, [r3, #24]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000e100 	.word	0xe000e100
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <rcc_HSE_config>:

/**
 * @brief HSE configuration
 */
void rcc_HSE_config()
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
   */

  /* PLL Configuration */
  // Clear bitfields [21:18]
  //RCC->CFGR &= ~(0xFUL << 18U);     // same effects
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL);   //
 80012b8:	4b3f      	ldr	r3, [pc, #252]	; (80013b8 <rcc_HSE_config+0x104>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4a3e      	ldr	r2, [pc, #248]	; (80013b8 <rcc_HSE_config+0x104>)
 80012be:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 80012c2:	6053      	str	r3, [r2, #4]
  // PLL_M = 9
  RCC->CFGR |= (7UL << 18U);
 80012c4:	4b3c      	ldr	r3, [pc, #240]	; (80013b8 <rcc_HSE_config+0x104>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	4a3b      	ldr	r2, [pc, #236]	; (80013b8 <rcc_HSE_config+0x104>)
 80012ca:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 80012ce:	6053      	str	r3, [r2, #4]
  // USB Divider
  //RCC->CFGR &= ~(1UL << 22U);       // same effects
  RCC->CFGR &= ~(RCC_CFGR_USBPRE);    //
 80012d0:	4b39      	ldr	r3, [pc, #228]	; (80013b8 <rcc_HSE_config+0x104>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	4a38      	ldr	r2, [pc, #224]	; (80013b8 <rcc_HSE_config+0x104>)
 80012d6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80012da:	6053      	str	r3, [r2, #4]

  /* HSE Oscillator */
  // Enable HSE Oscillator
  RCC->CR |= RCC_CR_HSEON;
 80012dc:	4b36      	ldr	r3, [pc, #216]	; (80013b8 <rcc_HSE_config+0x104>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a35      	ldr	r2, [pc, #212]	; (80013b8 <rcc_HSE_config+0x104>)
 80012e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
  // Wait for it to stabilize
  while((RCC->CR & RCC_CR_HSERDY) == 0);
 80012e8:	bf00      	nop
 80012ea:	4b33      	ldr	r3, [pc, #204]	; (80013b8 <rcc_HSE_config+0x104>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0f9      	beq.n	80012ea <rcc_HSE_config+0x36>
  // Select HSE as PLL source
  RCC->CFGR |= RCC_CFGR_PLLSRC;
 80012f6:	4b30      	ldr	r3, [pc, #192]	; (80013b8 <rcc_HSE_config+0x104>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	4a2f      	ldr	r2, [pc, #188]	; (80013b8 <rcc_HSE_config+0x104>)
 80012fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001300:	6053      	str	r3, [r2, #4]
  // Enable PLL
  RCC->CR |= RCC_CR_PLLON;
 8001302:	4b2d      	ldr	r3, [pc, #180]	; (80013b8 <rcc_HSE_config+0x104>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a2c      	ldr	r2, [pc, #176]	; (80013b8 <rcc_HSE_config+0x104>)
 8001308:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800130c:	6013      	str	r3, [r2, #0]
  // Wait for PLL ready
  while((RCC->CR & RCC_CR_PLLRDY) == 0);
 800130e:	bf00      	nop
 8001310:	4b29      	ldr	r3, [pc, #164]	; (80013b8 <rcc_HSE_config+0x104>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0f9      	beq.n	8001310 <rcc_HSE_config+0x5c>

  // Flash prefetch and wait state
  // Clear latency fields
  FLASH->ACR &= ~(FLASH_ACR_LATENCY);
 800131c:	4b27      	ldr	r3, [pc, #156]	; (80013bc <rcc_HSE_config+0x108>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a26      	ldr	r2, [pc, #152]	; (80013bc <rcc_HSE_config+0x108>)
 8001322:	f023 0307 	bic.w	r3, r3, #7
 8001326:	6013      	str	r3, [r2, #0]
  // 2 wait state for 72MHz
  FLASH->ACR |= FLASH_ACR_LATENCY_1;
 8001328:	4b24      	ldr	r3, [pc, #144]	; (80013bc <rcc_HSE_config+0x108>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a23      	ldr	r2, [pc, #140]	; (80013bc <rcc_HSE_config+0x108>)
 800132e:	f043 0302 	orr.w	r3, r3, #2
 8001332:	6013      	str	r3, [r2, #0]
  // Enable prefetch buffer
  FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001334:	4b21      	ldr	r3, [pc, #132]	; (80013bc <rcc_HSE_config+0x108>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a20      	ldr	r2, [pc, #128]	; (80013bc <rcc_HSE_config+0x108>)
 800133a:	f043 0310 	orr.w	r3, r3, #16
 800133e:	6013      	str	r3, [r2, #0]

  // Select system clock
  // Clear SW bits
  RCC->CFGR &= ~(RCC_CFGR_SW);
 8001340:	4b1d      	ldr	r3, [pc, #116]	; (80013b8 <rcc_HSE_config+0x104>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a1c      	ldr	r2, [pc, #112]	; (80013b8 <rcc_HSE_config+0x104>)
 8001346:	f023 0303 	bic.w	r3, r3, #3
 800134a:	6053      	str	r3, [r2, #4]
  // PLL selected as system clock
  RCC->CFGR |= RCC_CFGR_SW_1;
 800134c:	4b1a      	ldr	r3, [pc, #104]	; (80013b8 <rcc_HSE_config+0x104>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a19      	ldr	r2, [pc, #100]	; (80013b8 <rcc_HSE_config+0x104>)
 8001352:	f043 0302 	orr.w	r3, r3, #2
 8001356:	6053      	str	r3, [r2, #4]
  // Wait for PLL to be the active clock source
  while((RCC->CFGR & RCC_CFGR_SWS_1) == 0);
 8001358:	bf00      	nop
 800135a:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <rcc_HSE_config+0x104>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f9      	beq.n	800135a <rcc_HSE_config+0xa6>

  // Peripherals clock setup
  // AHB Prescaler
  RCC->CFGR &= ~(RCC_CFGR_HPRE);
 8001366:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <rcc_HSE_config+0x104>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	4a13      	ldr	r2, [pc, #76]	; (80013b8 <rcc_HSE_config+0x104>)
 800136c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001370:	6053      	str	r3, [r2, #4]
  // APB1 Prescaler
  RCC->CFGR &= ~(RCC_CFGR_PPRE1);
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <rcc_HSE_config+0x104>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	4a10      	ldr	r2, [pc, #64]	; (80013b8 <rcc_HSE_config+0x104>)
 8001378:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800137c:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= RCC_CFGR_PPRE1_2;
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <rcc_HSE_config+0x104>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4a0d      	ldr	r2, [pc, #52]	; (80013b8 <rcc_HSE_config+0x104>)
 8001384:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001388:	6053      	str	r3, [r2, #4]
  // APB2 Prescaler
  RCC->CFGR &= ~(RCC_CFGR_PPRE2);
 800138a:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <rcc_HSE_config+0x104>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <rcc_HSE_config+0x104>)
 8001390:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001394:	6053      	str	r3, [r2, #4]
  // ADC Prescaler
  RCC->CFGR &= ~(RCC_CFGR_ADCPRE);
 8001396:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <rcc_HSE_config+0x104>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	4a07      	ldr	r2, [pc, #28]	; (80013b8 <rcc_HSE_config+0x104>)
 800139c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013a0:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= RCC_CFGR_ADCPRE_1;
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <rcc_HSE_config+0x104>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	4a04      	ldr	r2, [pc, #16]	; (80013b8 <rcc_HSE_config+0x104>)
 80013a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013ac:	6053      	str	r3, [r2, #4]
}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000
 80013bc:	40022000 	.word	0x40022000

080013c0 <rcc_SysTick_config>:

/**
 * @brief Systick configuration
 */
void rcc_SysTick_config()
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  // Reset CTRL register
  SysTick->CTRL = 0;
 80013c4:	4b10      	ldr	r3, [pc, #64]	; (8001408 <rcc_SysTick_config+0x48>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
  // Set the Reload value
  SysTick->LOAD = 71999;
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <rcc_SysTick_config+0x48>)
 80013cc:	4a0f      	ldr	r2, [pc, #60]	; (800140c <rcc_SysTick_config+0x4c>)
 80013ce:	605a      	str	r2, [r3, #4]
  // It has always enabled
  // Set priority to SysTick Interrupt (NVIC)
  NVIC_SetPriority(SysTick_IRQn, 0);
 80013d0:	2100      	movs	r1, #0
 80013d2:	f04f 30ff 	mov.w	r0, #4294967295
 80013d6:	f7ff ff43 	bl	8001260 <__NVIC_SetPriority>
  // Reset SysTick value to 0
  SysTick->VAL = 0;
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <rcc_SysTick_config+0x48>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  // Enable SysTick from CTRL register
  SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <rcc_SysTick_config+0x48>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a08      	ldr	r2, [pc, #32]	; (8001408 <rcc_SysTick_config+0x48>)
 80013e6:	f043 0304 	orr.w	r3, r3, #4
 80013ea:	6013      	str	r3, [r2, #0]
  SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 80013ec:	4b06      	ldr	r3, [pc, #24]	; (8001408 <rcc_SysTick_config+0x48>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a05      	ldr	r2, [pc, #20]	; (8001408 <rcc_SysTick_config+0x48>)
 80013f2:	f043 0302 	orr.w	r3, r3, #2
 80013f6:	6013      	str	r3, [r2, #0]
  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 80013f8:	4b03      	ldr	r3, [pc, #12]	; (8001408 <rcc_SysTick_config+0x48>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a02      	ldr	r2, [pc, #8]	; (8001408 <rcc_SysTick_config+0x48>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	6013      	str	r3, [r2, #0]
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	e000e010 	.word	0xe000e010
 800140c:	0001193f 	.word	0x0001193f

08001410 <rcc_msIncTick>:

/**
 * @brief Increment milliseconds
 */
void rcc_msIncTick()
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  msTick++;
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <rcc_msIncTick+0x18>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	3301      	adds	r3, #1
 800141a:	4a03      	ldr	r2, [pc, #12]	; (8001428 <rcc_msIncTick+0x18>)
 800141c:	6013      	str	r3, [r2, #0]
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	200001f0 	.word	0x200001f0

0800142c <rcc_msGetTick>:

/**
 * @brief Get milliseconds
 */
uint32_t rcc_msGetTick()
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return msTick;
 8001430:	4b02      	ldr	r3, [pc, #8]	; (800143c <rcc_msGetTick+0x10>)
 8001432:	681b      	ldr	r3, [r3, #0]
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	200001f0 	.word	0x200001f0

08001440 <SysTick_Handler>:
  uint32_t startTick = rcc_msGetTick();
  while(rcc_msGetTick() - startTick < milliseconds);
}

void SysTick_Handler()
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  NVIC_ClearPendingIRQ(SysTick_IRQn);
 8001444:	f04f 30ff 	mov.w	r0, #4294967295
 8001448:	f7ff feec 	bl	8001224 <__NVIC_ClearPendingIRQ>
  rcc_msIncTick();
 800144c:	f7ff ffe0 	bl	8001410 <rcc_msIncTick>
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}

08001454 <tim_TIM3_config>:

/**
 * @brief TIM3 trigger output event configuration
 */
void tim_TIM3_config()
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  // Enable TIM3 timer
  RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001458:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <tim_TIM3_config+0x70>)
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	4a19      	ldr	r2, [pc, #100]	; (80014c4 <tim_TIM3_config+0x70>)
 800145e:	f043 0302 	orr.w	r3, r3, #2
 8001462:	61d3      	str	r3, [r2, #28]
  // Count up mode
  TIM3->CR1 &= ~(TIM_CR1_DIR);
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <tim_TIM3_config+0x74>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a17      	ldr	r2, [pc, #92]	; (80014c8 <tim_TIM3_config+0x74>)
 800146a:	f023 0310 	bic.w	r3, r3, #16
 800146e:	6013      	str	r3, [r2, #0]
  // Periodic
  TIM3->CR1 &= ~(TIM_CR1_OPM);
 8001470:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <tim_TIM3_config+0x74>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <tim_TIM3_config+0x74>)
 8001476:	f023 0308 	bic.w	r3, r3, #8
 800147a:	6013      	str	r3, [r2, #0]
  // Mode: TRGO
  TIM3->CR2 &= ~(TIM_CR2_MMS);
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <tim_TIM3_config+0x74>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	4a11      	ldr	r2, [pc, #68]	; (80014c8 <tim_TIM3_config+0x74>)
 8001482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001486:	6053      	str	r3, [r2, #4]
  TIM3->CR2 |= TIM_CR2_MMS_1;
 8001488:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <tim_TIM3_config+0x74>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <tim_TIM3_config+0x74>)
 800148e:	f043 0320 	orr.w	r3, r3, #32
 8001492:	6053      	str	r3, [r2, #4]
  // APB1 timer clock = 72MHz
  // Prescaler (16-bit)
  TIM3->PSC = 7200 - 1; //10kHz
 8001494:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <tim_TIM3_config+0x74>)
 8001496:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800149a:	629a      	str	r2, [r3, #40]	; 0x28
  // Period (ARR)
  TIM3->ARR = 5000 - 1; //2Hz
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <tim_TIM3_config+0x74>)
 800149e:	f241 3287 	movw	r2, #4999	; 0x1387
 80014a2:	62da      	str	r2, [r3, #44]	; 0x2c
  // Update registers on event
  TIM3->EGR |= 1;
 80014a4:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <tim_TIM3_config+0x74>)
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	4a07      	ldr	r2, [pc, #28]	; (80014c8 <tim_TIM3_config+0x74>)
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	6153      	str	r3, [r2, #20]
  // Start timer
  TIM3->CR1 |= TIM_CR1_CEN;
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <tim_TIM3_config+0x74>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a04      	ldr	r2, [pc, #16]	; (80014c8 <tim_TIM3_config+0x74>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6013      	str	r3, [r2, #0]
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40000400 	.word	0x40000400

080014cc <uart_UART1_GPIO_config>:

/**
 * @brief UART1 GPIO configuration
 */
void uart_UART1_GPIO_config()
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  // PA9 - TX, PA10 - RX
  // Enable portA clock
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <uart_UART1_GPIO_config+0x60>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a15      	ldr	r2, [pc, #84]	; (800152c <uart_UART1_GPIO_config+0x60>)
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	6193      	str	r3, [r2, #24]
  // AF mode
  GPIOA->CRH &= ~(GPIO_CRH_CNF9 | GPIO_CRH_CNF10);
 80014dc:	4b14      	ldr	r3, [pc, #80]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	4a13      	ldr	r2, [pc, #76]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 80014e2:	f423 634c 	bic.w	r3, r3, #3264	; 0xcc0
 80014e6:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_CNF9_1 | GPIO_CRH_CNF10_0;
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	4a10      	ldr	r2, [pc, #64]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 80014ee:	f443 6390 	orr.w	r3, r3, #1152	; 0x480
 80014f2:	6053      	str	r3, [r2, #4]
  // Output max 10MHz
  GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_MODE10);
 80014f4:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4a0d      	ldr	r2, [pc, #52]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 80014fa:	f423 734c 	bic.w	r3, r3, #816	; 0x330
 80014fe:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_MODE9_0;
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <uart_UART1_GPIO_config+0x64>)
 8001506:	f043 0310 	orr.w	r3, r3, #16
 800150a:	6053      	str	r3, [r2, #4]
  // No remap UART1
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 800150c:	4b07      	ldr	r3, [pc, #28]	; (800152c <uart_UART1_GPIO_config+0x60>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a06      	ldr	r2, [pc, #24]	; (800152c <uart_UART1_GPIO_config+0x60>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6193      	str	r3, [r2, #24]
  AFIO->MAPR &= ~(AFIO_MAPR_USART1_REMAP);
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <uart_UART1_GPIO_config+0x68>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	4a05      	ldr	r2, [pc, #20]	; (8001534 <uart_UART1_GPIO_config+0x68>)
 800151e:	f023 0304 	bic.w	r3, r3, #4
 8001522:	6053      	str	r3, [r2, #4]
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	40021000 	.word	0x40021000
 8001530:	40010800 	.word	0x40010800
 8001534:	40010000 	.word	0x40010000

08001538 <uart_UART1_config>:

/**
 * @brief UART1 Peripherals configuration
 */
void uart_UART1_config()
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  // Enable UART1 clock
  RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 800153c:	4b27      	ldr	r3, [pc, #156]	; (80015dc <uart_UART1_config+0xa4>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a26      	ldr	r2, [pc, #152]	; (80015dc <uart_UART1_config+0xa4>)
 8001542:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001546:	6193      	str	r3, [r2, #24]
  // Enable transmit
  USART1->CR1 |= USART_CR1_TE;
 8001548:	4b25      	ldr	r3, [pc, #148]	; (80015e0 <uart_UART1_config+0xa8>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	4a24      	ldr	r2, [pc, #144]	; (80015e0 <uart_UART1_config+0xa8>)
 800154e:	f043 0308 	orr.w	r3, r3, #8
 8001552:	60d3      	str	r3, [r2, #12]
  // Set parity to even
  USART1->CR1 &= ~(USART_CR1_PS);
 8001554:	4b22      	ldr	r3, [pc, #136]	; (80015e0 <uart_UART1_config+0xa8>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	4a21      	ldr	r2, [pc, #132]	; (80015e0 <uart_UART1_config+0xa8>)
 800155a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800155e:	60d3      	str	r3, [r2, #12]
  // Parity control enable
  USART1->CR1 &= ~(USART_CR1_PCE);
 8001560:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <uart_UART1_config+0xa8>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	4a1e      	ldr	r2, [pc, #120]	; (80015e0 <uart_UART1_config+0xa8>)
 8001566:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800156a:	60d3      	str	r3, [r2, #12]
  // Word length to 8-bit
  USART1->CR1 &= ~(USART_CR1_M);
 800156c:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <uart_UART1_config+0xa8>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	4a1b      	ldr	r2, [pc, #108]	; (80015e0 <uart_UART1_config+0xa8>)
 8001572:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001576:	60d3      	str	r3, [r2, #12]
  // Stop bit = 1
  USART1->CR2 &= ~(USART_CR2_STOP);
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <uart_UART1_config+0xa8>)
 800157a:	691b      	ldr	r3, [r3, #16]
 800157c:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <uart_UART1_config+0xa8>)
 800157e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001582:	6113      	str	r3, [r2, #16]
  // Disable hardware flow control CTS, RTS
  USART1->CR3 &= ~(USART_CR3_CTSE | USART_CR3_RTSE);
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <uart_UART1_config+0xa8>)
 8001586:	695b      	ldr	r3, [r3, #20]
 8001588:	4a15      	ldr	r2, [pc, #84]	; (80015e0 <uart_UART1_config+0xa8>)
 800158a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800158e:	6153      	str	r3, [r2, #20]
  // Set baud rate to 115200
  USART1->BRR = 0;
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <uart_UART1_config+0xa8>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  USART1->BRR |= 39U << 4U;
 8001596:	4b12      	ldr	r3, [pc, #72]	; (80015e0 <uart_UART1_config+0xa8>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	4a11      	ldr	r2, [pc, #68]	; (80015e0 <uart_UART1_config+0xa8>)
 800159c:	f443 731c 	orr.w	r3, r3, #624	; 0x270
 80015a0:	6093      	str	r3, [r2, #8]
  USART1->BRR |= 1U << 0;
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <uart_UART1_config+0xa8>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	4a0e      	ldr	r2, [pc, #56]	; (80015e0 <uart_UART1_config+0xa8>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6093      	str	r3, [r2, #8]
  // Clear some flags and enable
  USART1->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <uart_UART1_config+0xa8>)
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	4a0b      	ldr	r2, [pc, #44]	; (80015e0 <uart_UART1_config+0xa8>)
 80015b4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80015b8:	6113      	str	r3, [r2, #16]
  USART1->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <uart_UART1_config+0xa8>)
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	4a08      	ldr	r2, [pc, #32]	; (80015e0 <uart_UART1_config+0xa8>)
 80015c0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80015c4:	6153      	str	r3, [r2, #20]
  // Enable UART
  USART1->CR1 |= USART_CR1_UE;
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <uart_UART1_config+0xa8>)
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	4a05      	ldr	r2, [pc, #20]	; (80015e0 <uart_UART1_config+0xa8>)
 80015cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015d0:	60d3      	str	r3, [r2, #12]
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40013800 	.word	0x40013800

080015e4 <uart_UART1_transmit>:

/**
 * @brief UART transmit function
 */
bool uart_UART1_transmit(uint8_t *data, uint8_t len, uint32_t timeout)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	460b      	mov	r3, r1
 80015ee:	607a      	str	r2, [r7, #4]
 80015f0:	72fb      	strb	r3, [r7, #11]
  // Wait for TXE to start transmit
  // Write to DR as TXE flag is HIGH (Tx buffer empty)
  uint8_t dataIdx = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	75fb      	strb	r3, [r7, #23]
  uint32_t startTick = rcc_msGetTick();
 80015f6:	f7ff ff19 	bl	800142c <rcc_msGetTick>
 80015fa:	6138      	str	r0, [r7, #16]
  while(dataIdx < len)
 80015fc:	e019      	b.n	8001632 <uart_UART1_transmit+0x4e>
  {
    if(USART1->SR & USART_SR_TXE) //Tx buffer empty
 80015fe:	4b1a      	ldr	r3, [pc, #104]	; (8001668 <uart_UART1_transmit+0x84>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001606:	2b00      	cmp	r3, #0
 8001608:	d009      	beq.n	800161e <uart_UART1_transmit+0x3a>
    {
      USART1->DR = data[dataIdx];
 800160a:	7dfb      	ldrb	r3, [r7, #23]
 800160c:	68fa      	ldr	r2, [r7, #12]
 800160e:	4413      	add	r3, r2
 8001610:	781a      	ldrb	r2, [r3, #0]
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <uart_UART1_transmit+0x84>)
 8001614:	605a      	str	r2, [r3, #4]
      dataIdx++;
 8001616:	7dfb      	ldrb	r3, [r7, #23]
 8001618:	3301      	adds	r3, #1
 800161a:	75fb      	strb	r3, [r7, #23]
 800161c:	e009      	b.n	8001632 <uart_UART1_transmit+0x4e>
    }
    else // Manage timeout
    {
      if(rcc_msGetTick() - startTick >= timeout)
 800161e:	f7ff ff05 	bl	800142c <rcc_msGetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	429a      	cmp	r2, r3
 800162c:	d801      	bhi.n	8001632 <uart_UART1_transmit+0x4e>
      {
        return false;
 800162e:	2300      	movs	r3, #0
 8001630:	e015      	b.n	800165e <uart_UART1_transmit+0x7a>
  while(dataIdx < len)
 8001632:	7dfa      	ldrb	r2, [r7, #23]
 8001634:	7afb      	ldrb	r3, [r7, #11]
 8001636:	429a      	cmp	r2, r3
 8001638:	d3e1      	bcc.n	80015fe <uart_UART1_transmit+0x1a>
      }
    }
  }
  // Wait for busy flag
  while(USART1->SR & USART_SR_TC)
 800163a:	e009      	b.n	8001650 <uart_UART1_transmit+0x6c>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 800163c:	f7ff fef6 	bl	800142c <rcc_msGetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	429a      	cmp	r2, r3
 800164a:	d801      	bhi.n	8001650 <uart_UART1_transmit+0x6c>
    {
      return false;
 800164c:	2300      	movs	r3, #0
 800164e:	e006      	b.n	800165e <uart_UART1_transmit+0x7a>
  while(USART1->SR & USART_SR_TC)
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <uart_UART1_transmit+0x84>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1ef      	bne.n	800163c <uart_UART1_transmit+0x58>
    }
  }
  return true;
 800165c:	2301      	movs	r3, #1
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40013800 	.word	0x40013800

0800166c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800166c:	480c      	ldr	r0, [pc, #48]	; (80016a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800166e:	490d      	ldr	r1, [pc, #52]	; (80016a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001670:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001674:	e002      	b.n	800167c <LoopCopyDataInit>

08001676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167a:	3304      	adds	r3, #4

0800167c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800167c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001680:	d3f9      	bcc.n	8001676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001682:	4a0a      	ldr	r2, [pc, #40]	; (80016ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001684:	4c0a      	ldr	r4, [pc, #40]	; (80016b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001688:	e001      	b.n	800168e <LoopFillZerobss>

0800168a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800168c:	3204      	adds	r2, #4

0800168e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001690:	d3fb      	bcc.n	800168a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001692:	f7ff fb2c 	bl	8000cee <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001696:	f000 f80f 	bl	80016b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800169a:	f7ff fa35 	bl	8000b08 <main>
  bx lr
 800169e:	4770      	bx	lr
  ldr r0, =_sdata
 80016a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a4:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 80016a8:	0800462c 	.word	0x0800462c
  ldr r2, =_sbss
 80016ac:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 80016b0:	20000218 	.word	0x20000218

080016b4 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <BusFault_Handler>
	...

080016b8 <__libc_init_array>:
 80016b8:	b570      	push	{r4, r5, r6, lr}
 80016ba:	2600      	movs	r6, #0
 80016bc:	4d0c      	ldr	r5, [pc, #48]	; (80016f0 <__libc_init_array+0x38>)
 80016be:	4c0d      	ldr	r4, [pc, #52]	; (80016f4 <__libc_init_array+0x3c>)
 80016c0:	1b64      	subs	r4, r4, r5
 80016c2:	10a4      	asrs	r4, r4, #2
 80016c4:	42a6      	cmp	r6, r4
 80016c6:	d109      	bne.n	80016dc <__libc_init_array+0x24>
 80016c8:	f002 fd58 	bl	800417c <_init>
 80016cc:	2600      	movs	r6, #0
 80016ce:	4d0a      	ldr	r5, [pc, #40]	; (80016f8 <__libc_init_array+0x40>)
 80016d0:	4c0a      	ldr	r4, [pc, #40]	; (80016fc <__libc_init_array+0x44>)
 80016d2:	1b64      	subs	r4, r4, r5
 80016d4:	10a4      	asrs	r4, r4, #2
 80016d6:	42a6      	cmp	r6, r4
 80016d8:	d105      	bne.n	80016e6 <__libc_init_array+0x2e>
 80016da:	bd70      	pop	{r4, r5, r6, pc}
 80016dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80016e0:	4798      	blx	r3
 80016e2:	3601      	adds	r6, #1
 80016e4:	e7ee      	b.n	80016c4 <__libc_init_array+0xc>
 80016e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80016ea:	4798      	blx	r3
 80016ec:	3601      	adds	r6, #1
 80016ee:	e7f2      	b.n	80016d6 <__libc_init_array+0x1e>
 80016f0:	08004624 	.word	0x08004624
 80016f4:	08004624 	.word	0x08004624
 80016f8:	08004624 	.word	0x08004624
 80016fc:	08004628 	.word	0x08004628

08001700 <memset>:
 8001700:	4603      	mov	r3, r0
 8001702:	4402      	add	r2, r0
 8001704:	4293      	cmp	r3, r2
 8001706:	d100      	bne.n	800170a <memset+0xa>
 8001708:	4770      	bx	lr
 800170a:	f803 1b01 	strb.w	r1, [r3], #1
 800170e:	e7f9      	b.n	8001704 <memset+0x4>

08001710 <__cvt>:
 8001710:	2b00      	cmp	r3, #0
 8001712:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001716:	461f      	mov	r7, r3
 8001718:	bfbb      	ittet	lt
 800171a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800171e:	461f      	movlt	r7, r3
 8001720:	2300      	movge	r3, #0
 8001722:	232d      	movlt	r3, #45	; 0x2d
 8001724:	b088      	sub	sp, #32
 8001726:	4614      	mov	r4, r2
 8001728:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800172a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800172c:	7013      	strb	r3, [r2, #0]
 800172e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001730:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8001734:	f023 0820 	bic.w	r8, r3, #32
 8001738:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800173c:	d005      	beq.n	800174a <__cvt+0x3a>
 800173e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8001742:	d100      	bne.n	8001746 <__cvt+0x36>
 8001744:	3501      	adds	r5, #1
 8001746:	2302      	movs	r3, #2
 8001748:	e000      	b.n	800174c <__cvt+0x3c>
 800174a:	2303      	movs	r3, #3
 800174c:	aa07      	add	r2, sp, #28
 800174e:	9204      	str	r2, [sp, #16]
 8001750:	aa06      	add	r2, sp, #24
 8001752:	e9cd a202 	strd	sl, r2, [sp, #8]
 8001756:	e9cd 3500 	strd	r3, r5, [sp]
 800175a:	4622      	mov	r2, r4
 800175c:	463b      	mov	r3, r7
 800175e:	f000 fcdf 	bl	8002120 <_dtoa_r>
 8001762:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8001766:	4606      	mov	r6, r0
 8001768:	d102      	bne.n	8001770 <__cvt+0x60>
 800176a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800176c:	07db      	lsls	r3, r3, #31
 800176e:	d522      	bpl.n	80017b6 <__cvt+0xa6>
 8001770:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001774:	eb06 0905 	add.w	r9, r6, r5
 8001778:	d110      	bne.n	800179c <__cvt+0x8c>
 800177a:	7833      	ldrb	r3, [r6, #0]
 800177c:	2b30      	cmp	r3, #48	; 0x30
 800177e:	d10a      	bne.n	8001796 <__cvt+0x86>
 8001780:	2200      	movs	r2, #0
 8001782:	2300      	movs	r3, #0
 8001784:	4620      	mov	r0, r4
 8001786:	4639      	mov	r1, r7
 8001788:	f7ff f90e 	bl	80009a8 <__aeabi_dcmpeq>
 800178c:	b918      	cbnz	r0, 8001796 <__cvt+0x86>
 800178e:	f1c5 0501 	rsb	r5, r5, #1
 8001792:	f8ca 5000 	str.w	r5, [sl]
 8001796:	f8da 3000 	ldr.w	r3, [sl]
 800179a:	4499      	add	r9, r3
 800179c:	2200      	movs	r2, #0
 800179e:	2300      	movs	r3, #0
 80017a0:	4620      	mov	r0, r4
 80017a2:	4639      	mov	r1, r7
 80017a4:	f7ff f900 	bl	80009a8 <__aeabi_dcmpeq>
 80017a8:	b108      	cbz	r0, 80017ae <__cvt+0x9e>
 80017aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80017ae:	2230      	movs	r2, #48	; 0x30
 80017b0:	9b07      	ldr	r3, [sp, #28]
 80017b2:	454b      	cmp	r3, r9
 80017b4:	d307      	bcc.n	80017c6 <__cvt+0xb6>
 80017b6:	4630      	mov	r0, r6
 80017b8:	9b07      	ldr	r3, [sp, #28]
 80017ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80017bc:	1b9b      	subs	r3, r3, r6
 80017be:	6013      	str	r3, [r2, #0]
 80017c0:	b008      	add	sp, #32
 80017c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017c6:	1c59      	adds	r1, r3, #1
 80017c8:	9107      	str	r1, [sp, #28]
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	e7f0      	b.n	80017b0 <__cvt+0xa0>

080017ce <__exponent>:
 80017ce:	4603      	mov	r3, r0
 80017d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017d2:	2900      	cmp	r1, #0
 80017d4:	f803 2b02 	strb.w	r2, [r3], #2
 80017d8:	bfb6      	itet	lt
 80017da:	222d      	movlt	r2, #45	; 0x2d
 80017dc:	222b      	movge	r2, #43	; 0x2b
 80017de:	4249      	neglt	r1, r1
 80017e0:	2909      	cmp	r1, #9
 80017e2:	7042      	strb	r2, [r0, #1]
 80017e4:	dd2b      	ble.n	800183e <__exponent+0x70>
 80017e6:	f10d 0407 	add.w	r4, sp, #7
 80017ea:	46a4      	mov	ip, r4
 80017ec:	270a      	movs	r7, #10
 80017ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80017f2:	460a      	mov	r2, r1
 80017f4:	46a6      	mov	lr, r4
 80017f6:	fb07 1516 	mls	r5, r7, r6, r1
 80017fa:	2a63      	cmp	r2, #99	; 0x63
 80017fc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8001800:	4631      	mov	r1, r6
 8001802:	f104 34ff 	add.w	r4, r4, #4294967295
 8001806:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800180a:	dcf0      	bgt.n	80017ee <__exponent+0x20>
 800180c:	3130      	adds	r1, #48	; 0x30
 800180e:	f1ae 0502 	sub.w	r5, lr, #2
 8001812:	f804 1c01 	strb.w	r1, [r4, #-1]
 8001816:	4629      	mov	r1, r5
 8001818:	1c44      	adds	r4, r0, #1
 800181a:	4561      	cmp	r1, ip
 800181c:	d30a      	bcc.n	8001834 <__exponent+0x66>
 800181e:	f10d 0209 	add.w	r2, sp, #9
 8001822:	eba2 020e 	sub.w	r2, r2, lr
 8001826:	4565      	cmp	r5, ip
 8001828:	bf88      	it	hi
 800182a:	2200      	movhi	r2, #0
 800182c:	4413      	add	r3, r2
 800182e:	1a18      	subs	r0, r3, r0
 8001830:	b003      	add	sp, #12
 8001832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001834:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001838:	f804 2f01 	strb.w	r2, [r4, #1]!
 800183c:	e7ed      	b.n	800181a <__exponent+0x4c>
 800183e:	2330      	movs	r3, #48	; 0x30
 8001840:	3130      	adds	r1, #48	; 0x30
 8001842:	7083      	strb	r3, [r0, #2]
 8001844:	70c1      	strb	r1, [r0, #3]
 8001846:	1d03      	adds	r3, r0, #4
 8001848:	e7f1      	b.n	800182e <__exponent+0x60>
	...

0800184c <_printf_float>:
 800184c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001850:	b091      	sub	sp, #68	; 0x44
 8001852:	460c      	mov	r4, r1
 8001854:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8001858:	4616      	mov	r6, r2
 800185a:	461f      	mov	r7, r3
 800185c:	4605      	mov	r5, r0
 800185e:	f001 fb43 	bl	8002ee8 <_localeconv_r>
 8001862:	6803      	ldr	r3, [r0, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	9309      	str	r3, [sp, #36]	; 0x24
 8001868:	f7fe fc72 	bl	8000150 <strlen>
 800186c:	2300      	movs	r3, #0
 800186e:	930e      	str	r3, [sp, #56]	; 0x38
 8001870:	f8d8 3000 	ldr.w	r3, [r8]
 8001874:	900a      	str	r0, [sp, #40]	; 0x28
 8001876:	3307      	adds	r3, #7
 8001878:	f023 0307 	bic.w	r3, r3, #7
 800187c:	f103 0208 	add.w	r2, r3, #8
 8001880:	f894 9018 	ldrb.w	r9, [r4, #24]
 8001884:	f8d4 b000 	ldr.w	fp, [r4]
 8001888:	f8c8 2000 	str.w	r2, [r8]
 800188c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001890:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8001894:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8001898:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800189c:	930b      	str	r3, [sp, #44]	; 0x2c
 800189e:	f04f 32ff 	mov.w	r2, #4294967295
 80018a2:	4640      	mov	r0, r8
 80018a4:	4b9c      	ldr	r3, [pc, #624]	; (8001b18 <_printf_float+0x2cc>)
 80018a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80018a8:	f7ff f8b0 	bl	8000a0c <__aeabi_dcmpun>
 80018ac:	bb70      	cbnz	r0, 800190c <_printf_float+0xc0>
 80018ae:	f04f 32ff 	mov.w	r2, #4294967295
 80018b2:	4640      	mov	r0, r8
 80018b4:	4b98      	ldr	r3, [pc, #608]	; (8001b18 <_printf_float+0x2cc>)
 80018b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80018b8:	f7ff f88a 	bl	80009d0 <__aeabi_dcmple>
 80018bc:	bb30      	cbnz	r0, 800190c <_printf_float+0xc0>
 80018be:	2200      	movs	r2, #0
 80018c0:	2300      	movs	r3, #0
 80018c2:	4640      	mov	r0, r8
 80018c4:	4651      	mov	r1, sl
 80018c6:	f7ff f879 	bl	80009bc <__aeabi_dcmplt>
 80018ca:	b110      	cbz	r0, 80018d2 <_printf_float+0x86>
 80018cc:	232d      	movs	r3, #45	; 0x2d
 80018ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80018d2:	4b92      	ldr	r3, [pc, #584]	; (8001b1c <_printf_float+0x2d0>)
 80018d4:	4892      	ldr	r0, [pc, #584]	; (8001b20 <_printf_float+0x2d4>)
 80018d6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80018da:	bf94      	ite	ls
 80018dc:	4698      	movls	r8, r3
 80018de:	4680      	movhi	r8, r0
 80018e0:	2303      	movs	r3, #3
 80018e2:	f04f 0a00 	mov.w	sl, #0
 80018e6:	6123      	str	r3, [r4, #16]
 80018e8:	f02b 0304 	bic.w	r3, fp, #4
 80018ec:	6023      	str	r3, [r4, #0]
 80018ee:	4633      	mov	r3, r6
 80018f0:	4621      	mov	r1, r4
 80018f2:	4628      	mov	r0, r5
 80018f4:	9700      	str	r7, [sp, #0]
 80018f6:	aa0f      	add	r2, sp, #60	; 0x3c
 80018f8:	f000 f9d4 	bl	8001ca4 <_printf_common>
 80018fc:	3001      	adds	r0, #1
 80018fe:	f040 8090 	bne.w	8001a22 <_printf_float+0x1d6>
 8001902:	f04f 30ff 	mov.w	r0, #4294967295
 8001906:	b011      	add	sp, #68	; 0x44
 8001908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800190c:	4642      	mov	r2, r8
 800190e:	4653      	mov	r3, sl
 8001910:	4640      	mov	r0, r8
 8001912:	4651      	mov	r1, sl
 8001914:	f7ff f87a 	bl	8000a0c <__aeabi_dcmpun>
 8001918:	b148      	cbz	r0, 800192e <_printf_float+0xe2>
 800191a:	f1ba 0f00 	cmp.w	sl, #0
 800191e:	bfb8      	it	lt
 8001920:	232d      	movlt	r3, #45	; 0x2d
 8001922:	4880      	ldr	r0, [pc, #512]	; (8001b24 <_printf_float+0x2d8>)
 8001924:	bfb8      	it	lt
 8001926:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800192a:	4b7f      	ldr	r3, [pc, #508]	; (8001b28 <_printf_float+0x2dc>)
 800192c:	e7d3      	b.n	80018d6 <_printf_float+0x8a>
 800192e:	6863      	ldr	r3, [r4, #4]
 8001930:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	d142      	bne.n	80019be <_printf_float+0x172>
 8001938:	2306      	movs	r3, #6
 800193a:	6063      	str	r3, [r4, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	9206      	str	r2, [sp, #24]
 8001940:	aa0e      	add	r2, sp, #56	; 0x38
 8001942:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8001946:	aa0d      	add	r2, sp, #52	; 0x34
 8001948:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800194c:	9203      	str	r2, [sp, #12]
 800194e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8001952:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8001956:	6023      	str	r3, [r4, #0]
 8001958:	6863      	ldr	r3, [r4, #4]
 800195a:	4642      	mov	r2, r8
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	4628      	mov	r0, r5
 8001960:	4653      	mov	r3, sl
 8001962:	910b      	str	r1, [sp, #44]	; 0x2c
 8001964:	f7ff fed4 	bl	8001710 <__cvt>
 8001968:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800196a:	4680      	mov	r8, r0
 800196c:	2947      	cmp	r1, #71	; 0x47
 800196e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001970:	d108      	bne.n	8001984 <_printf_float+0x138>
 8001972:	1cc8      	adds	r0, r1, #3
 8001974:	db02      	blt.n	800197c <_printf_float+0x130>
 8001976:	6863      	ldr	r3, [r4, #4]
 8001978:	4299      	cmp	r1, r3
 800197a:	dd40      	ble.n	80019fe <_printf_float+0x1b2>
 800197c:	f1a9 0902 	sub.w	r9, r9, #2
 8001980:	fa5f f989 	uxtb.w	r9, r9
 8001984:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001988:	d81f      	bhi.n	80019ca <_printf_float+0x17e>
 800198a:	464a      	mov	r2, r9
 800198c:	3901      	subs	r1, #1
 800198e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8001992:	910d      	str	r1, [sp, #52]	; 0x34
 8001994:	f7ff ff1b 	bl	80017ce <__exponent>
 8001998:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800199a:	4682      	mov	sl, r0
 800199c:	1813      	adds	r3, r2, r0
 800199e:	2a01      	cmp	r2, #1
 80019a0:	6123      	str	r3, [r4, #16]
 80019a2:	dc02      	bgt.n	80019aa <_printf_float+0x15e>
 80019a4:	6822      	ldr	r2, [r4, #0]
 80019a6:	07d2      	lsls	r2, r2, #31
 80019a8:	d501      	bpl.n	80019ae <_printf_float+0x162>
 80019aa:	3301      	adds	r3, #1
 80019ac:	6123      	str	r3, [r4, #16]
 80019ae:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d09b      	beq.n	80018ee <_printf_float+0xa2>
 80019b6:	232d      	movs	r3, #45	; 0x2d
 80019b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80019bc:	e797      	b.n	80018ee <_printf_float+0xa2>
 80019be:	2947      	cmp	r1, #71	; 0x47
 80019c0:	d1bc      	bne.n	800193c <_printf_float+0xf0>
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1ba      	bne.n	800193c <_printf_float+0xf0>
 80019c6:	2301      	movs	r3, #1
 80019c8:	e7b7      	b.n	800193a <_printf_float+0xee>
 80019ca:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80019ce:	d118      	bne.n	8001a02 <_printf_float+0x1b6>
 80019d0:	2900      	cmp	r1, #0
 80019d2:	6863      	ldr	r3, [r4, #4]
 80019d4:	dd0b      	ble.n	80019ee <_printf_float+0x1a2>
 80019d6:	6121      	str	r1, [r4, #16]
 80019d8:	b913      	cbnz	r3, 80019e0 <_printf_float+0x194>
 80019da:	6822      	ldr	r2, [r4, #0]
 80019dc:	07d0      	lsls	r0, r2, #31
 80019de:	d502      	bpl.n	80019e6 <_printf_float+0x19a>
 80019e0:	3301      	adds	r3, #1
 80019e2:	440b      	add	r3, r1
 80019e4:	6123      	str	r3, [r4, #16]
 80019e6:	f04f 0a00 	mov.w	sl, #0
 80019ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80019ec:	e7df      	b.n	80019ae <_printf_float+0x162>
 80019ee:	b913      	cbnz	r3, 80019f6 <_printf_float+0x1aa>
 80019f0:	6822      	ldr	r2, [r4, #0]
 80019f2:	07d2      	lsls	r2, r2, #31
 80019f4:	d501      	bpl.n	80019fa <_printf_float+0x1ae>
 80019f6:	3302      	adds	r3, #2
 80019f8:	e7f4      	b.n	80019e4 <_printf_float+0x198>
 80019fa:	2301      	movs	r3, #1
 80019fc:	e7f2      	b.n	80019e4 <_printf_float+0x198>
 80019fe:	f04f 0967 	mov.w	r9, #103	; 0x67
 8001a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001a04:	4299      	cmp	r1, r3
 8001a06:	db05      	blt.n	8001a14 <_printf_float+0x1c8>
 8001a08:	6823      	ldr	r3, [r4, #0]
 8001a0a:	6121      	str	r1, [r4, #16]
 8001a0c:	07d8      	lsls	r0, r3, #31
 8001a0e:	d5ea      	bpl.n	80019e6 <_printf_float+0x19a>
 8001a10:	1c4b      	adds	r3, r1, #1
 8001a12:	e7e7      	b.n	80019e4 <_printf_float+0x198>
 8001a14:	2900      	cmp	r1, #0
 8001a16:	bfcc      	ite	gt
 8001a18:	2201      	movgt	r2, #1
 8001a1a:	f1c1 0202 	rsble	r2, r1, #2
 8001a1e:	4413      	add	r3, r2
 8001a20:	e7e0      	b.n	80019e4 <_printf_float+0x198>
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	055a      	lsls	r2, r3, #21
 8001a26:	d407      	bmi.n	8001a38 <_printf_float+0x1ec>
 8001a28:	6923      	ldr	r3, [r4, #16]
 8001a2a:	4642      	mov	r2, r8
 8001a2c:	4631      	mov	r1, r6
 8001a2e:	4628      	mov	r0, r5
 8001a30:	47b8      	blx	r7
 8001a32:	3001      	adds	r0, #1
 8001a34:	d12b      	bne.n	8001a8e <_printf_float+0x242>
 8001a36:	e764      	b.n	8001902 <_printf_float+0xb6>
 8001a38:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001a3c:	f240 80dd 	bls.w	8001bfa <_printf_float+0x3ae>
 8001a40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8001a44:	2200      	movs	r2, #0
 8001a46:	2300      	movs	r3, #0
 8001a48:	f7fe ffae 	bl	80009a8 <__aeabi_dcmpeq>
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	d033      	beq.n	8001ab8 <_printf_float+0x26c>
 8001a50:	2301      	movs	r3, #1
 8001a52:	4631      	mov	r1, r6
 8001a54:	4628      	mov	r0, r5
 8001a56:	4a35      	ldr	r2, [pc, #212]	; (8001b2c <_printf_float+0x2e0>)
 8001a58:	47b8      	blx	r7
 8001a5a:	3001      	adds	r0, #1
 8001a5c:	f43f af51 	beq.w	8001902 <_printf_float+0xb6>
 8001a60:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8001a64:	429a      	cmp	r2, r3
 8001a66:	db02      	blt.n	8001a6e <_printf_float+0x222>
 8001a68:	6823      	ldr	r3, [r4, #0]
 8001a6a:	07d8      	lsls	r0, r3, #31
 8001a6c:	d50f      	bpl.n	8001a8e <_printf_float+0x242>
 8001a6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001a72:	4631      	mov	r1, r6
 8001a74:	4628      	mov	r0, r5
 8001a76:	47b8      	blx	r7
 8001a78:	3001      	adds	r0, #1
 8001a7a:	f43f af42 	beq.w	8001902 <_printf_float+0xb6>
 8001a7e:	f04f 0800 	mov.w	r8, #0
 8001a82:	f104 091a 	add.w	r9, r4, #26
 8001a86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	4543      	cmp	r3, r8
 8001a8c:	dc09      	bgt.n	8001aa2 <_printf_float+0x256>
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	079b      	lsls	r3, r3, #30
 8001a92:	f100 8102 	bmi.w	8001c9a <_printf_float+0x44e>
 8001a96:	68e0      	ldr	r0, [r4, #12]
 8001a98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001a9a:	4298      	cmp	r0, r3
 8001a9c:	bfb8      	it	lt
 8001a9e:	4618      	movlt	r0, r3
 8001aa0:	e731      	b.n	8001906 <_printf_float+0xba>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	464a      	mov	r2, r9
 8001aa6:	4631      	mov	r1, r6
 8001aa8:	4628      	mov	r0, r5
 8001aaa:	47b8      	blx	r7
 8001aac:	3001      	adds	r0, #1
 8001aae:	f43f af28 	beq.w	8001902 <_printf_float+0xb6>
 8001ab2:	f108 0801 	add.w	r8, r8, #1
 8001ab6:	e7e6      	b.n	8001a86 <_printf_float+0x23a>
 8001ab8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	dc38      	bgt.n	8001b30 <_printf_float+0x2e4>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	4631      	mov	r1, r6
 8001ac2:	4628      	mov	r0, r5
 8001ac4:	4a19      	ldr	r2, [pc, #100]	; (8001b2c <_printf_float+0x2e0>)
 8001ac6:	47b8      	blx	r7
 8001ac8:	3001      	adds	r0, #1
 8001aca:	f43f af1a 	beq.w	8001902 <_printf_float+0xb6>
 8001ace:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	d102      	bne.n	8001adc <_printf_float+0x290>
 8001ad6:	6823      	ldr	r3, [r4, #0]
 8001ad8:	07d9      	lsls	r1, r3, #31
 8001ada:	d5d8      	bpl.n	8001a8e <_printf_float+0x242>
 8001adc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001ae0:	4631      	mov	r1, r6
 8001ae2:	4628      	mov	r0, r5
 8001ae4:	47b8      	blx	r7
 8001ae6:	3001      	adds	r0, #1
 8001ae8:	f43f af0b 	beq.w	8001902 <_printf_float+0xb6>
 8001aec:	f04f 0900 	mov.w	r9, #0
 8001af0:	f104 0a1a 	add.w	sl, r4, #26
 8001af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001af6:	425b      	negs	r3, r3
 8001af8:	454b      	cmp	r3, r9
 8001afa:	dc01      	bgt.n	8001b00 <_printf_float+0x2b4>
 8001afc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001afe:	e794      	b.n	8001a2a <_printf_float+0x1de>
 8001b00:	2301      	movs	r3, #1
 8001b02:	4652      	mov	r2, sl
 8001b04:	4631      	mov	r1, r6
 8001b06:	4628      	mov	r0, r5
 8001b08:	47b8      	blx	r7
 8001b0a:	3001      	adds	r0, #1
 8001b0c:	f43f aef9 	beq.w	8001902 <_printf_float+0xb6>
 8001b10:	f109 0901 	add.w	r9, r9, #1
 8001b14:	e7ee      	b.n	8001af4 <_printf_float+0x2a8>
 8001b16:	bf00      	nop
 8001b18:	7fefffff 	.word	0x7fefffff
 8001b1c:	08004248 	.word	0x08004248
 8001b20:	0800424c 	.word	0x0800424c
 8001b24:	08004254 	.word	0x08004254
 8001b28:	08004250 	.word	0x08004250
 8001b2c:	08004258 	.word	0x08004258
 8001b30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001b32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001b34:	429a      	cmp	r2, r3
 8001b36:	bfa8      	it	ge
 8001b38:	461a      	movge	r2, r3
 8001b3a:	2a00      	cmp	r2, #0
 8001b3c:	4691      	mov	r9, r2
 8001b3e:	dc37      	bgt.n	8001bb0 <_printf_float+0x364>
 8001b40:	f04f 0b00 	mov.w	fp, #0
 8001b44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001b48:	f104 021a 	add.w	r2, r4, #26
 8001b4c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8001b50:	ebaa 0309 	sub.w	r3, sl, r9
 8001b54:	455b      	cmp	r3, fp
 8001b56:	dc33      	bgt.n	8001bc0 <_printf_float+0x374>
 8001b58:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	db3b      	blt.n	8001bd8 <_printf_float+0x38c>
 8001b60:	6823      	ldr	r3, [r4, #0]
 8001b62:	07da      	lsls	r2, r3, #31
 8001b64:	d438      	bmi.n	8001bd8 <_printf_float+0x38c>
 8001b66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001b68:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001b6a:	eba2 030a 	sub.w	r3, r2, sl
 8001b6e:	eba2 0901 	sub.w	r9, r2, r1
 8001b72:	4599      	cmp	r9, r3
 8001b74:	bfa8      	it	ge
 8001b76:	4699      	movge	r9, r3
 8001b78:	f1b9 0f00 	cmp.w	r9, #0
 8001b7c:	dc34      	bgt.n	8001be8 <_printf_float+0x39c>
 8001b7e:	f04f 0800 	mov.w	r8, #0
 8001b82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001b86:	f104 0a1a 	add.w	sl, r4, #26
 8001b8a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8001b8e:	1a9b      	subs	r3, r3, r2
 8001b90:	eba3 0309 	sub.w	r3, r3, r9
 8001b94:	4543      	cmp	r3, r8
 8001b96:	f77f af7a 	ble.w	8001a8e <_printf_float+0x242>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	4652      	mov	r2, sl
 8001b9e:	4631      	mov	r1, r6
 8001ba0:	4628      	mov	r0, r5
 8001ba2:	47b8      	blx	r7
 8001ba4:	3001      	adds	r0, #1
 8001ba6:	f43f aeac 	beq.w	8001902 <_printf_float+0xb6>
 8001baa:	f108 0801 	add.w	r8, r8, #1
 8001bae:	e7ec      	b.n	8001b8a <_printf_float+0x33e>
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	4631      	mov	r1, r6
 8001bb4:	4642      	mov	r2, r8
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	47b8      	blx	r7
 8001bba:	3001      	adds	r0, #1
 8001bbc:	d1c0      	bne.n	8001b40 <_printf_float+0x2f4>
 8001bbe:	e6a0      	b.n	8001902 <_printf_float+0xb6>
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	4631      	mov	r1, r6
 8001bc4:	4628      	mov	r0, r5
 8001bc6:	920b      	str	r2, [sp, #44]	; 0x2c
 8001bc8:	47b8      	blx	r7
 8001bca:	3001      	adds	r0, #1
 8001bcc:	f43f ae99 	beq.w	8001902 <_printf_float+0xb6>
 8001bd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001bd2:	f10b 0b01 	add.w	fp, fp, #1
 8001bd6:	e7b9      	b.n	8001b4c <_printf_float+0x300>
 8001bd8:	4631      	mov	r1, r6
 8001bda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001bde:	4628      	mov	r0, r5
 8001be0:	47b8      	blx	r7
 8001be2:	3001      	adds	r0, #1
 8001be4:	d1bf      	bne.n	8001b66 <_printf_float+0x31a>
 8001be6:	e68c      	b.n	8001902 <_printf_float+0xb6>
 8001be8:	464b      	mov	r3, r9
 8001bea:	4631      	mov	r1, r6
 8001bec:	4628      	mov	r0, r5
 8001bee:	eb08 020a 	add.w	r2, r8, sl
 8001bf2:	47b8      	blx	r7
 8001bf4:	3001      	adds	r0, #1
 8001bf6:	d1c2      	bne.n	8001b7e <_printf_float+0x332>
 8001bf8:	e683      	b.n	8001902 <_printf_float+0xb6>
 8001bfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001bfc:	2a01      	cmp	r2, #1
 8001bfe:	dc01      	bgt.n	8001c04 <_printf_float+0x3b8>
 8001c00:	07db      	lsls	r3, r3, #31
 8001c02:	d537      	bpl.n	8001c74 <_printf_float+0x428>
 8001c04:	2301      	movs	r3, #1
 8001c06:	4642      	mov	r2, r8
 8001c08:	4631      	mov	r1, r6
 8001c0a:	4628      	mov	r0, r5
 8001c0c:	47b8      	blx	r7
 8001c0e:	3001      	adds	r0, #1
 8001c10:	f43f ae77 	beq.w	8001902 <_printf_float+0xb6>
 8001c14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001c18:	4631      	mov	r1, r6
 8001c1a:	4628      	mov	r0, r5
 8001c1c:	47b8      	blx	r7
 8001c1e:	3001      	adds	r0, #1
 8001c20:	f43f ae6f 	beq.w	8001902 <_printf_float+0xb6>
 8001c24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f7fe febc 	bl	80009a8 <__aeabi_dcmpeq>
 8001c30:	b9d8      	cbnz	r0, 8001c6a <_printf_float+0x41e>
 8001c32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c34:	f108 0201 	add.w	r2, r8, #1
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	4631      	mov	r1, r6
 8001c3c:	4628      	mov	r0, r5
 8001c3e:	47b8      	blx	r7
 8001c40:	3001      	adds	r0, #1
 8001c42:	d10e      	bne.n	8001c62 <_printf_float+0x416>
 8001c44:	e65d      	b.n	8001902 <_printf_float+0xb6>
 8001c46:	2301      	movs	r3, #1
 8001c48:	464a      	mov	r2, r9
 8001c4a:	4631      	mov	r1, r6
 8001c4c:	4628      	mov	r0, r5
 8001c4e:	47b8      	blx	r7
 8001c50:	3001      	adds	r0, #1
 8001c52:	f43f ae56 	beq.w	8001902 <_printf_float+0xb6>
 8001c56:	f108 0801 	add.w	r8, r8, #1
 8001c5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	4543      	cmp	r3, r8
 8001c60:	dcf1      	bgt.n	8001c46 <_printf_float+0x3fa>
 8001c62:	4653      	mov	r3, sl
 8001c64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8001c68:	e6e0      	b.n	8001a2c <_printf_float+0x1e0>
 8001c6a:	f04f 0800 	mov.w	r8, #0
 8001c6e:	f104 091a 	add.w	r9, r4, #26
 8001c72:	e7f2      	b.n	8001c5a <_printf_float+0x40e>
 8001c74:	2301      	movs	r3, #1
 8001c76:	4642      	mov	r2, r8
 8001c78:	e7df      	b.n	8001c3a <_printf_float+0x3ee>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	464a      	mov	r2, r9
 8001c7e:	4631      	mov	r1, r6
 8001c80:	4628      	mov	r0, r5
 8001c82:	47b8      	blx	r7
 8001c84:	3001      	adds	r0, #1
 8001c86:	f43f ae3c 	beq.w	8001902 <_printf_float+0xb6>
 8001c8a:	f108 0801 	add.w	r8, r8, #1
 8001c8e:	68e3      	ldr	r3, [r4, #12]
 8001c90:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8001c92:	1a5b      	subs	r3, r3, r1
 8001c94:	4543      	cmp	r3, r8
 8001c96:	dcf0      	bgt.n	8001c7a <_printf_float+0x42e>
 8001c98:	e6fd      	b.n	8001a96 <_printf_float+0x24a>
 8001c9a:	f04f 0800 	mov.w	r8, #0
 8001c9e:	f104 0919 	add.w	r9, r4, #25
 8001ca2:	e7f4      	b.n	8001c8e <_printf_float+0x442>

08001ca4 <_printf_common>:
 8001ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ca8:	4616      	mov	r6, r2
 8001caa:	4699      	mov	r9, r3
 8001cac:	688a      	ldr	r2, [r1, #8]
 8001cae:	690b      	ldr	r3, [r1, #16]
 8001cb0:	4607      	mov	r7, r0
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	bfb8      	it	lt
 8001cb6:	4613      	movlt	r3, r2
 8001cb8:	6033      	str	r3, [r6, #0]
 8001cba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001cbe:	460c      	mov	r4, r1
 8001cc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001cc4:	b10a      	cbz	r2, 8001cca <_printf_common+0x26>
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	6033      	str	r3, [r6, #0]
 8001cca:	6823      	ldr	r3, [r4, #0]
 8001ccc:	0699      	lsls	r1, r3, #26
 8001cce:	bf42      	ittt	mi
 8001cd0:	6833      	ldrmi	r3, [r6, #0]
 8001cd2:	3302      	addmi	r3, #2
 8001cd4:	6033      	strmi	r3, [r6, #0]
 8001cd6:	6825      	ldr	r5, [r4, #0]
 8001cd8:	f015 0506 	ands.w	r5, r5, #6
 8001cdc:	d106      	bne.n	8001cec <_printf_common+0x48>
 8001cde:	f104 0a19 	add.w	sl, r4, #25
 8001ce2:	68e3      	ldr	r3, [r4, #12]
 8001ce4:	6832      	ldr	r2, [r6, #0]
 8001ce6:	1a9b      	subs	r3, r3, r2
 8001ce8:	42ab      	cmp	r3, r5
 8001cea:	dc28      	bgt.n	8001d3e <_printf_common+0x9a>
 8001cec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001cf0:	1e13      	subs	r3, r2, #0
 8001cf2:	6822      	ldr	r2, [r4, #0]
 8001cf4:	bf18      	it	ne
 8001cf6:	2301      	movne	r3, #1
 8001cf8:	0692      	lsls	r2, r2, #26
 8001cfa:	d42d      	bmi.n	8001d58 <_printf_common+0xb4>
 8001cfc:	4649      	mov	r1, r9
 8001cfe:	4638      	mov	r0, r7
 8001d00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001d04:	47c0      	blx	r8
 8001d06:	3001      	adds	r0, #1
 8001d08:	d020      	beq.n	8001d4c <_printf_common+0xa8>
 8001d0a:	6823      	ldr	r3, [r4, #0]
 8001d0c:	68e5      	ldr	r5, [r4, #12]
 8001d0e:	f003 0306 	and.w	r3, r3, #6
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	bf18      	it	ne
 8001d16:	2500      	movne	r5, #0
 8001d18:	6832      	ldr	r2, [r6, #0]
 8001d1a:	f04f 0600 	mov.w	r6, #0
 8001d1e:	68a3      	ldr	r3, [r4, #8]
 8001d20:	bf08      	it	eq
 8001d22:	1aad      	subeq	r5, r5, r2
 8001d24:	6922      	ldr	r2, [r4, #16]
 8001d26:	bf08      	it	eq
 8001d28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	bfc4      	itt	gt
 8001d30:	1a9b      	subgt	r3, r3, r2
 8001d32:	18ed      	addgt	r5, r5, r3
 8001d34:	341a      	adds	r4, #26
 8001d36:	42b5      	cmp	r5, r6
 8001d38:	d11a      	bne.n	8001d70 <_printf_common+0xcc>
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	e008      	b.n	8001d50 <_printf_common+0xac>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	4652      	mov	r2, sl
 8001d42:	4649      	mov	r1, r9
 8001d44:	4638      	mov	r0, r7
 8001d46:	47c0      	blx	r8
 8001d48:	3001      	adds	r0, #1
 8001d4a:	d103      	bne.n	8001d54 <_printf_common+0xb0>
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d54:	3501      	adds	r5, #1
 8001d56:	e7c4      	b.n	8001ce2 <_printf_common+0x3e>
 8001d58:	2030      	movs	r0, #48	; 0x30
 8001d5a:	18e1      	adds	r1, r4, r3
 8001d5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001d60:	1c5a      	adds	r2, r3, #1
 8001d62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001d66:	4422      	add	r2, r4
 8001d68:	3302      	adds	r3, #2
 8001d6a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001d6e:	e7c5      	b.n	8001cfc <_printf_common+0x58>
 8001d70:	2301      	movs	r3, #1
 8001d72:	4622      	mov	r2, r4
 8001d74:	4649      	mov	r1, r9
 8001d76:	4638      	mov	r0, r7
 8001d78:	47c0      	blx	r8
 8001d7a:	3001      	adds	r0, #1
 8001d7c:	d0e6      	beq.n	8001d4c <_printf_common+0xa8>
 8001d7e:	3601      	adds	r6, #1
 8001d80:	e7d9      	b.n	8001d36 <_printf_common+0x92>
	...

08001d84 <_printf_i>:
 8001d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d88:	460c      	mov	r4, r1
 8001d8a:	7e27      	ldrb	r7, [r4, #24]
 8001d8c:	4691      	mov	r9, r2
 8001d8e:	2f78      	cmp	r7, #120	; 0x78
 8001d90:	4680      	mov	r8, r0
 8001d92:	469a      	mov	sl, r3
 8001d94:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001d96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001d9a:	d807      	bhi.n	8001dac <_printf_i+0x28>
 8001d9c:	2f62      	cmp	r7, #98	; 0x62
 8001d9e:	d80a      	bhi.n	8001db6 <_printf_i+0x32>
 8001da0:	2f00      	cmp	r7, #0
 8001da2:	f000 80d9 	beq.w	8001f58 <_printf_i+0x1d4>
 8001da6:	2f58      	cmp	r7, #88	; 0x58
 8001da8:	f000 80a4 	beq.w	8001ef4 <_printf_i+0x170>
 8001dac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001db0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001db4:	e03a      	b.n	8001e2c <_printf_i+0xa8>
 8001db6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001dba:	2b15      	cmp	r3, #21
 8001dbc:	d8f6      	bhi.n	8001dac <_printf_i+0x28>
 8001dbe:	a001      	add	r0, pc, #4	; (adr r0, 8001dc4 <_printf_i+0x40>)
 8001dc0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001dc4:	08001e1d 	.word	0x08001e1d
 8001dc8:	08001e31 	.word	0x08001e31
 8001dcc:	08001dad 	.word	0x08001dad
 8001dd0:	08001dad 	.word	0x08001dad
 8001dd4:	08001dad 	.word	0x08001dad
 8001dd8:	08001dad 	.word	0x08001dad
 8001ddc:	08001e31 	.word	0x08001e31
 8001de0:	08001dad 	.word	0x08001dad
 8001de4:	08001dad 	.word	0x08001dad
 8001de8:	08001dad 	.word	0x08001dad
 8001dec:	08001dad 	.word	0x08001dad
 8001df0:	08001f3f 	.word	0x08001f3f
 8001df4:	08001e61 	.word	0x08001e61
 8001df8:	08001f21 	.word	0x08001f21
 8001dfc:	08001dad 	.word	0x08001dad
 8001e00:	08001dad 	.word	0x08001dad
 8001e04:	08001f61 	.word	0x08001f61
 8001e08:	08001dad 	.word	0x08001dad
 8001e0c:	08001e61 	.word	0x08001e61
 8001e10:	08001dad 	.word	0x08001dad
 8001e14:	08001dad 	.word	0x08001dad
 8001e18:	08001f29 	.word	0x08001f29
 8001e1c:	680b      	ldr	r3, [r1, #0]
 8001e1e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001e22:	1d1a      	adds	r2, r3, #4
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	600a      	str	r2, [r1, #0]
 8001e28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0a4      	b.n	8001f7a <_printf_i+0x1f6>
 8001e30:	6825      	ldr	r5, [r4, #0]
 8001e32:	6808      	ldr	r0, [r1, #0]
 8001e34:	062e      	lsls	r6, r5, #24
 8001e36:	f100 0304 	add.w	r3, r0, #4
 8001e3a:	d50a      	bpl.n	8001e52 <_printf_i+0xce>
 8001e3c:	6805      	ldr	r5, [r0, #0]
 8001e3e:	600b      	str	r3, [r1, #0]
 8001e40:	2d00      	cmp	r5, #0
 8001e42:	da03      	bge.n	8001e4c <_printf_i+0xc8>
 8001e44:	232d      	movs	r3, #45	; 0x2d
 8001e46:	426d      	negs	r5, r5
 8001e48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	485e      	ldr	r0, [pc, #376]	; (8001fc8 <_printf_i+0x244>)
 8001e50:	e019      	b.n	8001e86 <_printf_i+0x102>
 8001e52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001e56:	6805      	ldr	r5, [r0, #0]
 8001e58:	600b      	str	r3, [r1, #0]
 8001e5a:	bf18      	it	ne
 8001e5c:	b22d      	sxthne	r5, r5
 8001e5e:	e7ef      	b.n	8001e40 <_printf_i+0xbc>
 8001e60:	680b      	ldr	r3, [r1, #0]
 8001e62:	6825      	ldr	r5, [r4, #0]
 8001e64:	1d18      	adds	r0, r3, #4
 8001e66:	6008      	str	r0, [r1, #0]
 8001e68:	0628      	lsls	r0, r5, #24
 8001e6a:	d501      	bpl.n	8001e70 <_printf_i+0xec>
 8001e6c:	681d      	ldr	r5, [r3, #0]
 8001e6e:	e002      	b.n	8001e76 <_printf_i+0xf2>
 8001e70:	0669      	lsls	r1, r5, #25
 8001e72:	d5fb      	bpl.n	8001e6c <_printf_i+0xe8>
 8001e74:	881d      	ldrh	r5, [r3, #0]
 8001e76:	2f6f      	cmp	r7, #111	; 0x6f
 8001e78:	bf0c      	ite	eq
 8001e7a:	2308      	moveq	r3, #8
 8001e7c:	230a      	movne	r3, #10
 8001e7e:	4852      	ldr	r0, [pc, #328]	; (8001fc8 <_printf_i+0x244>)
 8001e80:	2100      	movs	r1, #0
 8001e82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001e86:	6866      	ldr	r6, [r4, #4]
 8001e88:	2e00      	cmp	r6, #0
 8001e8a:	bfa8      	it	ge
 8001e8c:	6821      	ldrge	r1, [r4, #0]
 8001e8e:	60a6      	str	r6, [r4, #8]
 8001e90:	bfa4      	itt	ge
 8001e92:	f021 0104 	bicge.w	r1, r1, #4
 8001e96:	6021      	strge	r1, [r4, #0]
 8001e98:	b90d      	cbnz	r5, 8001e9e <_printf_i+0x11a>
 8001e9a:	2e00      	cmp	r6, #0
 8001e9c:	d04d      	beq.n	8001f3a <_printf_i+0x1b6>
 8001e9e:	4616      	mov	r6, r2
 8001ea0:	fbb5 f1f3 	udiv	r1, r5, r3
 8001ea4:	fb03 5711 	mls	r7, r3, r1, r5
 8001ea8:	5dc7      	ldrb	r7, [r0, r7]
 8001eaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001eae:	462f      	mov	r7, r5
 8001eb0:	42bb      	cmp	r3, r7
 8001eb2:	460d      	mov	r5, r1
 8001eb4:	d9f4      	bls.n	8001ea0 <_printf_i+0x11c>
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d10b      	bne.n	8001ed2 <_printf_i+0x14e>
 8001eba:	6823      	ldr	r3, [r4, #0]
 8001ebc:	07df      	lsls	r7, r3, #31
 8001ebe:	d508      	bpl.n	8001ed2 <_printf_i+0x14e>
 8001ec0:	6923      	ldr	r3, [r4, #16]
 8001ec2:	6861      	ldr	r1, [r4, #4]
 8001ec4:	4299      	cmp	r1, r3
 8001ec6:	bfde      	ittt	le
 8001ec8:	2330      	movle	r3, #48	; 0x30
 8001eca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001ece:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001ed2:	1b92      	subs	r2, r2, r6
 8001ed4:	6122      	str	r2, [r4, #16]
 8001ed6:	464b      	mov	r3, r9
 8001ed8:	4621      	mov	r1, r4
 8001eda:	4640      	mov	r0, r8
 8001edc:	f8cd a000 	str.w	sl, [sp]
 8001ee0:	aa03      	add	r2, sp, #12
 8001ee2:	f7ff fedf 	bl	8001ca4 <_printf_common>
 8001ee6:	3001      	adds	r0, #1
 8001ee8:	d14c      	bne.n	8001f84 <_printf_i+0x200>
 8001eea:	f04f 30ff 	mov.w	r0, #4294967295
 8001eee:	b004      	add	sp, #16
 8001ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ef4:	4834      	ldr	r0, [pc, #208]	; (8001fc8 <_printf_i+0x244>)
 8001ef6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001efa:	680e      	ldr	r6, [r1, #0]
 8001efc:	6823      	ldr	r3, [r4, #0]
 8001efe:	f856 5b04 	ldr.w	r5, [r6], #4
 8001f02:	061f      	lsls	r7, r3, #24
 8001f04:	600e      	str	r6, [r1, #0]
 8001f06:	d514      	bpl.n	8001f32 <_printf_i+0x1ae>
 8001f08:	07d9      	lsls	r1, r3, #31
 8001f0a:	bf44      	itt	mi
 8001f0c:	f043 0320 	orrmi.w	r3, r3, #32
 8001f10:	6023      	strmi	r3, [r4, #0]
 8001f12:	b91d      	cbnz	r5, 8001f1c <_printf_i+0x198>
 8001f14:	6823      	ldr	r3, [r4, #0]
 8001f16:	f023 0320 	bic.w	r3, r3, #32
 8001f1a:	6023      	str	r3, [r4, #0]
 8001f1c:	2310      	movs	r3, #16
 8001f1e:	e7af      	b.n	8001e80 <_printf_i+0xfc>
 8001f20:	6823      	ldr	r3, [r4, #0]
 8001f22:	f043 0320 	orr.w	r3, r3, #32
 8001f26:	6023      	str	r3, [r4, #0]
 8001f28:	2378      	movs	r3, #120	; 0x78
 8001f2a:	4828      	ldr	r0, [pc, #160]	; (8001fcc <_printf_i+0x248>)
 8001f2c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001f30:	e7e3      	b.n	8001efa <_printf_i+0x176>
 8001f32:	065e      	lsls	r6, r3, #25
 8001f34:	bf48      	it	mi
 8001f36:	b2ad      	uxthmi	r5, r5
 8001f38:	e7e6      	b.n	8001f08 <_printf_i+0x184>
 8001f3a:	4616      	mov	r6, r2
 8001f3c:	e7bb      	b.n	8001eb6 <_printf_i+0x132>
 8001f3e:	680b      	ldr	r3, [r1, #0]
 8001f40:	6826      	ldr	r6, [r4, #0]
 8001f42:	1d1d      	adds	r5, r3, #4
 8001f44:	6960      	ldr	r0, [r4, #20]
 8001f46:	600d      	str	r5, [r1, #0]
 8001f48:	0635      	lsls	r5, r6, #24
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	d501      	bpl.n	8001f52 <_printf_i+0x1ce>
 8001f4e:	6018      	str	r0, [r3, #0]
 8001f50:	e002      	b.n	8001f58 <_printf_i+0x1d4>
 8001f52:	0671      	lsls	r1, r6, #25
 8001f54:	d5fb      	bpl.n	8001f4e <_printf_i+0x1ca>
 8001f56:	8018      	strh	r0, [r3, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	4616      	mov	r6, r2
 8001f5c:	6123      	str	r3, [r4, #16]
 8001f5e:	e7ba      	b.n	8001ed6 <_printf_i+0x152>
 8001f60:	680b      	ldr	r3, [r1, #0]
 8001f62:	1d1a      	adds	r2, r3, #4
 8001f64:	600a      	str	r2, [r1, #0]
 8001f66:	681e      	ldr	r6, [r3, #0]
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4630      	mov	r0, r6
 8001f6c:	6862      	ldr	r2, [r4, #4]
 8001f6e:	f000 ffcb 	bl	8002f08 <memchr>
 8001f72:	b108      	cbz	r0, 8001f78 <_printf_i+0x1f4>
 8001f74:	1b80      	subs	r0, r0, r6
 8001f76:	6060      	str	r0, [r4, #4]
 8001f78:	6863      	ldr	r3, [r4, #4]
 8001f7a:	6123      	str	r3, [r4, #16]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f82:	e7a8      	b.n	8001ed6 <_printf_i+0x152>
 8001f84:	4632      	mov	r2, r6
 8001f86:	4649      	mov	r1, r9
 8001f88:	4640      	mov	r0, r8
 8001f8a:	6923      	ldr	r3, [r4, #16]
 8001f8c:	47d0      	blx	sl
 8001f8e:	3001      	adds	r0, #1
 8001f90:	d0ab      	beq.n	8001eea <_printf_i+0x166>
 8001f92:	6823      	ldr	r3, [r4, #0]
 8001f94:	079b      	lsls	r3, r3, #30
 8001f96:	d413      	bmi.n	8001fc0 <_printf_i+0x23c>
 8001f98:	68e0      	ldr	r0, [r4, #12]
 8001f9a:	9b03      	ldr	r3, [sp, #12]
 8001f9c:	4298      	cmp	r0, r3
 8001f9e:	bfb8      	it	lt
 8001fa0:	4618      	movlt	r0, r3
 8001fa2:	e7a4      	b.n	8001eee <_printf_i+0x16a>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	4632      	mov	r2, r6
 8001fa8:	4649      	mov	r1, r9
 8001faa:	4640      	mov	r0, r8
 8001fac:	47d0      	blx	sl
 8001fae:	3001      	adds	r0, #1
 8001fb0:	d09b      	beq.n	8001eea <_printf_i+0x166>
 8001fb2:	3501      	adds	r5, #1
 8001fb4:	68e3      	ldr	r3, [r4, #12]
 8001fb6:	9903      	ldr	r1, [sp, #12]
 8001fb8:	1a5b      	subs	r3, r3, r1
 8001fba:	42ab      	cmp	r3, r5
 8001fbc:	dcf2      	bgt.n	8001fa4 <_printf_i+0x220>
 8001fbe:	e7eb      	b.n	8001f98 <_printf_i+0x214>
 8001fc0:	2500      	movs	r5, #0
 8001fc2:	f104 0619 	add.w	r6, r4, #25
 8001fc6:	e7f5      	b.n	8001fb4 <_printf_i+0x230>
 8001fc8:	0800425a 	.word	0x0800425a
 8001fcc:	0800426b 	.word	0x0800426b

08001fd0 <iprintf>:
 8001fd0:	b40f      	push	{r0, r1, r2, r3}
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <iprintf+0x2c>)
 8001fd4:	b513      	push	{r0, r1, r4, lr}
 8001fd6:	681c      	ldr	r4, [r3, #0]
 8001fd8:	b124      	cbz	r4, 8001fe4 <iprintf+0x14>
 8001fda:	69a3      	ldr	r3, [r4, #24]
 8001fdc:	b913      	cbnz	r3, 8001fe4 <iprintf+0x14>
 8001fde:	4620      	mov	r0, r4
 8001fe0:	f000 fee4 	bl	8002dac <__sinit>
 8001fe4:	ab05      	add	r3, sp, #20
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	9a04      	ldr	r2, [sp, #16]
 8001fea:	68a1      	ldr	r1, [r4, #8]
 8001fec:	9301      	str	r3, [sp, #4]
 8001fee:	f001 fc05 	bl	80037fc <_vfiprintf_r>
 8001ff2:	b002      	add	sp, #8
 8001ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ff8:	b004      	add	sp, #16
 8001ffa:	4770      	bx	lr
 8001ffc:	20000000 	.word	0x20000000

08002000 <quorem>:
 8002000:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002004:	6903      	ldr	r3, [r0, #16]
 8002006:	690c      	ldr	r4, [r1, #16]
 8002008:	4607      	mov	r7, r0
 800200a:	42a3      	cmp	r3, r4
 800200c:	f2c0 8083 	blt.w	8002116 <quorem+0x116>
 8002010:	3c01      	subs	r4, #1
 8002012:	f100 0514 	add.w	r5, r0, #20
 8002016:	f101 0814 	add.w	r8, r1, #20
 800201a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800201e:	9301      	str	r3, [sp, #4]
 8002020:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002024:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002028:	3301      	adds	r3, #1
 800202a:	429a      	cmp	r2, r3
 800202c:	fbb2 f6f3 	udiv	r6, r2, r3
 8002030:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002034:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002038:	d332      	bcc.n	80020a0 <quorem+0xa0>
 800203a:	f04f 0e00 	mov.w	lr, #0
 800203e:	4640      	mov	r0, r8
 8002040:	46ac      	mov	ip, r5
 8002042:	46f2      	mov	sl, lr
 8002044:	f850 2b04 	ldr.w	r2, [r0], #4
 8002048:	b293      	uxth	r3, r2
 800204a:	fb06 e303 	mla	r3, r6, r3, lr
 800204e:	0c12      	lsrs	r2, r2, #16
 8002050:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002054:	fb06 e202 	mla	r2, r6, r2, lr
 8002058:	b29b      	uxth	r3, r3
 800205a:	ebaa 0303 	sub.w	r3, sl, r3
 800205e:	f8dc a000 	ldr.w	sl, [ip]
 8002062:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002066:	fa1f fa8a 	uxth.w	sl, sl
 800206a:	4453      	add	r3, sl
 800206c:	fa1f fa82 	uxth.w	sl, r2
 8002070:	f8dc 2000 	ldr.w	r2, [ip]
 8002074:	4581      	cmp	r9, r0
 8002076:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800207a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800207e:	b29b      	uxth	r3, r3
 8002080:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002084:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002088:	f84c 3b04 	str.w	r3, [ip], #4
 800208c:	d2da      	bcs.n	8002044 <quorem+0x44>
 800208e:	f855 300b 	ldr.w	r3, [r5, fp]
 8002092:	b92b      	cbnz	r3, 80020a0 <quorem+0xa0>
 8002094:	9b01      	ldr	r3, [sp, #4]
 8002096:	3b04      	subs	r3, #4
 8002098:	429d      	cmp	r5, r3
 800209a:	461a      	mov	r2, r3
 800209c:	d32f      	bcc.n	80020fe <quorem+0xfe>
 800209e:	613c      	str	r4, [r7, #16]
 80020a0:	4638      	mov	r0, r7
 80020a2:	f001 f9c7 	bl	8003434 <__mcmp>
 80020a6:	2800      	cmp	r0, #0
 80020a8:	db25      	blt.n	80020f6 <quorem+0xf6>
 80020aa:	4628      	mov	r0, r5
 80020ac:	f04f 0c00 	mov.w	ip, #0
 80020b0:	3601      	adds	r6, #1
 80020b2:	f858 1b04 	ldr.w	r1, [r8], #4
 80020b6:	f8d0 e000 	ldr.w	lr, [r0]
 80020ba:	b28b      	uxth	r3, r1
 80020bc:	ebac 0303 	sub.w	r3, ip, r3
 80020c0:	fa1f f28e 	uxth.w	r2, lr
 80020c4:	4413      	add	r3, r2
 80020c6:	0c0a      	lsrs	r2, r1, #16
 80020c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80020cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80020d6:	45c1      	cmp	r9, r8
 80020d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80020dc:	f840 3b04 	str.w	r3, [r0], #4
 80020e0:	d2e7      	bcs.n	80020b2 <quorem+0xb2>
 80020e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80020e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80020ea:	b922      	cbnz	r2, 80020f6 <quorem+0xf6>
 80020ec:	3b04      	subs	r3, #4
 80020ee:	429d      	cmp	r5, r3
 80020f0:	461a      	mov	r2, r3
 80020f2:	d30a      	bcc.n	800210a <quorem+0x10a>
 80020f4:	613c      	str	r4, [r7, #16]
 80020f6:	4630      	mov	r0, r6
 80020f8:	b003      	add	sp, #12
 80020fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020fe:	6812      	ldr	r2, [r2, #0]
 8002100:	3b04      	subs	r3, #4
 8002102:	2a00      	cmp	r2, #0
 8002104:	d1cb      	bne.n	800209e <quorem+0x9e>
 8002106:	3c01      	subs	r4, #1
 8002108:	e7c6      	b.n	8002098 <quorem+0x98>
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	3b04      	subs	r3, #4
 800210e:	2a00      	cmp	r2, #0
 8002110:	d1f0      	bne.n	80020f4 <quorem+0xf4>
 8002112:	3c01      	subs	r4, #1
 8002114:	e7eb      	b.n	80020ee <quorem+0xee>
 8002116:	2000      	movs	r0, #0
 8002118:	e7ee      	b.n	80020f8 <quorem+0xf8>
 800211a:	0000      	movs	r0, r0
 800211c:	0000      	movs	r0, r0
	...

08002120 <_dtoa_r>:
 8002120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002124:	4616      	mov	r6, r2
 8002126:	461f      	mov	r7, r3
 8002128:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800212a:	b099      	sub	sp, #100	; 0x64
 800212c:	4605      	mov	r5, r0
 800212e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002132:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8002136:	b974      	cbnz	r4, 8002156 <_dtoa_r+0x36>
 8002138:	2010      	movs	r0, #16
 800213a:	f000 fedd 	bl	8002ef8 <malloc>
 800213e:	4602      	mov	r2, r0
 8002140:	6268      	str	r0, [r5, #36]	; 0x24
 8002142:	b920      	cbnz	r0, 800214e <_dtoa_r+0x2e>
 8002144:	21ea      	movs	r1, #234	; 0xea
 8002146:	4bae      	ldr	r3, [pc, #696]	; (8002400 <_dtoa_r+0x2e0>)
 8002148:	48ae      	ldr	r0, [pc, #696]	; (8002404 <_dtoa_r+0x2e4>)
 800214a:	f001 fdad 	bl	8003ca8 <__assert_func>
 800214e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8002152:	6004      	str	r4, [r0, #0]
 8002154:	60c4      	str	r4, [r0, #12]
 8002156:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002158:	6819      	ldr	r1, [r3, #0]
 800215a:	b151      	cbz	r1, 8002172 <_dtoa_r+0x52>
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	2301      	movs	r3, #1
 8002160:	4093      	lsls	r3, r2
 8002162:	604a      	str	r2, [r1, #4]
 8002164:	608b      	str	r3, [r1, #8]
 8002166:	4628      	mov	r0, r5
 8002168:	f000 ff2a 	bl	8002fc0 <_Bfree>
 800216c:	2200      	movs	r2, #0
 800216e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	1e3b      	subs	r3, r7, #0
 8002174:	bfaf      	iteee	ge
 8002176:	2300      	movge	r3, #0
 8002178:	2201      	movlt	r2, #1
 800217a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800217e:	9305      	strlt	r3, [sp, #20]
 8002180:	bfa8      	it	ge
 8002182:	f8c8 3000 	strge.w	r3, [r8]
 8002186:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800218a:	4b9f      	ldr	r3, [pc, #636]	; (8002408 <_dtoa_r+0x2e8>)
 800218c:	bfb8      	it	lt
 800218e:	f8c8 2000 	strlt.w	r2, [r8]
 8002192:	ea33 0309 	bics.w	r3, r3, r9
 8002196:	d119      	bne.n	80021cc <_dtoa_r+0xac>
 8002198:	f242 730f 	movw	r3, #9999	; 0x270f
 800219c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80021a4:	4333      	orrs	r3, r6
 80021a6:	f000 8580 	beq.w	8002caa <_dtoa_r+0xb8a>
 80021aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80021ac:	b953      	cbnz	r3, 80021c4 <_dtoa_r+0xa4>
 80021ae:	4b97      	ldr	r3, [pc, #604]	; (800240c <_dtoa_r+0x2ec>)
 80021b0:	e022      	b.n	80021f8 <_dtoa_r+0xd8>
 80021b2:	4b97      	ldr	r3, [pc, #604]	; (8002410 <_dtoa_r+0x2f0>)
 80021b4:	9308      	str	r3, [sp, #32]
 80021b6:	3308      	adds	r3, #8
 80021b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80021ba:	6013      	str	r3, [r2, #0]
 80021bc:	9808      	ldr	r0, [sp, #32]
 80021be:	b019      	add	sp, #100	; 0x64
 80021c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021c4:	4b91      	ldr	r3, [pc, #580]	; (800240c <_dtoa_r+0x2ec>)
 80021c6:	9308      	str	r3, [sp, #32]
 80021c8:	3303      	adds	r3, #3
 80021ca:	e7f5      	b.n	80021b8 <_dtoa_r+0x98>
 80021cc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80021d0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80021d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80021d8:	2200      	movs	r2, #0
 80021da:	2300      	movs	r3, #0
 80021dc:	f7fe fbe4 	bl	80009a8 <__aeabi_dcmpeq>
 80021e0:	4680      	mov	r8, r0
 80021e2:	b158      	cbz	r0, 80021fc <_dtoa_r+0xdc>
 80021e4:	2301      	movs	r3, #1
 80021e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80021e8:	6013      	str	r3, [r2, #0]
 80021ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f000 8559 	beq.w	8002ca4 <_dtoa_r+0xb84>
 80021f2:	4888      	ldr	r0, [pc, #544]	; (8002414 <_dtoa_r+0x2f4>)
 80021f4:	6018      	str	r0, [r3, #0]
 80021f6:	1e43      	subs	r3, r0, #1
 80021f8:	9308      	str	r3, [sp, #32]
 80021fa:	e7df      	b.n	80021bc <_dtoa_r+0x9c>
 80021fc:	ab16      	add	r3, sp, #88	; 0x58
 80021fe:	9301      	str	r3, [sp, #4]
 8002200:	ab17      	add	r3, sp, #92	; 0x5c
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	4628      	mov	r0, r5
 8002206:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800220a:	f001 f9bf 	bl	800358c <__d2b>
 800220e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8002212:	4682      	mov	sl, r0
 8002214:	2c00      	cmp	r4, #0
 8002216:	d07e      	beq.n	8002316 <_dtoa_r+0x1f6>
 8002218:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800221c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800221e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002222:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002226:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800222a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800222e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8002232:	2200      	movs	r2, #0
 8002234:	4b78      	ldr	r3, [pc, #480]	; (8002418 <_dtoa_r+0x2f8>)
 8002236:	f7fd ff97 	bl	8000168 <__aeabi_dsub>
 800223a:	a36b      	add	r3, pc, #428	; (adr r3, 80023e8 <_dtoa_r+0x2c8>)
 800223c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002240:	f7fe f94a 	bl	80004d8 <__aeabi_dmul>
 8002244:	a36a      	add	r3, pc, #424	; (adr r3, 80023f0 <_dtoa_r+0x2d0>)
 8002246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224a:	f7fd ff8f 	bl	800016c <__adddf3>
 800224e:	4606      	mov	r6, r0
 8002250:	4620      	mov	r0, r4
 8002252:	460f      	mov	r7, r1
 8002254:	f7fe f8d6 	bl	8000404 <__aeabi_i2d>
 8002258:	a367      	add	r3, pc, #412	; (adr r3, 80023f8 <_dtoa_r+0x2d8>)
 800225a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225e:	f7fe f93b 	bl	80004d8 <__aeabi_dmul>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4630      	mov	r0, r6
 8002268:	4639      	mov	r1, r7
 800226a:	f7fd ff7f 	bl	800016c <__adddf3>
 800226e:	4606      	mov	r6, r0
 8002270:	460f      	mov	r7, r1
 8002272:	f7fe fbe1 	bl	8000a38 <__aeabi_d2iz>
 8002276:	2200      	movs	r2, #0
 8002278:	4681      	mov	r9, r0
 800227a:	2300      	movs	r3, #0
 800227c:	4630      	mov	r0, r6
 800227e:	4639      	mov	r1, r7
 8002280:	f7fe fb9c 	bl	80009bc <__aeabi_dcmplt>
 8002284:	b148      	cbz	r0, 800229a <_dtoa_r+0x17a>
 8002286:	4648      	mov	r0, r9
 8002288:	f7fe f8bc 	bl	8000404 <__aeabi_i2d>
 800228c:	4632      	mov	r2, r6
 800228e:	463b      	mov	r3, r7
 8002290:	f7fe fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8002294:	b908      	cbnz	r0, 800229a <_dtoa_r+0x17a>
 8002296:	f109 39ff 	add.w	r9, r9, #4294967295
 800229a:	f1b9 0f16 	cmp.w	r9, #22
 800229e:	d857      	bhi.n	8002350 <_dtoa_r+0x230>
 80022a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80022a4:	4b5d      	ldr	r3, [pc, #372]	; (800241c <_dtoa_r+0x2fc>)
 80022a6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80022aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ae:	f7fe fb85 	bl	80009bc <__aeabi_dcmplt>
 80022b2:	2800      	cmp	r0, #0
 80022b4:	d04e      	beq.n	8002354 <_dtoa_r+0x234>
 80022b6:	2300      	movs	r3, #0
 80022b8:	f109 39ff 	add.w	r9, r9, #4294967295
 80022bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80022be:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80022c0:	1b1c      	subs	r4, r3, r4
 80022c2:	1e63      	subs	r3, r4, #1
 80022c4:	9309      	str	r3, [sp, #36]	; 0x24
 80022c6:	bf49      	itett	mi
 80022c8:	f1c4 0301 	rsbmi	r3, r4, #1
 80022cc:	2300      	movpl	r3, #0
 80022ce:	9306      	strmi	r3, [sp, #24]
 80022d0:	2300      	movmi	r3, #0
 80022d2:	bf54      	ite	pl
 80022d4:	9306      	strpl	r3, [sp, #24]
 80022d6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80022d8:	f1b9 0f00 	cmp.w	r9, #0
 80022dc:	db3c      	blt.n	8002358 <_dtoa_r+0x238>
 80022de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022e0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80022e4:	444b      	add	r3, r9
 80022e6:	9309      	str	r3, [sp, #36]	; 0x24
 80022e8:	2300      	movs	r3, #0
 80022ea:	930a      	str	r3, [sp, #40]	; 0x28
 80022ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80022ee:	2b09      	cmp	r3, #9
 80022f0:	d86c      	bhi.n	80023cc <_dtoa_r+0x2ac>
 80022f2:	2b05      	cmp	r3, #5
 80022f4:	bfc4      	itt	gt
 80022f6:	3b04      	subgt	r3, #4
 80022f8:	9322      	strgt	r3, [sp, #136]	; 0x88
 80022fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80022fc:	bfc8      	it	gt
 80022fe:	2400      	movgt	r4, #0
 8002300:	f1a3 0302 	sub.w	r3, r3, #2
 8002304:	bfd8      	it	le
 8002306:	2401      	movle	r4, #1
 8002308:	2b03      	cmp	r3, #3
 800230a:	f200 808b 	bhi.w	8002424 <_dtoa_r+0x304>
 800230e:	e8df f003 	tbb	[pc, r3]
 8002312:	4f2d      	.short	0x4f2d
 8002314:	5b4d      	.short	0x5b4d
 8002316:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800231a:	441c      	add	r4, r3
 800231c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8002320:	2b20      	cmp	r3, #32
 8002322:	bfc3      	ittte	gt
 8002324:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002328:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800232c:	fa09 f303 	lslgt.w	r3, r9, r3
 8002330:	f1c3 0320 	rsble	r3, r3, #32
 8002334:	bfc6      	itte	gt
 8002336:	fa26 f000 	lsrgt.w	r0, r6, r0
 800233a:	4318      	orrgt	r0, r3
 800233c:	fa06 f003 	lslle.w	r0, r6, r3
 8002340:	f7fe f850 	bl	80003e4 <__aeabi_ui2d>
 8002344:	2301      	movs	r3, #1
 8002346:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800234a:	3c01      	subs	r4, #1
 800234c:	9313      	str	r3, [sp, #76]	; 0x4c
 800234e:	e770      	b.n	8002232 <_dtoa_r+0x112>
 8002350:	2301      	movs	r3, #1
 8002352:	e7b3      	b.n	80022bc <_dtoa_r+0x19c>
 8002354:	900f      	str	r0, [sp, #60]	; 0x3c
 8002356:	e7b2      	b.n	80022be <_dtoa_r+0x19e>
 8002358:	9b06      	ldr	r3, [sp, #24]
 800235a:	eba3 0309 	sub.w	r3, r3, r9
 800235e:	9306      	str	r3, [sp, #24]
 8002360:	f1c9 0300 	rsb	r3, r9, #0
 8002364:	930a      	str	r3, [sp, #40]	; 0x28
 8002366:	2300      	movs	r3, #0
 8002368:	930e      	str	r3, [sp, #56]	; 0x38
 800236a:	e7bf      	b.n	80022ec <_dtoa_r+0x1cc>
 800236c:	2300      	movs	r3, #0
 800236e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002370:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002372:	2b00      	cmp	r3, #0
 8002374:	dc59      	bgt.n	800242a <_dtoa_r+0x30a>
 8002376:	f04f 0b01 	mov.w	fp, #1
 800237a:	465b      	mov	r3, fp
 800237c:	f8cd b008 	str.w	fp, [sp, #8]
 8002380:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8002384:	2200      	movs	r2, #0
 8002386:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8002388:	6042      	str	r2, [r0, #4]
 800238a:	2204      	movs	r2, #4
 800238c:	f102 0614 	add.w	r6, r2, #20
 8002390:	429e      	cmp	r6, r3
 8002392:	6841      	ldr	r1, [r0, #4]
 8002394:	d94f      	bls.n	8002436 <_dtoa_r+0x316>
 8002396:	4628      	mov	r0, r5
 8002398:	f000 fdd2 	bl	8002f40 <_Balloc>
 800239c:	9008      	str	r0, [sp, #32]
 800239e:	2800      	cmp	r0, #0
 80023a0:	d14d      	bne.n	800243e <_dtoa_r+0x31e>
 80023a2:	4602      	mov	r2, r0
 80023a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80023a8:	4b1d      	ldr	r3, [pc, #116]	; (8002420 <_dtoa_r+0x300>)
 80023aa:	e6cd      	b.n	8002148 <_dtoa_r+0x28>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e7de      	b.n	800236e <_dtoa_r+0x24e>
 80023b0:	2300      	movs	r3, #0
 80023b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80023b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80023b6:	eb09 0b03 	add.w	fp, r9, r3
 80023ba:	f10b 0301 	add.w	r3, fp, #1
 80023be:	2b01      	cmp	r3, #1
 80023c0:	9302      	str	r3, [sp, #8]
 80023c2:	bfb8      	it	lt
 80023c4:	2301      	movlt	r3, #1
 80023c6:	e7dd      	b.n	8002384 <_dtoa_r+0x264>
 80023c8:	2301      	movs	r3, #1
 80023ca:	e7f2      	b.n	80023b2 <_dtoa_r+0x292>
 80023cc:	2401      	movs	r4, #1
 80023ce:	2300      	movs	r3, #0
 80023d0:	940b      	str	r4, [sp, #44]	; 0x2c
 80023d2:	9322      	str	r3, [sp, #136]	; 0x88
 80023d4:	f04f 3bff 	mov.w	fp, #4294967295
 80023d8:	2200      	movs	r2, #0
 80023da:	2312      	movs	r3, #18
 80023dc:	f8cd b008 	str.w	fp, [sp, #8]
 80023e0:	9223      	str	r2, [sp, #140]	; 0x8c
 80023e2:	e7cf      	b.n	8002384 <_dtoa_r+0x264>
 80023e4:	f3af 8000 	nop.w
 80023e8:	636f4361 	.word	0x636f4361
 80023ec:	3fd287a7 	.word	0x3fd287a7
 80023f0:	8b60c8b3 	.word	0x8b60c8b3
 80023f4:	3fc68a28 	.word	0x3fc68a28
 80023f8:	509f79fb 	.word	0x509f79fb
 80023fc:	3fd34413 	.word	0x3fd34413
 8002400:	08004289 	.word	0x08004289
 8002404:	080042a0 	.word	0x080042a0
 8002408:	7ff00000 	.word	0x7ff00000
 800240c:	08004285 	.word	0x08004285
 8002410:	0800427c 	.word	0x0800427c
 8002414:	08004259 	.word	0x08004259
 8002418:	3ff80000 	.word	0x3ff80000
 800241c:	080043f8 	.word	0x080043f8
 8002420:	080042ff 	.word	0x080042ff
 8002424:	2301      	movs	r3, #1
 8002426:	930b      	str	r3, [sp, #44]	; 0x2c
 8002428:	e7d4      	b.n	80023d4 <_dtoa_r+0x2b4>
 800242a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800242e:	465b      	mov	r3, fp
 8002430:	f8cd b008 	str.w	fp, [sp, #8]
 8002434:	e7a6      	b.n	8002384 <_dtoa_r+0x264>
 8002436:	3101      	adds	r1, #1
 8002438:	6041      	str	r1, [r0, #4]
 800243a:	0052      	lsls	r2, r2, #1
 800243c:	e7a6      	b.n	800238c <_dtoa_r+0x26c>
 800243e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002440:	9a08      	ldr	r2, [sp, #32]
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	9b02      	ldr	r3, [sp, #8]
 8002446:	2b0e      	cmp	r3, #14
 8002448:	f200 80a8 	bhi.w	800259c <_dtoa_r+0x47c>
 800244c:	2c00      	cmp	r4, #0
 800244e:	f000 80a5 	beq.w	800259c <_dtoa_r+0x47c>
 8002452:	f1b9 0f00 	cmp.w	r9, #0
 8002456:	dd34      	ble.n	80024c2 <_dtoa_r+0x3a2>
 8002458:	4a9a      	ldr	r2, [pc, #616]	; (80026c4 <_dtoa_r+0x5a4>)
 800245a:	f009 030f 	and.w	r3, r9, #15
 800245e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002462:	f419 7f80 	tst.w	r9, #256	; 0x100
 8002466:	e9d3 3400 	ldrd	r3, r4, [r3]
 800246a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800246e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8002472:	d016      	beq.n	80024a2 <_dtoa_r+0x382>
 8002474:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002478:	4b93      	ldr	r3, [pc, #588]	; (80026c8 <_dtoa_r+0x5a8>)
 800247a:	2703      	movs	r7, #3
 800247c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002480:	f7fe f954 	bl	800072c <__aeabi_ddiv>
 8002484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002488:	f004 040f 	and.w	r4, r4, #15
 800248c:	4e8e      	ldr	r6, [pc, #568]	; (80026c8 <_dtoa_r+0x5a8>)
 800248e:	b954      	cbnz	r4, 80024a6 <_dtoa_r+0x386>
 8002490:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002494:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002498:	f7fe f948 	bl	800072c <__aeabi_ddiv>
 800249c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80024a0:	e029      	b.n	80024f6 <_dtoa_r+0x3d6>
 80024a2:	2702      	movs	r7, #2
 80024a4:	e7f2      	b.n	800248c <_dtoa_r+0x36c>
 80024a6:	07e1      	lsls	r1, r4, #31
 80024a8:	d508      	bpl.n	80024bc <_dtoa_r+0x39c>
 80024aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80024ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 80024b2:	f7fe f811 	bl	80004d8 <__aeabi_dmul>
 80024b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80024ba:	3701      	adds	r7, #1
 80024bc:	1064      	asrs	r4, r4, #1
 80024be:	3608      	adds	r6, #8
 80024c0:	e7e5      	b.n	800248e <_dtoa_r+0x36e>
 80024c2:	f000 80a5 	beq.w	8002610 <_dtoa_r+0x4f0>
 80024c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80024ca:	f1c9 0400 	rsb	r4, r9, #0
 80024ce:	4b7d      	ldr	r3, [pc, #500]	; (80026c4 <_dtoa_r+0x5a4>)
 80024d0:	f004 020f 	and.w	r2, r4, #15
 80024d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80024d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024dc:	f7fd fffc 	bl	80004d8 <__aeabi_dmul>
 80024e0:	2702      	movs	r7, #2
 80024e2:	2300      	movs	r3, #0
 80024e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80024e8:	4e77      	ldr	r6, [pc, #476]	; (80026c8 <_dtoa_r+0x5a8>)
 80024ea:	1124      	asrs	r4, r4, #4
 80024ec:	2c00      	cmp	r4, #0
 80024ee:	f040 8084 	bne.w	80025fa <_dtoa_r+0x4da>
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1d2      	bne.n	800249c <_dtoa_r+0x37c>
 80024f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f000 808b 	beq.w	8002614 <_dtoa_r+0x4f4>
 80024fe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002502:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8002506:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800250a:	2200      	movs	r2, #0
 800250c:	4b6f      	ldr	r3, [pc, #444]	; (80026cc <_dtoa_r+0x5ac>)
 800250e:	f7fe fa55 	bl	80009bc <__aeabi_dcmplt>
 8002512:	2800      	cmp	r0, #0
 8002514:	d07e      	beq.n	8002614 <_dtoa_r+0x4f4>
 8002516:	9b02      	ldr	r3, [sp, #8]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d07b      	beq.n	8002614 <_dtoa_r+0x4f4>
 800251c:	f1bb 0f00 	cmp.w	fp, #0
 8002520:	dd38      	ble.n	8002594 <_dtoa_r+0x474>
 8002522:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002526:	2200      	movs	r2, #0
 8002528:	4b69      	ldr	r3, [pc, #420]	; (80026d0 <_dtoa_r+0x5b0>)
 800252a:	f7fd ffd5 	bl	80004d8 <__aeabi_dmul>
 800252e:	465c      	mov	r4, fp
 8002530:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002534:	f109 38ff 	add.w	r8, r9, #4294967295
 8002538:	3701      	adds	r7, #1
 800253a:	4638      	mov	r0, r7
 800253c:	f7fd ff62 	bl	8000404 <__aeabi_i2d>
 8002540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002544:	f7fd ffc8 	bl	80004d8 <__aeabi_dmul>
 8002548:	2200      	movs	r2, #0
 800254a:	4b62      	ldr	r3, [pc, #392]	; (80026d4 <_dtoa_r+0x5b4>)
 800254c:	f7fd fe0e 	bl	800016c <__adddf3>
 8002550:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8002554:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002558:	9611      	str	r6, [sp, #68]	; 0x44
 800255a:	2c00      	cmp	r4, #0
 800255c:	d15d      	bne.n	800261a <_dtoa_r+0x4fa>
 800255e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002562:	2200      	movs	r2, #0
 8002564:	4b5c      	ldr	r3, [pc, #368]	; (80026d8 <_dtoa_r+0x5b8>)
 8002566:	f7fd fdff 	bl	8000168 <__aeabi_dsub>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002572:	4633      	mov	r3, r6
 8002574:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002576:	f7fe fa3f 	bl	80009f8 <__aeabi_dcmpgt>
 800257a:	2800      	cmp	r0, #0
 800257c:	f040 829e 	bne.w	8002abc <_dtoa_r+0x99c>
 8002580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002584:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002586:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800258a:	f7fe fa17 	bl	80009bc <__aeabi_dcmplt>
 800258e:	2800      	cmp	r0, #0
 8002590:	f040 8292 	bne.w	8002ab8 <_dtoa_r+0x998>
 8002594:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8002598:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800259c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f2c0 8153 	blt.w	800284a <_dtoa_r+0x72a>
 80025a4:	f1b9 0f0e 	cmp.w	r9, #14
 80025a8:	f300 814f 	bgt.w	800284a <_dtoa_r+0x72a>
 80025ac:	4b45      	ldr	r3, [pc, #276]	; (80026c4 <_dtoa_r+0x5a4>)
 80025ae:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80025b2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80025b6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80025ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f280 80db 	bge.w	8002778 <_dtoa_r+0x658>
 80025c2:	9b02      	ldr	r3, [sp, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f300 80d7 	bgt.w	8002778 <_dtoa_r+0x658>
 80025ca:	f040 8274 	bne.w	8002ab6 <_dtoa_r+0x996>
 80025ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80025d2:	2200      	movs	r2, #0
 80025d4:	4b40      	ldr	r3, [pc, #256]	; (80026d8 <_dtoa_r+0x5b8>)
 80025d6:	f7fd ff7f 	bl	80004d8 <__aeabi_dmul>
 80025da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80025de:	f7fe fa01 	bl	80009e4 <__aeabi_dcmpge>
 80025e2:	9c02      	ldr	r4, [sp, #8]
 80025e4:	4626      	mov	r6, r4
 80025e6:	2800      	cmp	r0, #0
 80025e8:	f040 824a 	bne.w	8002a80 <_dtoa_r+0x960>
 80025ec:	2331      	movs	r3, #49	; 0x31
 80025ee:	9f08      	ldr	r7, [sp, #32]
 80025f0:	f109 0901 	add.w	r9, r9, #1
 80025f4:	f807 3b01 	strb.w	r3, [r7], #1
 80025f8:	e246      	b.n	8002a88 <_dtoa_r+0x968>
 80025fa:	07e2      	lsls	r2, r4, #31
 80025fc:	d505      	bpl.n	800260a <_dtoa_r+0x4ea>
 80025fe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002602:	f7fd ff69 	bl	80004d8 <__aeabi_dmul>
 8002606:	2301      	movs	r3, #1
 8002608:	3701      	adds	r7, #1
 800260a:	1064      	asrs	r4, r4, #1
 800260c:	3608      	adds	r6, #8
 800260e:	e76d      	b.n	80024ec <_dtoa_r+0x3cc>
 8002610:	2702      	movs	r7, #2
 8002612:	e770      	b.n	80024f6 <_dtoa_r+0x3d6>
 8002614:	46c8      	mov	r8, r9
 8002616:	9c02      	ldr	r4, [sp, #8]
 8002618:	e78f      	b.n	800253a <_dtoa_r+0x41a>
 800261a:	9908      	ldr	r1, [sp, #32]
 800261c:	4b29      	ldr	r3, [pc, #164]	; (80026c4 <_dtoa_r+0x5a4>)
 800261e:	4421      	add	r1, r4
 8002620:	9112      	str	r1, [sp, #72]	; 0x48
 8002622:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002624:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002628:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800262c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002630:	2900      	cmp	r1, #0
 8002632:	d055      	beq.n	80026e0 <_dtoa_r+0x5c0>
 8002634:	2000      	movs	r0, #0
 8002636:	4929      	ldr	r1, [pc, #164]	; (80026dc <_dtoa_r+0x5bc>)
 8002638:	f7fe f878 	bl	800072c <__aeabi_ddiv>
 800263c:	463b      	mov	r3, r7
 800263e:	4632      	mov	r2, r6
 8002640:	f7fd fd92 	bl	8000168 <__aeabi_dsub>
 8002644:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002648:	9f08      	ldr	r7, [sp, #32]
 800264a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800264e:	f7fe f9f3 	bl	8000a38 <__aeabi_d2iz>
 8002652:	4604      	mov	r4, r0
 8002654:	f7fd fed6 	bl	8000404 <__aeabi_i2d>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002660:	f7fd fd82 	bl	8000168 <__aeabi_dsub>
 8002664:	4602      	mov	r2, r0
 8002666:	460b      	mov	r3, r1
 8002668:	3430      	adds	r4, #48	; 0x30
 800266a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800266e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002672:	f807 4b01 	strb.w	r4, [r7], #1
 8002676:	f7fe f9a1 	bl	80009bc <__aeabi_dcmplt>
 800267a:	2800      	cmp	r0, #0
 800267c:	d174      	bne.n	8002768 <_dtoa_r+0x648>
 800267e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002682:	2000      	movs	r0, #0
 8002684:	4911      	ldr	r1, [pc, #68]	; (80026cc <_dtoa_r+0x5ac>)
 8002686:	f7fd fd6f 	bl	8000168 <__aeabi_dsub>
 800268a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800268e:	f7fe f995 	bl	80009bc <__aeabi_dcmplt>
 8002692:	2800      	cmp	r0, #0
 8002694:	f040 80b6 	bne.w	8002804 <_dtoa_r+0x6e4>
 8002698:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800269a:	429f      	cmp	r7, r3
 800269c:	f43f af7a 	beq.w	8002594 <_dtoa_r+0x474>
 80026a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80026a4:	2200      	movs	r2, #0
 80026a6:	4b0a      	ldr	r3, [pc, #40]	; (80026d0 <_dtoa_r+0x5b0>)
 80026a8:	f7fd ff16 	bl	80004d8 <__aeabi_dmul>
 80026ac:	2200      	movs	r2, #0
 80026ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80026b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80026b6:	4b06      	ldr	r3, [pc, #24]	; (80026d0 <_dtoa_r+0x5b0>)
 80026b8:	f7fd ff0e 	bl	80004d8 <__aeabi_dmul>
 80026bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80026c0:	e7c3      	b.n	800264a <_dtoa_r+0x52a>
 80026c2:	bf00      	nop
 80026c4:	080043f8 	.word	0x080043f8
 80026c8:	080043d0 	.word	0x080043d0
 80026cc:	3ff00000 	.word	0x3ff00000
 80026d0:	40240000 	.word	0x40240000
 80026d4:	401c0000 	.word	0x401c0000
 80026d8:	40140000 	.word	0x40140000
 80026dc:	3fe00000 	.word	0x3fe00000
 80026e0:	4630      	mov	r0, r6
 80026e2:	4639      	mov	r1, r7
 80026e4:	f7fd fef8 	bl	80004d8 <__aeabi_dmul>
 80026e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80026ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80026ee:	9c08      	ldr	r4, [sp, #32]
 80026f0:	9314      	str	r3, [sp, #80]	; 0x50
 80026f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80026f6:	f7fe f99f 	bl	8000a38 <__aeabi_d2iz>
 80026fa:	9015      	str	r0, [sp, #84]	; 0x54
 80026fc:	f7fd fe82 	bl	8000404 <__aeabi_i2d>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002708:	f7fd fd2e 	bl	8000168 <__aeabi_dsub>
 800270c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800270e:	4606      	mov	r6, r0
 8002710:	3330      	adds	r3, #48	; 0x30
 8002712:	f804 3b01 	strb.w	r3, [r4], #1
 8002716:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002718:	460f      	mov	r7, r1
 800271a:	429c      	cmp	r4, r3
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	d124      	bne.n	800276c <_dtoa_r+0x64c>
 8002722:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002726:	4bb3      	ldr	r3, [pc, #716]	; (80029f4 <_dtoa_r+0x8d4>)
 8002728:	f7fd fd20 	bl	800016c <__adddf3>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4630      	mov	r0, r6
 8002732:	4639      	mov	r1, r7
 8002734:	f7fe f960 	bl	80009f8 <__aeabi_dcmpgt>
 8002738:	2800      	cmp	r0, #0
 800273a:	d162      	bne.n	8002802 <_dtoa_r+0x6e2>
 800273c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002740:	2000      	movs	r0, #0
 8002742:	49ac      	ldr	r1, [pc, #688]	; (80029f4 <_dtoa_r+0x8d4>)
 8002744:	f7fd fd10 	bl	8000168 <__aeabi_dsub>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4630      	mov	r0, r6
 800274e:	4639      	mov	r1, r7
 8002750:	f7fe f934 	bl	80009bc <__aeabi_dcmplt>
 8002754:	2800      	cmp	r0, #0
 8002756:	f43f af1d 	beq.w	8002594 <_dtoa_r+0x474>
 800275a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800275c:	1e7b      	subs	r3, r7, #1
 800275e:	9314      	str	r3, [sp, #80]	; 0x50
 8002760:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8002764:	2b30      	cmp	r3, #48	; 0x30
 8002766:	d0f8      	beq.n	800275a <_dtoa_r+0x63a>
 8002768:	46c1      	mov	r9, r8
 800276a:	e03a      	b.n	80027e2 <_dtoa_r+0x6c2>
 800276c:	4ba2      	ldr	r3, [pc, #648]	; (80029f8 <_dtoa_r+0x8d8>)
 800276e:	f7fd feb3 	bl	80004d8 <__aeabi_dmul>
 8002772:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002776:	e7bc      	b.n	80026f2 <_dtoa_r+0x5d2>
 8002778:	9f08      	ldr	r7, [sp, #32]
 800277a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800277e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002782:	f7fd ffd3 	bl	800072c <__aeabi_ddiv>
 8002786:	f7fe f957 	bl	8000a38 <__aeabi_d2iz>
 800278a:	4604      	mov	r4, r0
 800278c:	f7fd fe3a 	bl	8000404 <__aeabi_i2d>
 8002790:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002794:	f7fd fea0 	bl	80004d8 <__aeabi_dmul>
 8002798:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800279c:	460b      	mov	r3, r1
 800279e:	4602      	mov	r2, r0
 80027a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80027a4:	f7fd fce0 	bl	8000168 <__aeabi_dsub>
 80027a8:	f807 6b01 	strb.w	r6, [r7], #1
 80027ac:	9e08      	ldr	r6, [sp, #32]
 80027ae:	9b02      	ldr	r3, [sp, #8]
 80027b0:	1bbe      	subs	r6, r7, r6
 80027b2:	42b3      	cmp	r3, r6
 80027b4:	d13a      	bne.n	800282c <_dtoa_r+0x70c>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	f7fd fcd7 	bl	800016c <__adddf3>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80027c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80027ca:	f7fe f915 	bl	80009f8 <__aeabi_dcmpgt>
 80027ce:	bb58      	cbnz	r0, 8002828 <_dtoa_r+0x708>
 80027d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80027d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80027d8:	f7fe f8e6 	bl	80009a8 <__aeabi_dcmpeq>
 80027dc:	b108      	cbz	r0, 80027e2 <_dtoa_r+0x6c2>
 80027de:	07e1      	lsls	r1, r4, #31
 80027e0:	d422      	bmi.n	8002828 <_dtoa_r+0x708>
 80027e2:	4628      	mov	r0, r5
 80027e4:	4651      	mov	r1, sl
 80027e6:	f000 fbeb 	bl	8002fc0 <_Bfree>
 80027ea:	2300      	movs	r3, #0
 80027ec:	703b      	strb	r3, [r7, #0]
 80027ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80027f0:	f109 0001 	add.w	r0, r9, #1
 80027f4:	6018      	str	r0, [r3, #0]
 80027f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f43f acdf 	beq.w	80021bc <_dtoa_r+0x9c>
 80027fe:	601f      	str	r7, [r3, #0]
 8002800:	e4dc      	b.n	80021bc <_dtoa_r+0x9c>
 8002802:	4627      	mov	r7, r4
 8002804:	463b      	mov	r3, r7
 8002806:	461f      	mov	r7, r3
 8002808:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800280c:	2a39      	cmp	r2, #57	; 0x39
 800280e:	d107      	bne.n	8002820 <_dtoa_r+0x700>
 8002810:	9a08      	ldr	r2, [sp, #32]
 8002812:	429a      	cmp	r2, r3
 8002814:	d1f7      	bne.n	8002806 <_dtoa_r+0x6e6>
 8002816:	2230      	movs	r2, #48	; 0x30
 8002818:	9908      	ldr	r1, [sp, #32]
 800281a:	f108 0801 	add.w	r8, r8, #1
 800281e:	700a      	strb	r2, [r1, #0]
 8002820:	781a      	ldrb	r2, [r3, #0]
 8002822:	3201      	adds	r2, #1
 8002824:	701a      	strb	r2, [r3, #0]
 8002826:	e79f      	b.n	8002768 <_dtoa_r+0x648>
 8002828:	46c8      	mov	r8, r9
 800282a:	e7eb      	b.n	8002804 <_dtoa_r+0x6e4>
 800282c:	2200      	movs	r2, #0
 800282e:	4b72      	ldr	r3, [pc, #456]	; (80029f8 <_dtoa_r+0x8d8>)
 8002830:	f7fd fe52 	bl	80004d8 <__aeabi_dmul>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800283c:	2200      	movs	r2, #0
 800283e:	2300      	movs	r3, #0
 8002840:	f7fe f8b2 	bl	80009a8 <__aeabi_dcmpeq>
 8002844:	2800      	cmp	r0, #0
 8002846:	d098      	beq.n	800277a <_dtoa_r+0x65a>
 8002848:	e7cb      	b.n	80027e2 <_dtoa_r+0x6c2>
 800284a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800284c:	2a00      	cmp	r2, #0
 800284e:	f000 80cd 	beq.w	80029ec <_dtoa_r+0x8cc>
 8002852:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002854:	2a01      	cmp	r2, #1
 8002856:	f300 80af 	bgt.w	80029b8 <_dtoa_r+0x898>
 800285a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800285c:	2a00      	cmp	r2, #0
 800285e:	f000 80a7 	beq.w	80029b0 <_dtoa_r+0x890>
 8002862:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8002866:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002868:	9f06      	ldr	r7, [sp, #24]
 800286a:	9a06      	ldr	r2, [sp, #24]
 800286c:	2101      	movs	r1, #1
 800286e:	441a      	add	r2, r3
 8002870:	9206      	str	r2, [sp, #24]
 8002872:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002874:	4628      	mov	r0, r5
 8002876:	441a      	add	r2, r3
 8002878:	9209      	str	r2, [sp, #36]	; 0x24
 800287a:	f000 fc5b 	bl	8003134 <__i2b>
 800287e:	4606      	mov	r6, r0
 8002880:	2f00      	cmp	r7, #0
 8002882:	dd0c      	ble.n	800289e <_dtoa_r+0x77e>
 8002884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002886:	2b00      	cmp	r3, #0
 8002888:	dd09      	ble.n	800289e <_dtoa_r+0x77e>
 800288a:	42bb      	cmp	r3, r7
 800288c:	bfa8      	it	ge
 800288e:	463b      	movge	r3, r7
 8002890:	9a06      	ldr	r2, [sp, #24]
 8002892:	1aff      	subs	r7, r7, r3
 8002894:	1ad2      	subs	r2, r2, r3
 8002896:	9206      	str	r2, [sp, #24]
 8002898:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	9309      	str	r3, [sp, #36]	; 0x24
 800289e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028a0:	b1f3      	cbz	r3, 80028e0 <_dtoa_r+0x7c0>
 80028a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 80a9 	beq.w	80029fc <_dtoa_r+0x8dc>
 80028aa:	2c00      	cmp	r4, #0
 80028ac:	dd10      	ble.n	80028d0 <_dtoa_r+0x7b0>
 80028ae:	4631      	mov	r1, r6
 80028b0:	4622      	mov	r2, r4
 80028b2:	4628      	mov	r0, r5
 80028b4:	f000 fcf8 	bl	80032a8 <__pow5mult>
 80028b8:	4652      	mov	r2, sl
 80028ba:	4601      	mov	r1, r0
 80028bc:	4606      	mov	r6, r0
 80028be:	4628      	mov	r0, r5
 80028c0:	f000 fc4e 	bl	8003160 <__multiply>
 80028c4:	4680      	mov	r8, r0
 80028c6:	4651      	mov	r1, sl
 80028c8:	4628      	mov	r0, r5
 80028ca:	f000 fb79 	bl	8002fc0 <_Bfree>
 80028ce:	46c2      	mov	sl, r8
 80028d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028d2:	1b1a      	subs	r2, r3, r4
 80028d4:	d004      	beq.n	80028e0 <_dtoa_r+0x7c0>
 80028d6:	4651      	mov	r1, sl
 80028d8:	4628      	mov	r0, r5
 80028da:	f000 fce5 	bl	80032a8 <__pow5mult>
 80028de:	4682      	mov	sl, r0
 80028e0:	2101      	movs	r1, #1
 80028e2:	4628      	mov	r0, r5
 80028e4:	f000 fc26 	bl	8003134 <__i2b>
 80028e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80028ea:	4604      	mov	r4, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f340 8087 	ble.w	8002a00 <_dtoa_r+0x8e0>
 80028f2:	461a      	mov	r2, r3
 80028f4:	4601      	mov	r1, r0
 80028f6:	4628      	mov	r0, r5
 80028f8:	f000 fcd6 	bl	80032a8 <__pow5mult>
 80028fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028fe:	4604      	mov	r4, r0
 8002900:	2b01      	cmp	r3, #1
 8002902:	f340 8080 	ble.w	8002a06 <_dtoa_r+0x8e6>
 8002906:	f04f 0800 	mov.w	r8, #0
 800290a:	6923      	ldr	r3, [r4, #16]
 800290c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002910:	6918      	ldr	r0, [r3, #16]
 8002912:	f000 fbc1 	bl	8003098 <__hi0bits>
 8002916:	f1c0 0020 	rsb	r0, r0, #32
 800291a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800291c:	4418      	add	r0, r3
 800291e:	f010 001f 	ands.w	r0, r0, #31
 8002922:	f000 8092 	beq.w	8002a4a <_dtoa_r+0x92a>
 8002926:	f1c0 0320 	rsb	r3, r0, #32
 800292a:	2b04      	cmp	r3, #4
 800292c:	f340 808a 	ble.w	8002a44 <_dtoa_r+0x924>
 8002930:	f1c0 001c 	rsb	r0, r0, #28
 8002934:	9b06      	ldr	r3, [sp, #24]
 8002936:	4407      	add	r7, r0
 8002938:	4403      	add	r3, r0
 800293a:	9306      	str	r3, [sp, #24]
 800293c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800293e:	4403      	add	r3, r0
 8002940:	9309      	str	r3, [sp, #36]	; 0x24
 8002942:	9b06      	ldr	r3, [sp, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	dd05      	ble.n	8002954 <_dtoa_r+0x834>
 8002948:	4651      	mov	r1, sl
 800294a:	461a      	mov	r2, r3
 800294c:	4628      	mov	r0, r5
 800294e:	f000 fd05 	bl	800335c <__lshift>
 8002952:	4682      	mov	sl, r0
 8002954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002956:	2b00      	cmp	r3, #0
 8002958:	dd05      	ble.n	8002966 <_dtoa_r+0x846>
 800295a:	4621      	mov	r1, r4
 800295c:	461a      	mov	r2, r3
 800295e:	4628      	mov	r0, r5
 8002960:	f000 fcfc 	bl	800335c <__lshift>
 8002964:	4604      	mov	r4, r0
 8002966:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002968:	2b00      	cmp	r3, #0
 800296a:	d070      	beq.n	8002a4e <_dtoa_r+0x92e>
 800296c:	4621      	mov	r1, r4
 800296e:	4650      	mov	r0, sl
 8002970:	f000 fd60 	bl	8003434 <__mcmp>
 8002974:	2800      	cmp	r0, #0
 8002976:	da6a      	bge.n	8002a4e <_dtoa_r+0x92e>
 8002978:	2300      	movs	r3, #0
 800297a:	4651      	mov	r1, sl
 800297c:	220a      	movs	r2, #10
 800297e:	4628      	mov	r0, r5
 8002980:	f000 fb40 	bl	8003004 <__multadd>
 8002984:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002986:	4682      	mov	sl, r0
 8002988:	f109 39ff 	add.w	r9, r9, #4294967295
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 8193 	beq.w	8002cb8 <_dtoa_r+0xb98>
 8002992:	4631      	mov	r1, r6
 8002994:	2300      	movs	r3, #0
 8002996:	220a      	movs	r2, #10
 8002998:	4628      	mov	r0, r5
 800299a:	f000 fb33 	bl	8003004 <__multadd>
 800299e:	f1bb 0f00 	cmp.w	fp, #0
 80029a2:	4606      	mov	r6, r0
 80029a4:	f300 8093 	bgt.w	8002ace <_dtoa_r+0x9ae>
 80029a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	dc57      	bgt.n	8002a5e <_dtoa_r+0x93e>
 80029ae:	e08e      	b.n	8002ace <_dtoa_r+0x9ae>
 80029b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80029b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80029b6:	e756      	b.n	8002866 <_dtoa_r+0x746>
 80029b8:	9b02      	ldr	r3, [sp, #8]
 80029ba:	1e5c      	subs	r4, r3, #1
 80029bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80029be:	42a3      	cmp	r3, r4
 80029c0:	bfb7      	itett	lt
 80029c2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80029c4:	1b1c      	subge	r4, r3, r4
 80029c6:	1ae2      	sublt	r2, r4, r3
 80029c8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80029ca:	bfbe      	ittt	lt
 80029cc:	940a      	strlt	r4, [sp, #40]	; 0x28
 80029ce:	189b      	addlt	r3, r3, r2
 80029d0:	930e      	strlt	r3, [sp, #56]	; 0x38
 80029d2:	9b02      	ldr	r3, [sp, #8]
 80029d4:	bfb8      	it	lt
 80029d6:	2400      	movlt	r4, #0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	bfbb      	ittet	lt
 80029dc:	9b06      	ldrlt	r3, [sp, #24]
 80029de:	9a02      	ldrlt	r2, [sp, #8]
 80029e0:	9f06      	ldrge	r7, [sp, #24]
 80029e2:	1a9f      	sublt	r7, r3, r2
 80029e4:	bfac      	ite	ge
 80029e6:	9b02      	ldrge	r3, [sp, #8]
 80029e8:	2300      	movlt	r3, #0
 80029ea:	e73e      	b.n	800286a <_dtoa_r+0x74a>
 80029ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80029ee:	9f06      	ldr	r7, [sp, #24]
 80029f0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80029f2:	e745      	b.n	8002880 <_dtoa_r+0x760>
 80029f4:	3fe00000 	.word	0x3fe00000
 80029f8:	40240000 	.word	0x40240000
 80029fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80029fe:	e76a      	b.n	80028d6 <_dtoa_r+0x7b6>
 8002a00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	dc19      	bgt.n	8002a3a <_dtoa_r+0x91a>
 8002a06:	9b04      	ldr	r3, [sp, #16]
 8002a08:	b9bb      	cbnz	r3, 8002a3a <_dtoa_r+0x91a>
 8002a0a:	9b05      	ldr	r3, [sp, #20]
 8002a0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a10:	b99b      	cbnz	r3, 8002a3a <_dtoa_r+0x91a>
 8002a12:	9b05      	ldr	r3, [sp, #20]
 8002a14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a18:	0d1b      	lsrs	r3, r3, #20
 8002a1a:	051b      	lsls	r3, r3, #20
 8002a1c:	b183      	cbz	r3, 8002a40 <_dtoa_r+0x920>
 8002a1e:	f04f 0801 	mov.w	r8, #1
 8002a22:	9b06      	ldr	r3, [sp, #24]
 8002a24:	3301      	adds	r3, #1
 8002a26:	9306      	str	r3, [sp, #24]
 8002a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8002a2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f47f af6a 	bne.w	800290a <_dtoa_r+0x7ea>
 8002a36:	2001      	movs	r0, #1
 8002a38:	e76f      	b.n	800291a <_dtoa_r+0x7fa>
 8002a3a:	f04f 0800 	mov.w	r8, #0
 8002a3e:	e7f6      	b.n	8002a2e <_dtoa_r+0x90e>
 8002a40:	4698      	mov	r8, r3
 8002a42:	e7f4      	b.n	8002a2e <_dtoa_r+0x90e>
 8002a44:	f43f af7d 	beq.w	8002942 <_dtoa_r+0x822>
 8002a48:	4618      	mov	r0, r3
 8002a4a:	301c      	adds	r0, #28
 8002a4c:	e772      	b.n	8002934 <_dtoa_r+0x814>
 8002a4e:	9b02      	ldr	r3, [sp, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	dc36      	bgt.n	8002ac2 <_dtoa_r+0x9a2>
 8002a54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	dd33      	ble.n	8002ac2 <_dtoa_r+0x9a2>
 8002a5a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8002a5e:	f1bb 0f00 	cmp.w	fp, #0
 8002a62:	d10d      	bne.n	8002a80 <_dtoa_r+0x960>
 8002a64:	4621      	mov	r1, r4
 8002a66:	465b      	mov	r3, fp
 8002a68:	2205      	movs	r2, #5
 8002a6a:	4628      	mov	r0, r5
 8002a6c:	f000 faca 	bl	8003004 <__multadd>
 8002a70:	4601      	mov	r1, r0
 8002a72:	4604      	mov	r4, r0
 8002a74:	4650      	mov	r0, sl
 8002a76:	f000 fcdd 	bl	8003434 <__mcmp>
 8002a7a:	2800      	cmp	r0, #0
 8002a7c:	f73f adb6 	bgt.w	80025ec <_dtoa_r+0x4cc>
 8002a80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a82:	9f08      	ldr	r7, [sp, #32]
 8002a84:	ea6f 0903 	mvn.w	r9, r3
 8002a88:	f04f 0800 	mov.w	r8, #0
 8002a8c:	4621      	mov	r1, r4
 8002a8e:	4628      	mov	r0, r5
 8002a90:	f000 fa96 	bl	8002fc0 <_Bfree>
 8002a94:	2e00      	cmp	r6, #0
 8002a96:	f43f aea4 	beq.w	80027e2 <_dtoa_r+0x6c2>
 8002a9a:	f1b8 0f00 	cmp.w	r8, #0
 8002a9e:	d005      	beq.n	8002aac <_dtoa_r+0x98c>
 8002aa0:	45b0      	cmp	r8, r6
 8002aa2:	d003      	beq.n	8002aac <_dtoa_r+0x98c>
 8002aa4:	4641      	mov	r1, r8
 8002aa6:	4628      	mov	r0, r5
 8002aa8:	f000 fa8a 	bl	8002fc0 <_Bfree>
 8002aac:	4631      	mov	r1, r6
 8002aae:	4628      	mov	r0, r5
 8002ab0:	f000 fa86 	bl	8002fc0 <_Bfree>
 8002ab4:	e695      	b.n	80027e2 <_dtoa_r+0x6c2>
 8002ab6:	2400      	movs	r4, #0
 8002ab8:	4626      	mov	r6, r4
 8002aba:	e7e1      	b.n	8002a80 <_dtoa_r+0x960>
 8002abc:	46c1      	mov	r9, r8
 8002abe:	4626      	mov	r6, r4
 8002ac0:	e594      	b.n	80025ec <_dtoa_r+0x4cc>
 8002ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002ac4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 80fc 	beq.w	8002cc6 <_dtoa_r+0xba6>
 8002ace:	2f00      	cmp	r7, #0
 8002ad0:	dd05      	ble.n	8002ade <_dtoa_r+0x9be>
 8002ad2:	4631      	mov	r1, r6
 8002ad4:	463a      	mov	r2, r7
 8002ad6:	4628      	mov	r0, r5
 8002ad8:	f000 fc40 	bl	800335c <__lshift>
 8002adc:	4606      	mov	r6, r0
 8002ade:	f1b8 0f00 	cmp.w	r8, #0
 8002ae2:	d05c      	beq.n	8002b9e <_dtoa_r+0xa7e>
 8002ae4:	4628      	mov	r0, r5
 8002ae6:	6871      	ldr	r1, [r6, #4]
 8002ae8:	f000 fa2a 	bl	8002f40 <_Balloc>
 8002aec:	4607      	mov	r7, r0
 8002aee:	b928      	cbnz	r0, 8002afc <_dtoa_r+0x9dc>
 8002af0:	4602      	mov	r2, r0
 8002af2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8002af6:	4b7e      	ldr	r3, [pc, #504]	; (8002cf0 <_dtoa_r+0xbd0>)
 8002af8:	f7ff bb26 	b.w	8002148 <_dtoa_r+0x28>
 8002afc:	6932      	ldr	r2, [r6, #16]
 8002afe:	f106 010c 	add.w	r1, r6, #12
 8002b02:	3202      	adds	r2, #2
 8002b04:	0092      	lsls	r2, r2, #2
 8002b06:	300c      	adds	r0, #12
 8002b08:	f000 fa0c 	bl	8002f24 <memcpy>
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	4639      	mov	r1, r7
 8002b10:	4628      	mov	r0, r5
 8002b12:	f000 fc23 	bl	800335c <__lshift>
 8002b16:	46b0      	mov	r8, r6
 8002b18:	4606      	mov	r6, r0
 8002b1a:	9b08      	ldr	r3, [sp, #32]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	9302      	str	r3, [sp, #8]
 8002b20:	9b08      	ldr	r3, [sp, #32]
 8002b22:	445b      	add	r3, fp
 8002b24:	930a      	str	r3, [sp, #40]	; 0x28
 8002b26:	9b04      	ldr	r3, [sp, #16]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b2e:	9b02      	ldr	r3, [sp, #8]
 8002b30:	4621      	mov	r1, r4
 8002b32:	4650      	mov	r0, sl
 8002b34:	f103 3bff 	add.w	fp, r3, #4294967295
 8002b38:	f7ff fa62 	bl	8002000 <quorem>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	4641      	mov	r1, r8
 8002b40:	3330      	adds	r3, #48	; 0x30
 8002b42:	9004      	str	r0, [sp, #16]
 8002b44:	4650      	mov	r0, sl
 8002b46:	930b      	str	r3, [sp, #44]	; 0x2c
 8002b48:	f000 fc74 	bl	8003434 <__mcmp>
 8002b4c:	4632      	mov	r2, r6
 8002b4e:	9006      	str	r0, [sp, #24]
 8002b50:	4621      	mov	r1, r4
 8002b52:	4628      	mov	r0, r5
 8002b54:	f000 fc8a 	bl	800346c <__mdiff>
 8002b58:	68c2      	ldr	r2, [r0, #12]
 8002b5a:	4607      	mov	r7, r0
 8002b5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002b5e:	bb02      	cbnz	r2, 8002ba2 <_dtoa_r+0xa82>
 8002b60:	4601      	mov	r1, r0
 8002b62:	4650      	mov	r0, sl
 8002b64:	f000 fc66 	bl	8003434 <__mcmp>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002b6c:	4639      	mov	r1, r7
 8002b6e:	4628      	mov	r0, r5
 8002b70:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8002b74:	f000 fa24 	bl	8002fc0 <_Bfree>
 8002b78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002b7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002b7c:	9f02      	ldr	r7, [sp, #8]
 8002b7e:	ea43 0102 	orr.w	r1, r3, r2
 8002b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b84:	430b      	orrs	r3, r1
 8002b86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002b88:	d10d      	bne.n	8002ba6 <_dtoa_r+0xa86>
 8002b8a:	2b39      	cmp	r3, #57	; 0x39
 8002b8c:	d027      	beq.n	8002bde <_dtoa_r+0xabe>
 8002b8e:	9a06      	ldr	r2, [sp, #24]
 8002b90:	2a00      	cmp	r2, #0
 8002b92:	dd01      	ble.n	8002b98 <_dtoa_r+0xa78>
 8002b94:	9b04      	ldr	r3, [sp, #16]
 8002b96:	3331      	adds	r3, #49	; 0x31
 8002b98:	f88b 3000 	strb.w	r3, [fp]
 8002b9c:	e776      	b.n	8002a8c <_dtoa_r+0x96c>
 8002b9e:	4630      	mov	r0, r6
 8002ba0:	e7b9      	b.n	8002b16 <_dtoa_r+0x9f6>
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	e7e2      	b.n	8002b6c <_dtoa_r+0xa4c>
 8002ba6:	9906      	ldr	r1, [sp, #24]
 8002ba8:	2900      	cmp	r1, #0
 8002baa:	db04      	blt.n	8002bb6 <_dtoa_r+0xa96>
 8002bac:	9822      	ldr	r0, [sp, #136]	; 0x88
 8002bae:	4301      	orrs	r1, r0
 8002bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bb2:	4301      	orrs	r1, r0
 8002bb4:	d120      	bne.n	8002bf8 <_dtoa_r+0xad8>
 8002bb6:	2a00      	cmp	r2, #0
 8002bb8:	ddee      	ble.n	8002b98 <_dtoa_r+0xa78>
 8002bba:	4651      	mov	r1, sl
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	4628      	mov	r0, r5
 8002bc0:	9302      	str	r3, [sp, #8]
 8002bc2:	f000 fbcb 	bl	800335c <__lshift>
 8002bc6:	4621      	mov	r1, r4
 8002bc8:	4682      	mov	sl, r0
 8002bca:	f000 fc33 	bl	8003434 <__mcmp>
 8002bce:	2800      	cmp	r0, #0
 8002bd0:	9b02      	ldr	r3, [sp, #8]
 8002bd2:	dc02      	bgt.n	8002bda <_dtoa_r+0xaba>
 8002bd4:	d1e0      	bne.n	8002b98 <_dtoa_r+0xa78>
 8002bd6:	07da      	lsls	r2, r3, #31
 8002bd8:	d5de      	bpl.n	8002b98 <_dtoa_r+0xa78>
 8002bda:	2b39      	cmp	r3, #57	; 0x39
 8002bdc:	d1da      	bne.n	8002b94 <_dtoa_r+0xa74>
 8002bde:	2339      	movs	r3, #57	; 0x39
 8002be0:	f88b 3000 	strb.w	r3, [fp]
 8002be4:	463b      	mov	r3, r7
 8002be6:	461f      	mov	r7, r3
 8002be8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8002bec:	3b01      	subs	r3, #1
 8002bee:	2a39      	cmp	r2, #57	; 0x39
 8002bf0:	d050      	beq.n	8002c94 <_dtoa_r+0xb74>
 8002bf2:	3201      	adds	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	e749      	b.n	8002a8c <_dtoa_r+0x96c>
 8002bf8:	2a00      	cmp	r2, #0
 8002bfa:	dd03      	ble.n	8002c04 <_dtoa_r+0xae4>
 8002bfc:	2b39      	cmp	r3, #57	; 0x39
 8002bfe:	d0ee      	beq.n	8002bde <_dtoa_r+0xabe>
 8002c00:	3301      	adds	r3, #1
 8002c02:	e7c9      	b.n	8002b98 <_dtoa_r+0xa78>
 8002c04:	9a02      	ldr	r2, [sp, #8]
 8002c06:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002c08:	f802 3c01 	strb.w	r3, [r2, #-1]
 8002c0c:	428a      	cmp	r2, r1
 8002c0e:	d02a      	beq.n	8002c66 <_dtoa_r+0xb46>
 8002c10:	4651      	mov	r1, sl
 8002c12:	2300      	movs	r3, #0
 8002c14:	220a      	movs	r2, #10
 8002c16:	4628      	mov	r0, r5
 8002c18:	f000 f9f4 	bl	8003004 <__multadd>
 8002c1c:	45b0      	cmp	r8, r6
 8002c1e:	4682      	mov	sl, r0
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	f04f 020a 	mov.w	r2, #10
 8002c28:	4641      	mov	r1, r8
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	d107      	bne.n	8002c3e <_dtoa_r+0xb1e>
 8002c2e:	f000 f9e9 	bl	8003004 <__multadd>
 8002c32:	4680      	mov	r8, r0
 8002c34:	4606      	mov	r6, r0
 8002c36:	9b02      	ldr	r3, [sp, #8]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	9302      	str	r3, [sp, #8]
 8002c3c:	e777      	b.n	8002b2e <_dtoa_r+0xa0e>
 8002c3e:	f000 f9e1 	bl	8003004 <__multadd>
 8002c42:	4631      	mov	r1, r6
 8002c44:	4680      	mov	r8, r0
 8002c46:	2300      	movs	r3, #0
 8002c48:	220a      	movs	r2, #10
 8002c4a:	4628      	mov	r0, r5
 8002c4c:	f000 f9da 	bl	8003004 <__multadd>
 8002c50:	4606      	mov	r6, r0
 8002c52:	e7f0      	b.n	8002c36 <_dtoa_r+0xb16>
 8002c54:	f1bb 0f00 	cmp.w	fp, #0
 8002c58:	bfcc      	ite	gt
 8002c5a:	465f      	movgt	r7, fp
 8002c5c:	2701      	movle	r7, #1
 8002c5e:	f04f 0800 	mov.w	r8, #0
 8002c62:	9a08      	ldr	r2, [sp, #32]
 8002c64:	4417      	add	r7, r2
 8002c66:	4651      	mov	r1, sl
 8002c68:	2201      	movs	r2, #1
 8002c6a:	4628      	mov	r0, r5
 8002c6c:	9302      	str	r3, [sp, #8]
 8002c6e:	f000 fb75 	bl	800335c <__lshift>
 8002c72:	4621      	mov	r1, r4
 8002c74:	4682      	mov	sl, r0
 8002c76:	f000 fbdd 	bl	8003434 <__mcmp>
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	dcb2      	bgt.n	8002be4 <_dtoa_r+0xac4>
 8002c7e:	d102      	bne.n	8002c86 <_dtoa_r+0xb66>
 8002c80:	9b02      	ldr	r3, [sp, #8]
 8002c82:	07db      	lsls	r3, r3, #31
 8002c84:	d4ae      	bmi.n	8002be4 <_dtoa_r+0xac4>
 8002c86:	463b      	mov	r3, r7
 8002c88:	461f      	mov	r7, r3
 8002c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002c8e:	2a30      	cmp	r2, #48	; 0x30
 8002c90:	d0fa      	beq.n	8002c88 <_dtoa_r+0xb68>
 8002c92:	e6fb      	b.n	8002a8c <_dtoa_r+0x96c>
 8002c94:	9a08      	ldr	r2, [sp, #32]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d1a5      	bne.n	8002be6 <_dtoa_r+0xac6>
 8002c9a:	2331      	movs	r3, #49	; 0x31
 8002c9c:	f109 0901 	add.w	r9, r9, #1
 8002ca0:	7013      	strb	r3, [r2, #0]
 8002ca2:	e6f3      	b.n	8002a8c <_dtoa_r+0x96c>
 8002ca4:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <_dtoa_r+0xbd4>)
 8002ca6:	f7ff baa7 	b.w	80021f8 <_dtoa_r+0xd8>
 8002caa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f47f aa80 	bne.w	80021b2 <_dtoa_r+0x92>
 8002cb2:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <_dtoa_r+0xbd8>)
 8002cb4:	f7ff baa0 	b.w	80021f8 <_dtoa_r+0xd8>
 8002cb8:	f1bb 0f00 	cmp.w	fp, #0
 8002cbc:	dc03      	bgt.n	8002cc6 <_dtoa_r+0xba6>
 8002cbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	f73f aecc 	bgt.w	8002a5e <_dtoa_r+0x93e>
 8002cc6:	9f08      	ldr	r7, [sp, #32]
 8002cc8:	4621      	mov	r1, r4
 8002cca:	4650      	mov	r0, sl
 8002ccc:	f7ff f998 	bl	8002000 <quorem>
 8002cd0:	9a08      	ldr	r2, [sp, #32]
 8002cd2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8002cd6:	f807 3b01 	strb.w	r3, [r7], #1
 8002cda:	1aba      	subs	r2, r7, r2
 8002cdc:	4593      	cmp	fp, r2
 8002cde:	ddb9      	ble.n	8002c54 <_dtoa_r+0xb34>
 8002ce0:	4651      	mov	r1, sl
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	220a      	movs	r2, #10
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	f000 f98c 	bl	8003004 <__multadd>
 8002cec:	4682      	mov	sl, r0
 8002cee:	e7eb      	b.n	8002cc8 <_dtoa_r+0xba8>
 8002cf0:	080042ff 	.word	0x080042ff
 8002cf4:	08004258 	.word	0x08004258
 8002cf8:	0800427c 	.word	0x0800427c

08002cfc <std>:
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	b510      	push	{r4, lr}
 8002d00:	4604      	mov	r4, r0
 8002d02:	e9c0 3300 	strd	r3, r3, [r0]
 8002d06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d0a:	6083      	str	r3, [r0, #8]
 8002d0c:	8181      	strh	r1, [r0, #12]
 8002d0e:	6643      	str	r3, [r0, #100]	; 0x64
 8002d10:	81c2      	strh	r2, [r0, #14]
 8002d12:	6183      	str	r3, [r0, #24]
 8002d14:	4619      	mov	r1, r3
 8002d16:	2208      	movs	r2, #8
 8002d18:	305c      	adds	r0, #92	; 0x5c
 8002d1a:	f7fe fcf1 	bl	8001700 <memset>
 8002d1e:	4b05      	ldr	r3, [pc, #20]	; (8002d34 <std+0x38>)
 8002d20:	6224      	str	r4, [r4, #32]
 8002d22:	6263      	str	r3, [r4, #36]	; 0x24
 8002d24:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <std+0x3c>)
 8002d26:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d28:	4b04      	ldr	r3, [pc, #16]	; (8002d3c <std+0x40>)
 8002d2a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <std+0x44>)
 8002d2e:	6323      	str	r3, [r4, #48]	; 0x30
 8002d30:	bd10      	pop	{r4, pc}
 8002d32:	bf00      	nop
 8002d34:	08003a7d 	.word	0x08003a7d
 8002d38:	08003a9f 	.word	0x08003a9f
 8002d3c:	08003ad7 	.word	0x08003ad7
 8002d40:	08003afb 	.word	0x08003afb

08002d44 <_cleanup_r>:
 8002d44:	4901      	ldr	r1, [pc, #4]	; (8002d4c <_cleanup_r+0x8>)
 8002d46:	f000 b8af 	b.w	8002ea8 <_fwalk_reent>
 8002d4a:	bf00      	nop
 8002d4c:	08003e11 	.word	0x08003e11

08002d50 <__sfmoreglue>:
 8002d50:	b570      	push	{r4, r5, r6, lr}
 8002d52:	2568      	movs	r5, #104	; 0x68
 8002d54:	1e4a      	subs	r2, r1, #1
 8002d56:	4355      	muls	r5, r2
 8002d58:	460e      	mov	r6, r1
 8002d5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002d5e:	f000 fccb 	bl	80036f8 <_malloc_r>
 8002d62:	4604      	mov	r4, r0
 8002d64:	b140      	cbz	r0, 8002d78 <__sfmoreglue+0x28>
 8002d66:	2100      	movs	r1, #0
 8002d68:	e9c0 1600 	strd	r1, r6, [r0]
 8002d6c:	300c      	adds	r0, #12
 8002d6e:	60a0      	str	r0, [r4, #8]
 8002d70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002d74:	f7fe fcc4 	bl	8001700 <memset>
 8002d78:	4620      	mov	r0, r4
 8002d7a:	bd70      	pop	{r4, r5, r6, pc}

08002d7c <__sfp_lock_acquire>:
 8002d7c:	4801      	ldr	r0, [pc, #4]	; (8002d84 <__sfp_lock_acquire+0x8>)
 8002d7e:	f000 b8b8 	b.w	8002ef2 <__retarget_lock_acquire_recursive>
 8002d82:	bf00      	nop
 8002d84:	20000212 	.word	0x20000212

08002d88 <__sfp_lock_release>:
 8002d88:	4801      	ldr	r0, [pc, #4]	; (8002d90 <__sfp_lock_release+0x8>)
 8002d8a:	f000 b8b3 	b.w	8002ef4 <__retarget_lock_release_recursive>
 8002d8e:	bf00      	nop
 8002d90:	20000212 	.word	0x20000212

08002d94 <__sinit_lock_acquire>:
 8002d94:	4801      	ldr	r0, [pc, #4]	; (8002d9c <__sinit_lock_acquire+0x8>)
 8002d96:	f000 b8ac 	b.w	8002ef2 <__retarget_lock_acquire_recursive>
 8002d9a:	bf00      	nop
 8002d9c:	2000020d 	.word	0x2000020d

08002da0 <__sinit_lock_release>:
 8002da0:	4801      	ldr	r0, [pc, #4]	; (8002da8 <__sinit_lock_release+0x8>)
 8002da2:	f000 b8a7 	b.w	8002ef4 <__retarget_lock_release_recursive>
 8002da6:	bf00      	nop
 8002da8:	2000020d 	.word	0x2000020d

08002dac <__sinit>:
 8002dac:	b510      	push	{r4, lr}
 8002dae:	4604      	mov	r4, r0
 8002db0:	f7ff fff0 	bl	8002d94 <__sinit_lock_acquire>
 8002db4:	69a3      	ldr	r3, [r4, #24]
 8002db6:	b11b      	cbz	r3, 8002dc0 <__sinit+0x14>
 8002db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dbc:	f7ff bff0 	b.w	8002da0 <__sinit_lock_release>
 8002dc0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002dc4:	6523      	str	r3, [r4, #80]	; 0x50
 8002dc6:	4b13      	ldr	r3, [pc, #76]	; (8002e14 <__sinit+0x68>)
 8002dc8:	4a13      	ldr	r2, [pc, #76]	; (8002e18 <__sinit+0x6c>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	62a2      	str	r2, [r4, #40]	; 0x28
 8002dce:	42a3      	cmp	r3, r4
 8002dd0:	bf08      	it	eq
 8002dd2:	2301      	moveq	r3, #1
 8002dd4:	4620      	mov	r0, r4
 8002dd6:	bf08      	it	eq
 8002dd8:	61a3      	streq	r3, [r4, #24]
 8002dda:	f000 f81f 	bl	8002e1c <__sfp>
 8002dde:	6060      	str	r0, [r4, #4]
 8002de0:	4620      	mov	r0, r4
 8002de2:	f000 f81b 	bl	8002e1c <__sfp>
 8002de6:	60a0      	str	r0, [r4, #8]
 8002de8:	4620      	mov	r0, r4
 8002dea:	f000 f817 	bl	8002e1c <__sfp>
 8002dee:	2200      	movs	r2, #0
 8002df0:	2104      	movs	r1, #4
 8002df2:	60e0      	str	r0, [r4, #12]
 8002df4:	6860      	ldr	r0, [r4, #4]
 8002df6:	f7ff ff81 	bl	8002cfc <std>
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	2109      	movs	r1, #9
 8002dfe:	68a0      	ldr	r0, [r4, #8]
 8002e00:	f7ff ff7c 	bl	8002cfc <std>
 8002e04:	2202      	movs	r2, #2
 8002e06:	2112      	movs	r1, #18
 8002e08:	68e0      	ldr	r0, [r4, #12]
 8002e0a:	f7ff ff77 	bl	8002cfc <std>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	61a3      	str	r3, [r4, #24]
 8002e12:	e7d1      	b.n	8002db8 <__sinit+0xc>
 8002e14:	08004244 	.word	0x08004244
 8002e18:	08002d45 	.word	0x08002d45

08002e1c <__sfp>:
 8002e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1e:	4607      	mov	r7, r0
 8002e20:	f7ff ffac 	bl	8002d7c <__sfp_lock_acquire>
 8002e24:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <__sfp+0x84>)
 8002e26:	681e      	ldr	r6, [r3, #0]
 8002e28:	69b3      	ldr	r3, [r6, #24]
 8002e2a:	b913      	cbnz	r3, 8002e32 <__sfp+0x16>
 8002e2c:	4630      	mov	r0, r6
 8002e2e:	f7ff ffbd 	bl	8002dac <__sinit>
 8002e32:	3648      	adds	r6, #72	; 0x48
 8002e34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	d503      	bpl.n	8002e44 <__sfp+0x28>
 8002e3c:	6833      	ldr	r3, [r6, #0]
 8002e3e:	b30b      	cbz	r3, 8002e84 <__sfp+0x68>
 8002e40:	6836      	ldr	r6, [r6, #0]
 8002e42:	e7f7      	b.n	8002e34 <__sfp+0x18>
 8002e44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002e48:	b9d5      	cbnz	r5, 8002e80 <__sfp+0x64>
 8002e4a:	4b16      	ldr	r3, [pc, #88]	; (8002ea4 <__sfp+0x88>)
 8002e4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002e50:	60e3      	str	r3, [r4, #12]
 8002e52:	6665      	str	r5, [r4, #100]	; 0x64
 8002e54:	f000 f84c 	bl	8002ef0 <__retarget_lock_init_recursive>
 8002e58:	f7ff ff96 	bl	8002d88 <__sfp_lock_release>
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	4629      	mov	r1, r5
 8002e60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002e64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002e68:	6025      	str	r5, [r4, #0]
 8002e6a:	61a5      	str	r5, [r4, #24]
 8002e6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002e70:	f7fe fc46 	bl	8001700 <memset>
 8002e74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002e78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e80:	3468      	adds	r4, #104	; 0x68
 8002e82:	e7d9      	b.n	8002e38 <__sfp+0x1c>
 8002e84:	2104      	movs	r1, #4
 8002e86:	4638      	mov	r0, r7
 8002e88:	f7ff ff62 	bl	8002d50 <__sfmoreglue>
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	6030      	str	r0, [r6, #0]
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d1d5      	bne.n	8002e40 <__sfp+0x24>
 8002e94:	f7ff ff78 	bl	8002d88 <__sfp_lock_release>
 8002e98:	230c      	movs	r3, #12
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	e7ee      	b.n	8002e7c <__sfp+0x60>
 8002e9e:	bf00      	nop
 8002ea0:	08004244 	.word	0x08004244
 8002ea4:	ffff0001 	.word	0xffff0001

08002ea8 <_fwalk_reent>:
 8002ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002eac:	4606      	mov	r6, r0
 8002eae:	4688      	mov	r8, r1
 8002eb0:	2700      	movs	r7, #0
 8002eb2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002eb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002eba:	f1b9 0901 	subs.w	r9, r9, #1
 8002ebe:	d505      	bpl.n	8002ecc <_fwalk_reent+0x24>
 8002ec0:	6824      	ldr	r4, [r4, #0]
 8002ec2:	2c00      	cmp	r4, #0
 8002ec4:	d1f7      	bne.n	8002eb6 <_fwalk_reent+0xe>
 8002ec6:	4638      	mov	r0, r7
 8002ec8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ecc:	89ab      	ldrh	r3, [r5, #12]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d907      	bls.n	8002ee2 <_fwalk_reent+0x3a>
 8002ed2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	d003      	beq.n	8002ee2 <_fwalk_reent+0x3a>
 8002eda:	4629      	mov	r1, r5
 8002edc:	4630      	mov	r0, r6
 8002ede:	47c0      	blx	r8
 8002ee0:	4307      	orrs	r7, r0
 8002ee2:	3568      	adds	r5, #104	; 0x68
 8002ee4:	e7e9      	b.n	8002eba <_fwalk_reent+0x12>
	...

08002ee8 <_localeconv_r>:
 8002ee8:	4800      	ldr	r0, [pc, #0]	; (8002eec <_localeconv_r+0x4>)
 8002eea:	4770      	bx	lr
 8002eec:	20000154 	.word	0x20000154

08002ef0 <__retarget_lock_init_recursive>:
 8002ef0:	4770      	bx	lr

08002ef2 <__retarget_lock_acquire_recursive>:
 8002ef2:	4770      	bx	lr

08002ef4 <__retarget_lock_release_recursive>:
 8002ef4:	4770      	bx	lr
	...

08002ef8 <malloc>:
 8002ef8:	4b02      	ldr	r3, [pc, #8]	; (8002f04 <malloc+0xc>)
 8002efa:	4601      	mov	r1, r0
 8002efc:	6818      	ldr	r0, [r3, #0]
 8002efe:	f000 bbfb 	b.w	80036f8 <_malloc_r>
 8002f02:	bf00      	nop
 8002f04:	20000000 	.word	0x20000000

08002f08 <memchr>:
 8002f08:	4603      	mov	r3, r0
 8002f0a:	b510      	push	{r4, lr}
 8002f0c:	b2c9      	uxtb	r1, r1
 8002f0e:	4402      	add	r2, r0
 8002f10:	4293      	cmp	r3, r2
 8002f12:	4618      	mov	r0, r3
 8002f14:	d101      	bne.n	8002f1a <memchr+0x12>
 8002f16:	2000      	movs	r0, #0
 8002f18:	e003      	b.n	8002f22 <memchr+0x1a>
 8002f1a:	7804      	ldrb	r4, [r0, #0]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	428c      	cmp	r4, r1
 8002f20:	d1f6      	bne.n	8002f10 <memchr+0x8>
 8002f22:	bd10      	pop	{r4, pc}

08002f24 <memcpy>:
 8002f24:	440a      	add	r2, r1
 8002f26:	4291      	cmp	r1, r2
 8002f28:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f2c:	d100      	bne.n	8002f30 <memcpy+0xc>
 8002f2e:	4770      	bx	lr
 8002f30:	b510      	push	{r4, lr}
 8002f32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f36:	4291      	cmp	r1, r2
 8002f38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f3c:	d1f9      	bne.n	8002f32 <memcpy+0xe>
 8002f3e:	bd10      	pop	{r4, pc}

08002f40 <_Balloc>:
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002f44:	4604      	mov	r4, r0
 8002f46:	460d      	mov	r5, r1
 8002f48:	b976      	cbnz	r6, 8002f68 <_Balloc+0x28>
 8002f4a:	2010      	movs	r0, #16
 8002f4c:	f7ff ffd4 	bl	8002ef8 <malloc>
 8002f50:	4602      	mov	r2, r0
 8002f52:	6260      	str	r0, [r4, #36]	; 0x24
 8002f54:	b920      	cbnz	r0, 8002f60 <_Balloc+0x20>
 8002f56:	2166      	movs	r1, #102	; 0x66
 8002f58:	4b17      	ldr	r3, [pc, #92]	; (8002fb8 <_Balloc+0x78>)
 8002f5a:	4818      	ldr	r0, [pc, #96]	; (8002fbc <_Balloc+0x7c>)
 8002f5c:	f000 fea4 	bl	8003ca8 <__assert_func>
 8002f60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8002f64:	6006      	str	r6, [r0, #0]
 8002f66:	60c6      	str	r6, [r0, #12]
 8002f68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8002f6a:	68f3      	ldr	r3, [r6, #12]
 8002f6c:	b183      	cbz	r3, 8002f90 <_Balloc+0x50>
 8002f6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002f76:	b9b8      	cbnz	r0, 8002fa8 <_Balloc+0x68>
 8002f78:	2101      	movs	r1, #1
 8002f7a:	fa01 f605 	lsl.w	r6, r1, r5
 8002f7e:	1d72      	adds	r2, r6, #5
 8002f80:	4620      	mov	r0, r4
 8002f82:	0092      	lsls	r2, r2, #2
 8002f84:	f000 fb5e 	bl	8003644 <_calloc_r>
 8002f88:	b160      	cbz	r0, 8002fa4 <_Balloc+0x64>
 8002f8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8002f8e:	e00e      	b.n	8002fae <_Balloc+0x6e>
 8002f90:	2221      	movs	r2, #33	; 0x21
 8002f92:	2104      	movs	r1, #4
 8002f94:	4620      	mov	r0, r4
 8002f96:	f000 fb55 	bl	8003644 <_calloc_r>
 8002f9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f9c:	60f0      	str	r0, [r6, #12]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1e4      	bne.n	8002f6e <_Balloc+0x2e>
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	bd70      	pop	{r4, r5, r6, pc}
 8002fa8:	6802      	ldr	r2, [r0, #0]
 8002faa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8002fb4:	e7f7      	b.n	8002fa6 <_Balloc+0x66>
 8002fb6:	bf00      	nop
 8002fb8:	08004289 	.word	0x08004289
 8002fbc:	08004370 	.word	0x08004370

08002fc0 <_Bfree>:
 8002fc0:	b570      	push	{r4, r5, r6, lr}
 8002fc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002fc4:	4605      	mov	r5, r0
 8002fc6:	460c      	mov	r4, r1
 8002fc8:	b976      	cbnz	r6, 8002fe8 <_Bfree+0x28>
 8002fca:	2010      	movs	r0, #16
 8002fcc:	f7ff ff94 	bl	8002ef8 <malloc>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	6268      	str	r0, [r5, #36]	; 0x24
 8002fd4:	b920      	cbnz	r0, 8002fe0 <_Bfree+0x20>
 8002fd6:	218a      	movs	r1, #138	; 0x8a
 8002fd8:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <_Bfree+0x3c>)
 8002fda:	4809      	ldr	r0, [pc, #36]	; (8003000 <_Bfree+0x40>)
 8002fdc:	f000 fe64 	bl	8003ca8 <__assert_func>
 8002fe0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8002fe4:	6006      	str	r6, [r0, #0]
 8002fe6:	60c6      	str	r6, [r0, #12]
 8002fe8:	b13c      	cbz	r4, 8002ffa <_Bfree+0x3a>
 8002fea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002fec:	6862      	ldr	r2, [r4, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ff4:	6021      	str	r1, [r4, #0]
 8002ff6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8002ffa:	bd70      	pop	{r4, r5, r6, pc}
 8002ffc:	08004289 	.word	0x08004289
 8003000:	08004370 	.word	0x08004370

08003004 <__multadd>:
 8003004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003008:	4698      	mov	r8, r3
 800300a:	460c      	mov	r4, r1
 800300c:	2300      	movs	r3, #0
 800300e:	690e      	ldr	r6, [r1, #16]
 8003010:	4607      	mov	r7, r0
 8003012:	f101 0014 	add.w	r0, r1, #20
 8003016:	6805      	ldr	r5, [r0, #0]
 8003018:	3301      	adds	r3, #1
 800301a:	b2a9      	uxth	r1, r5
 800301c:	fb02 8101 	mla	r1, r2, r1, r8
 8003020:	0c2d      	lsrs	r5, r5, #16
 8003022:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8003026:	fb02 c505 	mla	r5, r2, r5, ip
 800302a:	b289      	uxth	r1, r1
 800302c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8003030:	429e      	cmp	r6, r3
 8003032:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8003036:	f840 1b04 	str.w	r1, [r0], #4
 800303a:	dcec      	bgt.n	8003016 <__multadd+0x12>
 800303c:	f1b8 0f00 	cmp.w	r8, #0
 8003040:	d022      	beq.n	8003088 <__multadd+0x84>
 8003042:	68a3      	ldr	r3, [r4, #8]
 8003044:	42b3      	cmp	r3, r6
 8003046:	dc19      	bgt.n	800307c <__multadd+0x78>
 8003048:	6861      	ldr	r1, [r4, #4]
 800304a:	4638      	mov	r0, r7
 800304c:	3101      	adds	r1, #1
 800304e:	f7ff ff77 	bl	8002f40 <_Balloc>
 8003052:	4605      	mov	r5, r0
 8003054:	b928      	cbnz	r0, 8003062 <__multadd+0x5e>
 8003056:	4602      	mov	r2, r0
 8003058:	21b5      	movs	r1, #181	; 0xb5
 800305a:	4b0d      	ldr	r3, [pc, #52]	; (8003090 <__multadd+0x8c>)
 800305c:	480d      	ldr	r0, [pc, #52]	; (8003094 <__multadd+0x90>)
 800305e:	f000 fe23 	bl	8003ca8 <__assert_func>
 8003062:	6922      	ldr	r2, [r4, #16]
 8003064:	f104 010c 	add.w	r1, r4, #12
 8003068:	3202      	adds	r2, #2
 800306a:	0092      	lsls	r2, r2, #2
 800306c:	300c      	adds	r0, #12
 800306e:	f7ff ff59 	bl	8002f24 <memcpy>
 8003072:	4621      	mov	r1, r4
 8003074:	4638      	mov	r0, r7
 8003076:	f7ff ffa3 	bl	8002fc0 <_Bfree>
 800307a:	462c      	mov	r4, r5
 800307c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8003080:	3601      	adds	r6, #1
 8003082:	f8c3 8014 	str.w	r8, [r3, #20]
 8003086:	6126      	str	r6, [r4, #16]
 8003088:	4620      	mov	r0, r4
 800308a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800308e:	bf00      	nop
 8003090:	080042ff 	.word	0x080042ff
 8003094:	08004370 	.word	0x08004370

08003098 <__hi0bits>:
 8003098:	0c02      	lsrs	r2, r0, #16
 800309a:	0412      	lsls	r2, r2, #16
 800309c:	4603      	mov	r3, r0
 800309e:	b9ca      	cbnz	r2, 80030d4 <__hi0bits+0x3c>
 80030a0:	0403      	lsls	r3, r0, #16
 80030a2:	2010      	movs	r0, #16
 80030a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80030a8:	bf04      	itt	eq
 80030aa:	021b      	lsleq	r3, r3, #8
 80030ac:	3008      	addeq	r0, #8
 80030ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80030b2:	bf04      	itt	eq
 80030b4:	011b      	lsleq	r3, r3, #4
 80030b6:	3004      	addeq	r0, #4
 80030b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80030bc:	bf04      	itt	eq
 80030be:	009b      	lsleq	r3, r3, #2
 80030c0:	3002      	addeq	r0, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	db05      	blt.n	80030d2 <__hi0bits+0x3a>
 80030c6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80030ca:	f100 0001 	add.w	r0, r0, #1
 80030ce:	bf08      	it	eq
 80030d0:	2020      	moveq	r0, #32
 80030d2:	4770      	bx	lr
 80030d4:	2000      	movs	r0, #0
 80030d6:	e7e5      	b.n	80030a4 <__hi0bits+0xc>

080030d8 <__lo0bits>:
 80030d8:	6803      	ldr	r3, [r0, #0]
 80030da:	4602      	mov	r2, r0
 80030dc:	f013 0007 	ands.w	r0, r3, #7
 80030e0:	d00b      	beq.n	80030fa <__lo0bits+0x22>
 80030e2:	07d9      	lsls	r1, r3, #31
 80030e4:	d422      	bmi.n	800312c <__lo0bits+0x54>
 80030e6:	0798      	lsls	r0, r3, #30
 80030e8:	bf49      	itett	mi
 80030ea:	085b      	lsrmi	r3, r3, #1
 80030ec:	089b      	lsrpl	r3, r3, #2
 80030ee:	2001      	movmi	r0, #1
 80030f0:	6013      	strmi	r3, [r2, #0]
 80030f2:	bf5c      	itt	pl
 80030f4:	2002      	movpl	r0, #2
 80030f6:	6013      	strpl	r3, [r2, #0]
 80030f8:	4770      	bx	lr
 80030fa:	b299      	uxth	r1, r3
 80030fc:	b909      	cbnz	r1, 8003102 <__lo0bits+0x2a>
 80030fe:	2010      	movs	r0, #16
 8003100:	0c1b      	lsrs	r3, r3, #16
 8003102:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003106:	bf04      	itt	eq
 8003108:	0a1b      	lsreq	r3, r3, #8
 800310a:	3008      	addeq	r0, #8
 800310c:	0719      	lsls	r1, r3, #28
 800310e:	bf04      	itt	eq
 8003110:	091b      	lsreq	r3, r3, #4
 8003112:	3004      	addeq	r0, #4
 8003114:	0799      	lsls	r1, r3, #30
 8003116:	bf04      	itt	eq
 8003118:	089b      	lsreq	r3, r3, #2
 800311a:	3002      	addeq	r0, #2
 800311c:	07d9      	lsls	r1, r3, #31
 800311e:	d403      	bmi.n	8003128 <__lo0bits+0x50>
 8003120:	085b      	lsrs	r3, r3, #1
 8003122:	f100 0001 	add.w	r0, r0, #1
 8003126:	d003      	beq.n	8003130 <__lo0bits+0x58>
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	4770      	bx	lr
 800312c:	2000      	movs	r0, #0
 800312e:	4770      	bx	lr
 8003130:	2020      	movs	r0, #32
 8003132:	4770      	bx	lr

08003134 <__i2b>:
 8003134:	b510      	push	{r4, lr}
 8003136:	460c      	mov	r4, r1
 8003138:	2101      	movs	r1, #1
 800313a:	f7ff ff01 	bl	8002f40 <_Balloc>
 800313e:	4602      	mov	r2, r0
 8003140:	b928      	cbnz	r0, 800314e <__i2b+0x1a>
 8003142:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003146:	4b04      	ldr	r3, [pc, #16]	; (8003158 <__i2b+0x24>)
 8003148:	4804      	ldr	r0, [pc, #16]	; (800315c <__i2b+0x28>)
 800314a:	f000 fdad 	bl	8003ca8 <__assert_func>
 800314e:	2301      	movs	r3, #1
 8003150:	6144      	str	r4, [r0, #20]
 8003152:	6103      	str	r3, [r0, #16]
 8003154:	bd10      	pop	{r4, pc}
 8003156:	bf00      	nop
 8003158:	080042ff 	.word	0x080042ff
 800315c:	08004370 	.word	0x08004370

08003160 <__multiply>:
 8003160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003164:	4614      	mov	r4, r2
 8003166:	690a      	ldr	r2, [r1, #16]
 8003168:	6923      	ldr	r3, [r4, #16]
 800316a:	460d      	mov	r5, r1
 800316c:	429a      	cmp	r2, r3
 800316e:	bfbe      	ittt	lt
 8003170:	460b      	movlt	r3, r1
 8003172:	4625      	movlt	r5, r4
 8003174:	461c      	movlt	r4, r3
 8003176:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800317a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800317e:	68ab      	ldr	r3, [r5, #8]
 8003180:	6869      	ldr	r1, [r5, #4]
 8003182:	eb0a 0709 	add.w	r7, sl, r9
 8003186:	42bb      	cmp	r3, r7
 8003188:	b085      	sub	sp, #20
 800318a:	bfb8      	it	lt
 800318c:	3101      	addlt	r1, #1
 800318e:	f7ff fed7 	bl	8002f40 <_Balloc>
 8003192:	b930      	cbnz	r0, 80031a2 <__multiply+0x42>
 8003194:	4602      	mov	r2, r0
 8003196:	f240 115d 	movw	r1, #349	; 0x15d
 800319a:	4b41      	ldr	r3, [pc, #260]	; (80032a0 <__multiply+0x140>)
 800319c:	4841      	ldr	r0, [pc, #260]	; (80032a4 <__multiply+0x144>)
 800319e:	f000 fd83 	bl	8003ca8 <__assert_func>
 80031a2:	f100 0614 	add.w	r6, r0, #20
 80031a6:	4633      	mov	r3, r6
 80031a8:	2200      	movs	r2, #0
 80031aa:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80031ae:	4543      	cmp	r3, r8
 80031b0:	d31e      	bcc.n	80031f0 <__multiply+0x90>
 80031b2:	f105 0c14 	add.w	ip, r5, #20
 80031b6:	f104 0314 	add.w	r3, r4, #20
 80031ba:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80031be:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80031c2:	9202      	str	r2, [sp, #8]
 80031c4:	ebac 0205 	sub.w	r2, ip, r5
 80031c8:	3a15      	subs	r2, #21
 80031ca:	f022 0203 	bic.w	r2, r2, #3
 80031ce:	3204      	adds	r2, #4
 80031d0:	f105 0115 	add.w	r1, r5, #21
 80031d4:	458c      	cmp	ip, r1
 80031d6:	bf38      	it	cc
 80031d8:	2204      	movcc	r2, #4
 80031da:	9201      	str	r2, [sp, #4]
 80031dc:	9a02      	ldr	r2, [sp, #8]
 80031de:	9303      	str	r3, [sp, #12]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d808      	bhi.n	80031f6 <__multiply+0x96>
 80031e4:	2f00      	cmp	r7, #0
 80031e6:	dc55      	bgt.n	8003294 <__multiply+0x134>
 80031e8:	6107      	str	r7, [r0, #16]
 80031ea:	b005      	add	sp, #20
 80031ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031f0:	f843 2b04 	str.w	r2, [r3], #4
 80031f4:	e7db      	b.n	80031ae <__multiply+0x4e>
 80031f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80031fa:	f1ba 0f00 	cmp.w	sl, #0
 80031fe:	d020      	beq.n	8003242 <__multiply+0xe2>
 8003200:	46b1      	mov	r9, r6
 8003202:	2200      	movs	r2, #0
 8003204:	f105 0e14 	add.w	lr, r5, #20
 8003208:	f85e 4b04 	ldr.w	r4, [lr], #4
 800320c:	f8d9 b000 	ldr.w	fp, [r9]
 8003210:	b2a1      	uxth	r1, r4
 8003212:	fa1f fb8b 	uxth.w	fp, fp
 8003216:	fb0a b101 	mla	r1, sl, r1, fp
 800321a:	4411      	add	r1, r2
 800321c:	f8d9 2000 	ldr.w	r2, [r9]
 8003220:	0c24      	lsrs	r4, r4, #16
 8003222:	0c12      	lsrs	r2, r2, #16
 8003224:	fb0a 2404 	mla	r4, sl, r4, r2
 8003228:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800322c:	b289      	uxth	r1, r1
 800322e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8003232:	45f4      	cmp	ip, lr
 8003234:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8003238:	f849 1b04 	str.w	r1, [r9], #4
 800323c:	d8e4      	bhi.n	8003208 <__multiply+0xa8>
 800323e:	9901      	ldr	r1, [sp, #4]
 8003240:	5072      	str	r2, [r6, r1]
 8003242:	9a03      	ldr	r2, [sp, #12]
 8003244:	3304      	adds	r3, #4
 8003246:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800324a:	f1b9 0f00 	cmp.w	r9, #0
 800324e:	d01f      	beq.n	8003290 <__multiply+0x130>
 8003250:	46b6      	mov	lr, r6
 8003252:	f04f 0a00 	mov.w	sl, #0
 8003256:	6834      	ldr	r4, [r6, #0]
 8003258:	f105 0114 	add.w	r1, r5, #20
 800325c:	880a      	ldrh	r2, [r1, #0]
 800325e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8003262:	b2a4      	uxth	r4, r4
 8003264:	fb09 b202 	mla	r2, r9, r2, fp
 8003268:	4492      	add	sl, r2
 800326a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800326e:	f84e 4b04 	str.w	r4, [lr], #4
 8003272:	f851 4b04 	ldr.w	r4, [r1], #4
 8003276:	f8be 2000 	ldrh.w	r2, [lr]
 800327a:	0c24      	lsrs	r4, r4, #16
 800327c:	fb09 2404 	mla	r4, r9, r4, r2
 8003280:	458c      	cmp	ip, r1
 8003282:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8003286:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800328a:	d8e7      	bhi.n	800325c <__multiply+0xfc>
 800328c:	9a01      	ldr	r2, [sp, #4]
 800328e:	50b4      	str	r4, [r6, r2]
 8003290:	3604      	adds	r6, #4
 8003292:	e7a3      	b.n	80031dc <__multiply+0x7c>
 8003294:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1a5      	bne.n	80031e8 <__multiply+0x88>
 800329c:	3f01      	subs	r7, #1
 800329e:	e7a1      	b.n	80031e4 <__multiply+0x84>
 80032a0:	080042ff 	.word	0x080042ff
 80032a4:	08004370 	.word	0x08004370

080032a8 <__pow5mult>:
 80032a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032ac:	4615      	mov	r5, r2
 80032ae:	f012 0203 	ands.w	r2, r2, #3
 80032b2:	4606      	mov	r6, r0
 80032b4:	460f      	mov	r7, r1
 80032b6:	d007      	beq.n	80032c8 <__pow5mult+0x20>
 80032b8:	4c25      	ldr	r4, [pc, #148]	; (8003350 <__pow5mult+0xa8>)
 80032ba:	3a01      	subs	r2, #1
 80032bc:	2300      	movs	r3, #0
 80032be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80032c2:	f7ff fe9f 	bl	8003004 <__multadd>
 80032c6:	4607      	mov	r7, r0
 80032c8:	10ad      	asrs	r5, r5, #2
 80032ca:	d03d      	beq.n	8003348 <__pow5mult+0xa0>
 80032cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80032ce:	b97c      	cbnz	r4, 80032f0 <__pow5mult+0x48>
 80032d0:	2010      	movs	r0, #16
 80032d2:	f7ff fe11 	bl	8002ef8 <malloc>
 80032d6:	4602      	mov	r2, r0
 80032d8:	6270      	str	r0, [r6, #36]	; 0x24
 80032da:	b928      	cbnz	r0, 80032e8 <__pow5mult+0x40>
 80032dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80032e0:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <__pow5mult+0xac>)
 80032e2:	481d      	ldr	r0, [pc, #116]	; (8003358 <__pow5mult+0xb0>)
 80032e4:	f000 fce0 	bl	8003ca8 <__assert_func>
 80032e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80032ec:	6004      	str	r4, [r0, #0]
 80032ee:	60c4      	str	r4, [r0, #12]
 80032f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80032f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80032f8:	b94c      	cbnz	r4, 800330e <__pow5mult+0x66>
 80032fa:	f240 2171 	movw	r1, #625	; 0x271
 80032fe:	4630      	mov	r0, r6
 8003300:	f7ff ff18 	bl	8003134 <__i2b>
 8003304:	2300      	movs	r3, #0
 8003306:	4604      	mov	r4, r0
 8003308:	f8c8 0008 	str.w	r0, [r8, #8]
 800330c:	6003      	str	r3, [r0, #0]
 800330e:	f04f 0900 	mov.w	r9, #0
 8003312:	07eb      	lsls	r3, r5, #31
 8003314:	d50a      	bpl.n	800332c <__pow5mult+0x84>
 8003316:	4639      	mov	r1, r7
 8003318:	4622      	mov	r2, r4
 800331a:	4630      	mov	r0, r6
 800331c:	f7ff ff20 	bl	8003160 <__multiply>
 8003320:	4680      	mov	r8, r0
 8003322:	4639      	mov	r1, r7
 8003324:	4630      	mov	r0, r6
 8003326:	f7ff fe4b 	bl	8002fc0 <_Bfree>
 800332a:	4647      	mov	r7, r8
 800332c:	106d      	asrs	r5, r5, #1
 800332e:	d00b      	beq.n	8003348 <__pow5mult+0xa0>
 8003330:	6820      	ldr	r0, [r4, #0]
 8003332:	b938      	cbnz	r0, 8003344 <__pow5mult+0x9c>
 8003334:	4622      	mov	r2, r4
 8003336:	4621      	mov	r1, r4
 8003338:	4630      	mov	r0, r6
 800333a:	f7ff ff11 	bl	8003160 <__multiply>
 800333e:	6020      	str	r0, [r4, #0]
 8003340:	f8c0 9000 	str.w	r9, [r0]
 8003344:	4604      	mov	r4, r0
 8003346:	e7e4      	b.n	8003312 <__pow5mult+0x6a>
 8003348:	4638      	mov	r0, r7
 800334a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800334e:	bf00      	nop
 8003350:	080044c0 	.word	0x080044c0
 8003354:	08004289 	.word	0x08004289
 8003358:	08004370 	.word	0x08004370

0800335c <__lshift>:
 800335c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003360:	460c      	mov	r4, r1
 8003362:	4607      	mov	r7, r0
 8003364:	4691      	mov	r9, r2
 8003366:	6923      	ldr	r3, [r4, #16]
 8003368:	6849      	ldr	r1, [r1, #4]
 800336a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800336e:	68a3      	ldr	r3, [r4, #8]
 8003370:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003374:	f108 0601 	add.w	r6, r8, #1
 8003378:	42b3      	cmp	r3, r6
 800337a:	db0b      	blt.n	8003394 <__lshift+0x38>
 800337c:	4638      	mov	r0, r7
 800337e:	f7ff fddf 	bl	8002f40 <_Balloc>
 8003382:	4605      	mov	r5, r0
 8003384:	b948      	cbnz	r0, 800339a <__lshift+0x3e>
 8003386:	4602      	mov	r2, r0
 8003388:	f240 11d9 	movw	r1, #473	; 0x1d9
 800338c:	4b27      	ldr	r3, [pc, #156]	; (800342c <__lshift+0xd0>)
 800338e:	4828      	ldr	r0, [pc, #160]	; (8003430 <__lshift+0xd4>)
 8003390:	f000 fc8a 	bl	8003ca8 <__assert_func>
 8003394:	3101      	adds	r1, #1
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	e7ee      	b.n	8003378 <__lshift+0x1c>
 800339a:	2300      	movs	r3, #0
 800339c:	f100 0114 	add.w	r1, r0, #20
 80033a0:	f100 0210 	add.w	r2, r0, #16
 80033a4:	4618      	mov	r0, r3
 80033a6:	4553      	cmp	r3, sl
 80033a8:	db33      	blt.n	8003412 <__lshift+0xb6>
 80033aa:	6920      	ldr	r0, [r4, #16]
 80033ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80033b0:	f104 0314 	add.w	r3, r4, #20
 80033b4:	f019 091f 	ands.w	r9, r9, #31
 80033b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80033bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80033c0:	d02b      	beq.n	800341a <__lshift+0xbe>
 80033c2:	468a      	mov	sl, r1
 80033c4:	2200      	movs	r2, #0
 80033c6:	f1c9 0e20 	rsb	lr, r9, #32
 80033ca:	6818      	ldr	r0, [r3, #0]
 80033cc:	fa00 f009 	lsl.w	r0, r0, r9
 80033d0:	4302      	orrs	r2, r0
 80033d2:	f84a 2b04 	str.w	r2, [sl], #4
 80033d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80033da:	459c      	cmp	ip, r3
 80033dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80033e0:	d8f3      	bhi.n	80033ca <__lshift+0x6e>
 80033e2:	ebac 0304 	sub.w	r3, ip, r4
 80033e6:	3b15      	subs	r3, #21
 80033e8:	f023 0303 	bic.w	r3, r3, #3
 80033ec:	3304      	adds	r3, #4
 80033ee:	f104 0015 	add.w	r0, r4, #21
 80033f2:	4584      	cmp	ip, r0
 80033f4:	bf38      	it	cc
 80033f6:	2304      	movcc	r3, #4
 80033f8:	50ca      	str	r2, [r1, r3]
 80033fa:	b10a      	cbz	r2, 8003400 <__lshift+0xa4>
 80033fc:	f108 0602 	add.w	r6, r8, #2
 8003400:	3e01      	subs	r6, #1
 8003402:	4638      	mov	r0, r7
 8003404:	4621      	mov	r1, r4
 8003406:	612e      	str	r6, [r5, #16]
 8003408:	f7ff fdda 	bl	8002fc0 <_Bfree>
 800340c:	4628      	mov	r0, r5
 800340e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003412:	f842 0f04 	str.w	r0, [r2, #4]!
 8003416:	3301      	adds	r3, #1
 8003418:	e7c5      	b.n	80033a6 <__lshift+0x4a>
 800341a:	3904      	subs	r1, #4
 800341c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003420:	459c      	cmp	ip, r3
 8003422:	f841 2f04 	str.w	r2, [r1, #4]!
 8003426:	d8f9      	bhi.n	800341c <__lshift+0xc0>
 8003428:	e7ea      	b.n	8003400 <__lshift+0xa4>
 800342a:	bf00      	nop
 800342c:	080042ff 	.word	0x080042ff
 8003430:	08004370 	.word	0x08004370

08003434 <__mcmp>:
 8003434:	4603      	mov	r3, r0
 8003436:	690a      	ldr	r2, [r1, #16]
 8003438:	6900      	ldr	r0, [r0, #16]
 800343a:	b530      	push	{r4, r5, lr}
 800343c:	1a80      	subs	r0, r0, r2
 800343e:	d10d      	bne.n	800345c <__mcmp+0x28>
 8003440:	3314      	adds	r3, #20
 8003442:	3114      	adds	r1, #20
 8003444:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003448:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800344c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003450:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003454:	4295      	cmp	r5, r2
 8003456:	d002      	beq.n	800345e <__mcmp+0x2a>
 8003458:	d304      	bcc.n	8003464 <__mcmp+0x30>
 800345a:	2001      	movs	r0, #1
 800345c:	bd30      	pop	{r4, r5, pc}
 800345e:	42a3      	cmp	r3, r4
 8003460:	d3f4      	bcc.n	800344c <__mcmp+0x18>
 8003462:	e7fb      	b.n	800345c <__mcmp+0x28>
 8003464:	f04f 30ff 	mov.w	r0, #4294967295
 8003468:	e7f8      	b.n	800345c <__mcmp+0x28>
	...

0800346c <__mdiff>:
 800346c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003470:	460c      	mov	r4, r1
 8003472:	4606      	mov	r6, r0
 8003474:	4611      	mov	r1, r2
 8003476:	4620      	mov	r0, r4
 8003478:	4692      	mov	sl, r2
 800347a:	f7ff ffdb 	bl	8003434 <__mcmp>
 800347e:	1e05      	subs	r5, r0, #0
 8003480:	d111      	bne.n	80034a6 <__mdiff+0x3a>
 8003482:	4629      	mov	r1, r5
 8003484:	4630      	mov	r0, r6
 8003486:	f7ff fd5b 	bl	8002f40 <_Balloc>
 800348a:	4602      	mov	r2, r0
 800348c:	b928      	cbnz	r0, 800349a <__mdiff+0x2e>
 800348e:	f240 2132 	movw	r1, #562	; 0x232
 8003492:	4b3c      	ldr	r3, [pc, #240]	; (8003584 <__mdiff+0x118>)
 8003494:	483c      	ldr	r0, [pc, #240]	; (8003588 <__mdiff+0x11c>)
 8003496:	f000 fc07 	bl	8003ca8 <__assert_func>
 800349a:	2301      	movs	r3, #1
 800349c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80034a0:	4610      	mov	r0, r2
 80034a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034a6:	bfa4      	itt	ge
 80034a8:	4653      	movge	r3, sl
 80034aa:	46a2      	movge	sl, r4
 80034ac:	4630      	mov	r0, r6
 80034ae:	f8da 1004 	ldr.w	r1, [sl, #4]
 80034b2:	bfa6      	itte	ge
 80034b4:	461c      	movge	r4, r3
 80034b6:	2500      	movge	r5, #0
 80034b8:	2501      	movlt	r5, #1
 80034ba:	f7ff fd41 	bl	8002f40 <_Balloc>
 80034be:	4602      	mov	r2, r0
 80034c0:	b918      	cbnz	r0, 80034ca <__mdiff+0x5e>
 80034c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80034c6:	4b2f      	ldr	r3, [pc, #188]	; (8003584 <__mdiff+0x118>)
 80034c8:	e7e4      	b.n	8003494 <__mdiff+0x28>
 80034ca:	f100 0814 	add.w	r8, r0, #20
 80034ce:	f8da 7010 	ldr.w	r7, [sl, #16]
 80034d2:	60c5      	str	r5, [r0, #12]
 80034d4:	f04f 0c00 	mov.w	ip, #0
 80034d8:	f10a 0514 	add.w	r5, sl, #20
 80034dc:	f10a 0010 	add.w	r0, sl, #16
 80034e0:	46c2      	mov	sl, r8
 80034e2:	6926      	ldr	r6, [r4, #16]
 80034e4:	f104 0914 	add.w	r9, r4, #20
 80034e8:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80034ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80034f0:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80034f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80034f8:	fa1f f18b 	uxth.w	r1, fp
 80034fc:	4461      	add	r1, ip
 80034fe:	fa1f fc83 	uxth.w	ip, r3
 8003502:	0c1b      	lsrs	r3, r3, #16
 8003504:	eba1 010c 	sub.w	r1, r1, ip
 8003508:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800350c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8003510:	b289      	uxth	r1, r1
 8003512:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8003516:	454e      	cmp	r6, r9
 8003518:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800351c:	f84a 3b04 	str.w	r3, [sl], #4
 8003520:	d8e6      	bhi.n	80034f0 <__mdiff+0x84>
 8003522:	1b33      	subs	r3, r6, r4
 8003524:	3b15      	subs	r3, #21
 8003526:	f023 0303 	bic.w	r3, r3, #3
 800352a:	3415      	adds	r4, #21
 800352c:	3304      	adds	r3, #4
 800352e:	42a6      	cmp	r6, r4
 8003530:	bf38      	it	cc
 8003532:	2304      	movcc	r3, #4
 8003534:	441d      	add	r5, r3
 8003536:	4443      	add	r3, r8
 8003538:	461e      	mov	r6, r3
 800353a:	462c      	mov	r4, r5
 800353c:	4574      	cmp	r4, lr
 800353e:	d30e      	bcc.n	800355e <__mdiff+0xf2>
 8003540:	f10e 0103 	add.w	r1, lr, #3
 8003544:	1b49      	subs	r1, r1, r5
 8003546:	f021 0103 	bic.w	r1, r1, #3
 800354a:	3d03      	subs	r5, #3
 800354c:	45ae      	cmp	lr, r5
 800354e:	bf38      	it	cc
 8003550:	2100      	movcc	r1, #0
 8003552:	4419      	add	r1, r3
 8003554:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8003558:	b18b      	cbz	r3, 800357e <__mdiff+0x112>
 800355a:	6117      	str	r7, [r2, #16]
 800355c:	e7a0      	b.n	80034a0 <__mdiff+0x34>
 800355e:	f854 8b04 	ldr.w	r8, [r4], #4
 8003562:	fa1f f188 	uxth.w	r1, r8
 8003566:	4461      	add	r1, ip
 8003568:	1408      	asrs	r0, r1, #16
 800356a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800356e:	b289      	uxth	r1, r1
 8003570:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003574:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003578:	f846 1b04 	str.w	r1, [r6], #4
 800357c:	e7de      	b.n	800353c <__mdiff+0xd0>
 800357e:	3f01      	subs	r7, #1
 8003580:	e7e8      	b.n	8003554 <__mdiff+0xe8>
 8003582:	bf00      	nop
 8003584:	080042ff 	.word	0x080042ff
 8003588:	08004370 	.word	0x08004370

0800358c <__d2b>:
 800358c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003590:	2101      	movs	r1, #1
 8003592:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8003596:	4690      	mov	r8, r2
 8003598:	461d      	mov	r5, r3
 800359a:	f7ff fcd1 	bl	8002f40 <_Balloc>
 800359e:	4604      	mov	r4, r0
 80035a0:	b930      	cbnz	r0, 80035b0 <__d2b+0x24>
 80035a2:	4602      	mov	r2, r0
 80035a4:	f240 310a 	movw	r1, #778	; 0x30a
 80035a8:	4b24      	ldr	r3, [pc, #144]	; (800363c <__d2b+0xb0>)
 80035aa:	4825      	ldr	r0, [pc, #148]	; (8003640 <__d2b+0xb4>)
 80035ac:	f000 fb7c 	bl	8003ca8 <__assert_func>
 80035b0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80035b4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80035b8:	bb2d      	cbnz	r5, 8003606 <__d2b+0x7a>
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	f1b8 0300 	subs.w	r3, r8, #0
 80035c0:	d026      	beq.n	8003610 <__d2b+0x84>
 80035c2:	4668      	mov	r0, sp
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	f7ff fd87 	bl	80030d8 <__lo0bits>
 80035ca:	9900      	ldr	r1, [sp, #0]
 80035cc:	b1f0      	cbz	r0, 800360c <__d2b+0x80>
 80035ce:	9a01      	ldr	r2, [sp, #4]
 80035d0:	f1c0 0320 	rsb	r3, r0, #32
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	430b      	orrs	r3, r1
 80035da:	40c2      	lsrs	r2, r0
 80035dc:	6163      	str	r3, [r4, #20]
 80035de:	9201      	str	r2, [sp, #4]
 80035e0:	9b01      	ldr	r3, [sp, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	bf14      	ite	ne
 80035e6:	2102      	movne	r1, #2
 80035e8:	2101      	moveq	r1, #1
 80035ea:	61a3      	str	r3, [r4, #24]
 80035ec:	6121      	str	r1, [r4, #16]
 80035ee:	b1c5      	cbz	r5, 8003622 <__d2b+0x96>
 80035f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80035f4:	4405      	add	r5, r0
 80035f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80035fa:	603d      	str	r5, [r7, #0]
 80035fc:	6030      	str	r0, [r6, #0]
 80035fe:	4620      	mov	r0, r4
 8003600:	b002      	add	sp, #8
 8003602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003606:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800360a:	e7d6      	b.n	80035ba <__d2b+0x2e>
 800360c:	6161      	str	r1, [r4, #20]
 800360e:	e7e7      	b.n	80035e0 <__d2b+0x54>
 8003610:	a801      	add	r0, sp, #4
 8003612:	f7ff fd61 	bl	80030d8 <__lo0bits>
 8003616:	2101      	movs	r1, #1
 8003618:	9b01      	ldr	r3, [sp, #4]
 800361a:	6121      	str	r1, [r4, #16]
 800361c:	6163      	str	r3, [r4, #20]
 800361e:	3020      	adds	r0, #32
 8003620:	e7e5      	b.n	80035ee <__d2b+0x62>
 8003622:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8003626:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800362a:	6038      	str	r0, [r7, #0]
 800362c:	6918      	ldr	r0, [r3, #16]
 800362e:	f7ff fd33 	bl	8003098 <__hi0bits>
 8003632:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8003636:	6031      	str	r1, [r6, #0]
 8003638:	e7e1      	b.n	80035fe <__d2b+0x72>
 800363a:	bf00      	nop
 800363c:	080042ff 	.word	0x080042ff
 8003640:	08004370 	.word	0x08004370

08003644 <_calloc_r>:
 8003644:	b538      	push	{r3, r4, r5, lr}
 8003646:	fb02 f501 	mul.w	r5, r2, r1
 800364a:	4629      	mov	r1, r5
 800364c:	f000 f854 	bl	80036f8 <_malloc_r>
 8003650:	4604      	mov	r4, r0
 8003652:	b118      	cbz	r0, 800365c <_calloc_r+0x18>
 8003654:	462a      	mov	r2, r5
 8003656:	2100      	movs	r1, #0
 8003658:	f7fe f852 	bl	8001700 <memset>
 800365c:	4620      	mov	r0, r4
 800365e:	bd38      	pop	{r3, r4, r5, pc}

08003660 <_free_r>:
 8003660:	b538      	push	{r3, r4, r5, lr}
 8003662:	4605      	mov	r5, r0
 8003664:	2900      	cmp	r1, #0
 8003666:	d043      	beq.n	80036f0 <_free_r+0x90>
 8003668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800366c:	1f0c      	subs	r4, r1, #4
 800366e:	2b00      	cmp	r3, #0
 8003670:	bfb8      	it	lt
 8003672:	18e4      	addlt	r4, r4, r3
 8003674:	f000 fca2 	bl	8003fbc <__malloc_lock>
 8003678:	4a1e      	ldr	r2, [pc, #120]	; (80036f4 <_free_r+0x94>)
 800367a:	6813      	ldr	r3, [r2, #0]
 800367c:	4610      	mov	r0, r2
 800367e:	b933      	cbnz	r3, 800368e <_free_r+0x2e>
 8003680:	6063      	str	r3, [r4, #4]
 8003682:	6014      	str	r4, [r2, #0]
 8003684:	4628      	mov	r0, r5
 8003686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800368a:	f000 bc9d 	b.w	8003fc8 <__malloc_unlock>
 800368e:	42a3      	cmp	r3, r4
 8003690:	d90a      	bls.n	80036a8 <_free_r+0x48>
 8003692:	6821      	ldr	r1, [r4, #0]
 8003694:	1862      	adds	r2, r4, r1
 8003696:	4293      	cmp	r3, r2
 8003698:	bf01      	itttt	eq
 800369a:	681a      	ldreq	r2, [r3, #0]
 800369c:	685b      	ldreq	r3, [r3, #4]
 800369e:	1852      	addeq	r2, r2, r1
 80036a0:	6022      	streq	r2, [r4, #0]
 80036a2:	6063      	str	r3, [r4, #4]
 80036a4:	6004      	str	r4, [r0, #0]
 80036a6:	e7ed      	b.n	8003684 <_free_r+0x24>
 80036a8:	461a      	mov	r2, r3
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	b10b      	cbz	r3, 80036b2 <_free_r+0x52>
 80036ae:	42a3      	cmp	r3, r4
 80036b0:	d9fa      	bls.n	80036a8 <_free_r+0x48>
 80036b2:	6811      	ldr	r1, [r2, #0]
 80036b4:	1850      	adds	r0, r2, r1
 80036b6:	42a0      	cmp	r0, r4
 80036b8:	d10b      	bne.n	80036d2 <_free_r+0x72>
 80036ba:	6820      	ldr	r0, [r4, #0]
 80036bc:	4401      	add	r1, r0
 80036be:	1850      	adds	r0, r2, r1
 80036c0:	4283      	cmp	r3, r0
 80036c2:	6011      	str	r1, [r2, #0]
 80036c4:	d1de      	bne.n	8003684 <_free_r+0x24>
 80036c6:	6818      	ldr	r0, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	4401      	add	r1, r0
 80036cc:	6011      	str	r1, [r2, #0]
 80036ce:	6053      	str	r3, [r2, #4]
 80036d0:	e7d8      	b.n	8003684 <_free_r+0x24>
 80036d2:	d902      	bls.n	80036da <_free_r+0x7a>
 80036d4:	230c      	movs	r3, #12
 80036d6:	602b      	str	r3, [r5, #0]
 80036d8:	e7d4      	b.n	8003684 <_free_r+0x24>
 80036da:	6820      	ldr	r0, [r4, #0]
 80036dc:	1821      	adds	r1, r4, r0
 80036de:	428b      	cmp	r3, r1
 80036e0:	bf01      	itttt	eq
 80036e2:	6819      	ldreq	r1, [r3, #0]
 80036e4:	685b      	ldreq	r3, [r3, #4]
 80036e6:	1809      	addeq	r1, r1, r0
 80036e8:	6021      	streq	r1, [r4, #0]
 80036ea:	6063      	str	r3, [r4, #4]
 80036ec:	6054      	str	r4, [r2, #4]
 80036ee:	e7c9      	b.n	8003684 <_free_r+0x24>
 80036f0:	bd38      	pop	{r3, r4, r5, pc}
 80036f2:	bf00      	nop
 80036f4:	200001f4 	.word	0x200001f4

080036f8 <_malloc_r>:
 80036f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036fa:	1ccd      	adds	r5, r1, #3
 80036fc:	f025 0503 	bic.w	r5, r5, #3
 8003700:	3508      	adds	r5, #8
 8003702:	2d0c      	cmp	r5, #12
 8003704:	bf38      	it	cc
 8003706:	250c      	movcc	r5, #12
 8003708:	2d00      	cmp	r5, #0
 800370a:	4606      	mov	r6, r0
 800370c:	db01      	blt.n	8003712 <_malloc_r+0x1a>
 800370e:	42a9      	cmp	r1, r5
 8003710:	d903      	bls.n	800371a <_malloc_r+0x22>
 8003712:	230c      	movs	r3, #12
 8003714:	6033      	str	r3, [r6, #0]
 8003716:	2000      	movs	r0, #0
 8003718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800371a:	f000 fc4f 	bl	8003fbc <__malloc_lock>
 800371e:	4921      	ldr	r1, [pc, #132]	; (80037a4 <_malloc_r+0xac>)
 8003720:	680a      	ldr	r2, [r1, #0]
 8003722:	4614      	mov	r4, r2
 8003724:	b99c      	cbnz	r4, 800374e <_malloc_r+0x56>
 8003726:	4f20      	ldr	r7, [pc, #128]	; (80037a8 <_malloc_r+0xb0>)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	b923      	cbnz	r3, 8003736 <_malloc_r+0x3e>
 800372c:	4621      	mov	r1, r4
 800372e:	4630      	mov	r0, r6
 8003730:	f000 f994 	bl	8003a5c <_sbrk_r>
 8003734:	6038      	str	r0, [r7, #0]
 8003736:	4629      	mov	r1, r5
 8003738:	4630      	mov	r0, r6
 800373a:	f000 f98f 	bl	8003a5c <_sbrk_r>
 800373e:	1c43      	adds	r3, r0, #1
 8003740:	d123      	bne.n	800378a <_malloc_r+0x92>
 8003742:	230c      	movs	r3, #12
 8003744:	4630      	mov	r0, r6
 8003746:	6033      	str	r3, [r6, #0]
 8003748:	f000 fc3e 	bl	8003fc8 <__malloc_unlock>
 800374c:	e7e3      	b.n	8003716 <_malloc_r+0x1e>
 800374e:	6823      	ldr	r3, [r4, #0]
 8003750:	1b5b      	subs	r3, r3, r5
 8003752:	d417      	bmi.n	8003784 <_malloc_r+0x8c>
 8003754:	2b0b      	cmp	r3, #11
 8003756:	d903      	bls.n	8003760 <_malloc_r+0x68>
 8003758:	6023      	str	r3, [r4, #0]
 800375a:	441c      	add	r4, r3
 800375c:	6025      	str	r5, [r4, #0]
 800375e:	e004      	b.n	800376a <_malloc_r+0x72>
 8003760:	6863      	ldr	r3, [r4, #4]
 8003762:	42a2      	cmp	r2, r4
 8003764:	bf0c      	ite	eq
 8003766:	600b      	streq	r3, [r1, #0]
 8003768:	6053      	strne	r3, [r2, #4]
 800376a:	4630      	mov	r0, r6
 800376c:	f000 fc2c 	bl	8003fc8 <__malloc_unlock>
 8003770:	f104 000b 	add.w	r0, r4, #11
 8003774:	1d23      	adds	r3, r4, #4
 8003776:	f020 0007 	bic.w	r0, r0, #7
 800377a:	1ac2      	subs	r2, r0, r3
 800377c:	d0cc      	beq.n	8003718 <_malloc_r+0x20>
 800377e:	1a1b      	subs	r3, r3, r0
 8003780:	50a3      	str	r3, [r4, r2]
 8003782:	e7c9      	b.n	8003718 <_malloc_r+0x20>
 8003784:	4622      	mov	r2, r4
 8003786:	6864      	ldr	r4, [r4, #4]
 8003788:	e7cc      	b.n	8003724 <_malloc_r+0x2c>
 800378a:	1cc4      	adds	r4, r0, #3
 800378c:	f024 0403 	bic.w	r4, r4, #3
 8003790:	42a0      	cmp	r0, r4
 8003792:	d0e3      	beq.n	800375c <_malloc_r+0x64>
 8003794:	1a21      	subs	r1, r4, r0
 8003796:	4630      	mov	r0, r6
 8003798:	f000 f960 	bl	8003a5c <_sbrk_r>
 800379c:	3001      	adds	r0, #1
 800379e:	d1dd      	bne.n	800375c <_malloc_r+0x64>
 80037a0:	e7cf      	b.n	8003742 <_malloc_r+0x4a>
 80037a2:	bf00      	nop
 80037a4:	200001f4 	.word	0x200001f4
 80037a8:	200001f8 	.word	0x200001f8

080037ac <__sfputc_r>:
 80037ac:	6893      	ldr	r3, [r2, #8]
 80037ae:	b410      	push	{r4}
 80037b0:	3b01      	subs	r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	6093      	str	r3, [r2, #8]
 80037b6:	da07      	bge.n	80037c8 <__sfputc_r+0x1c>
 80037b8:	6994      	ldr	r4, [r2, #24]
 80037ba:	42a3      	cmp	r3, r4
 80037bc:	db01      	blt.n	80037c2 <__sfputc_r+0x16>
 80037be:	290a      	cmp	r1, #10
 80037c0:	d102      	bne.n	80037c8 <__sfputc_r+0x1c>
 80037c2:	bc10      	pop	{r4}
 80037c4:	f000 b99e 	b.w	8003b04 <__swbuf_r>
 80037c8:	6813      	ldr	r3, [r2, #0]
 80037ca:	1c58      	adds	r0, r3, #1
 80037cc:	6010      	str	r0, [r2, #0]
 80037ce:	7019      	strb	r1, [r3, #0]
 80037d0:	4608      	mov	r0, r1
 80037d2:	bc10      	pop	{r4}
 80037d4:	4770      	bx	lr

080037d6 <__sfputs_r>:
 80037d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d8:	4606      	mov	r6, r0
 80037da:	460f      	mov	r7, r1
 80037dc:	4614      	mov	r4, r2
 80037de:	18d5      	adds	r5, r2, r3
 80037e0:	42ac      	cmp	r4, r5
 80037e2:	d101      	bne.n	80037e8 <__sfputs_r+0x12>
 80037e4:	2000      	movs	r0, #0
 80037e6:	e007      	b.n	80037f8 <__sfputs_r+0x22>
 80037e8:	463a      	mov	r2, r7
 80037ea:	4630      	mov	r0, r6
 80037ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037f0:	f7ff ffdc 	bl	80037ac <__sfputc_r>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d1f3      	bne.n	80037e0 <__sfputs_r+0xa>
 80037f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080037fc <_vfiprintf_r>:
 80037fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003800:	460d      	mov	r5, r1
 8003802:	4614      	mov	r4, r2
 8003804:	4698      	mov	r8, r3
 8003806:	4606      	mov	r6, r0
 8003808:	b09d      	sub	sp, #116	; 0x74
 800380a:	b118      	cbz	r0, 8003814 <_vfiprintf_r+0x18>
 800380c:	6983      	ldr	r3, [r0, #24]
 800380e:	b90b      	cbnz	r3, 8003814 <_vfiprintf_r+0x18>
 8003810:	f7ff facc 	bl	8002dac <__sinit>
 8003814:	4b89      	ldr	r3, [pc, #548]	; (8003a3c <_vfiprintf_r+0x240>)
 8003816:	429d      	cmp	r5, r3
 8003818:	d11b      	bne.n	8003852 <_vfiprintf_r+0x56>
 800381a:	6875      	ldr	r5, [r6, #4]
 800381c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800381e:	07d9      	lsls	r1, r3, #31
 8003820:	d405      	bmi.n	800382e <_vfiprintf_r+0x32>
 8003822:	89ab      	ldrh	r3, [r5, #12]
 8003824:	059a      	lsls	r2, r3, #22
 8003826:	d402      	bmi.n	800382e <_vfiprintf_r+0x32>
 8003828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800382a:	f7ff fb62 	bl	8002ef2 <__retarget_lock_acquire_recursive>
 800382e:	89ab      	ldrh	r3, [r5, #12]
 8003830:	071b      	lsls	r3, r3, #28
 8003832:	d501      	bpl.n	8003838 <_vfiprintf_r+0x3c>
 8003834:	692b      	ldr	r3, [r5, #16]
 8003836:	b9eb      	cbnz	r3, 8003874 <_vfiprintf_r+0x78>
 8003838:	4629      	mov	r1, r5
 800383a:	4630      	mov	r0, r6
 800383c:	f000 f9c6 	bl	8003bcc <__swsetup_r>
 8003840:	b1c0      	cbz	r0, 8003874 <_vfiprintf_r+0x78>
 8003842:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003844:	07dc      	lsls	r4, r3, #31
 8003846:	d50e      	bpl.n	8003866 <_vfiprintf_r+0x6a>
 8003848:	f04f 30ff 	mov.w	r0, #4294967295
 800384c:	b01d      	add	sp, #116	; 0x74
 800384e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003852:	4b7b      	ldr	r3, [pc, #492]	; (8003a40 <_vfiprintf_r+0x244>)
 8003854:	429d      	cmp	r5, r3
 8003856:	d101      	bne.n	800385c <_vfiprintf_r+0x60>
 8003858:	68b5      	ldr	r5, [r6, #8]
 800385a:	e7df      	b.n	800381c <_vfiprintf_r+0x20>
 800385c:	4b79      	ldr	r3, [pc, #484]	; (8003a44 <_vfiprintf_r+0x248>)
 800385e:	429d      	cmp	r5, r3
 8003860:	bf08      	it	eq
 8003862:	68f5      	ldreq	r5, [r6, #12]
 8003864:	e7da      	b.n	800381c <_vfiprintf_r+0x20>
 8003866:	89ab      	ldrh	r3, [r5, #12]
 8003868:	0598      	lsls	r0, r3, #22
 800386a:	d4ed      	bmi.n	8003848 <_vfiprintf_r+0x4c>
 800386c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800386e:	f7ff fb41 	bl	8002ef4 <__retarget_lock_release_recursive>
 8003872:	e7e9      	b.n	8003848 <_vfiprintf_r+0x4c>
 8003874:	2300      	movs	r3, #0
 8003876:	9309      	str	r3, [sp, #36]	; 0x24
 8003878:	2320      	movs	r3, #32
 800387a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800387e:	2330      	movs	r3, #48	; 0x30
 8003880:	f04f 0901 	mov.w	r9, #1
 8003884:	f8cd 800c 	str.w	r8, [sp, #12]
 8003888:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003a48 <_vfiprintf_r+0x24c>
 800388c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003890:	4623      	mov	r3, r4
 8003892:	469a      	mov	sl, r3
 8003894:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003898:	b10a      	cbz	r2, 800389e <_vfiprintf_r+0xa2>
 800389a:	2a25      	cmp	r2, #37	; 0x25
 800389c:	d1f9      	bne.n	8003892 <_vfiprintf_r+0x96>
 800389e:	ebba 0b04 	subs.w	fp, sl, r4
 80038a2:	d00b      	beq.n	80038bc <_vfiprintf_r+0xc0>
 80038a4:	465b      	mov	r3, fp
 80038a6:	4622      	mov	r2, r4
 80038a8:	4629      	mov	r1, r5
 80038aa:	4630      	mov	r0, r6
 80038ac:	f7ff ff93 	bl	80037d6 <__sfputs_r>
 80038b0:	3001      	adds	r0, #1
 80038b2:	f000 80aa 	beq.w	8003a0a <_vfiprintf_r+0x20e>
 80038b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038b8:	445a      	add	r2, fp
 80038ba:	9209      	str	r2, [sp, #36]	; 0x24
 80038bc:	f89a 3000 	ldrb.w	r3, [sl]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 80a2 	beq.w	8003a0a <_vfiprintf_r+0x20e>
 80038c6:	2300      	movs	r3, #0
 80038c8:	f04f 32ff 	mov.w	r2, #4294967295
 80038cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038d0:	f10a 0a01 	add.w	sl, sl, #1
 80038d4:	9304      	str	r3, [sp, #16]
 80038d6:	9307      	str	r3, [sp, #28]
 80038d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80038dc:	931a      	str	r3, [sp, #104]	; 0x68
 80038de:	4654      	mov	r4, sl
 80038e0:	2205      	movs	r2, #5
 80038e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038e6:	4858      	ldr	r0, [pc, #352]	; (8003a48 <_vfiprintf_r+0x24c>)
 80038e8:	f7ff fb0e 	bl	8002f08 <memchr>
 80038ec:	9a04      	ldr	r2, [sp, #16]
 80038ee:	b9d8      	cbnz	r0, 8003928 <_vfiprintf_r+0x12c>
 80038f0:	06d1      	lsls	r1, r2, #27
 80038f2:	bf44      	itt	mi
 80038f4:	2320      	movmi	r3, #32
 80038f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80038fa:	0713      	lsls	r3, r2, #28
 80038fc:	bf44      	itt	mi
 80038fe:	232b      	movmi	r3, #43	; 0x2b
 8003900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003904:	f89a 3000 	ldrb.w	r3, [sl]
 8003908:	2b2a      	cmp	r3, #42	; 0x2a
 800390a:	d015      	beq.n	8003938 <_vfiprintf_r+0x13c>
 800390c:	4654      	mov	r4, sl
 800390e:	2000      	movs	r0, #0
 8003910:	f04f 0c0a 	mov.w	ip, #10
 8003914:	9a07      	ldr	r2, [sp, #28]
 8003916:	4621      	mov	r1, r4
 8003918:	f811 3b01 	ldrb.w	r3, [r1], #1
 800391c:	3b30      	subs	r3, #48	; 0x30
 800391e:	2b09      	cmp	r3, #9
 8003920:	d94e      	bls.n	80039c0 <_vfiprintf_r+0x1c4>
 8003922:	b1b0      	cbz	r0, 8003952 <_vfiprintf_r+0x156>
 8003924:	9207      	str	r2, [sp, #28]
 8003926:	e014      	b.n	8003952 <_vfiprintf_r+0x156>
 8003928:	eba0 0308 	sub.w	r3, r0, r8
 800392c:	fa09 f303 	lsl.w	r3, r9, r3
 8003930:	4313      	orrs	r3, r2
 8003932:	46a2      	mov	sl, r4
 8003934:	9304      	str	r3, [sp, #16]
 8003936:	e7d2      	b.n	80038de <_vfiprintf_r+0xe2>
 8003938:	9b03      	ldr	r3, [sp, #12]
 800393a:	1d19      	adds	r1, r3, #4
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	9103      	str	r1, [sp, #12]
 8003940:	2b00      	cmp	r3, #0
 8003942:	bfbb      	ittet	lt
 8003944:	425b      	neglt	r3, r3
 8003946:	f042 0202 	orrlt.w	r2, r2, #2
 800394a:	9307      	strge	r3, [sp, #28]
 800394c:	9307      	strlt	r3, [sp, #28]
 800394e:	bfb8      	it	lt
 8003950:	9204      	strlt	r2, [sp, #16]
 8003952:	7823      	ldrb	r3, [r4, #0]
 8003954:	2b2e      	cmp	r3, #46	; 0x2e
 8003956:	d10c      	bne.n	8003972 <_vfiprintf_r+0x176>
 8003958:	7863      	ldrb	r3, [r4, #1]
 800395a:	2b2a      	cmp	r3, #42	; 0x2a
 800395c:	d135      	bne.n	80039ca <_vfiprintf_r+0x1ce>
 800395e:	9b03      	ldr	r3, [sp, #12]
 8003960:	3402      	adds	r4, #2
 8003962:	1d1a      	adds	r2, r3, #4
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	9203      	str	r2, [sp, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	bfb8      	it	lt
 800396c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003970:	9305      	str	r3, [sp, #20]
 8003972:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003a58 <_vfiprintf_r+0x25c>
 8003976:	2203      	movs	r2, #3
 8003978:	4650      	mov	r0, sl
 800397a:	7821      	ldrb	r1, [r4, #0]
 800397c:	f7ff fac4 	bl	8002f08 <memchr>
 8003980:	b140      	cbz	r0, 8003994 <_vfiprintf_r+0x198>
 8003982:	2340      	movs	r3, #64	; 0x40
 8003984:	eba0 000a 	sub.w	r0, r0, sl
 8003988:	fa03 f000 	lsl.w	r0, r3, r0
 800398c:	9b04      	ldr	r3, [sp, #16]
 800398e:	3401      	adds	r4, #1
 8003990:	4303      	orrs	r3, r0
 8003992:	9304      	str	r3, [sp, #16]
 8003994:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003998:	2206      	movs	r2, #6
 800399a:	482c      	ldr	r0, [pc, #176]	; (8003a4c <_vfiprintf_r+0x250>)
 800399c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80039a0:	f7ff fab2 	bl	8002f08 <memchr>
 80039a4:	2800      	cmp	r0, #0
 80039a6:	d03f      	beq.n	8003a28 <_vfiprintf_r+0x22c>
 80039a8:	4b29      	ldr	r3, [pc, #164]	; (8003a50 <_vfiprintf_r+0x254>)
 80039aa:	bb1b      	cbnz	r3, 80039f4 <_vfiprintf_r+0x1f8>
 80039ac:	9b03      	ldr	r3, [sp, #12]
 80039ae:	3307      	adds	r3, #7
 80039b0:	f023 0307 	bic.w	r3, r3, #7
 80039b4:	3308      	adds	r3, #8
 80039b6:	9303      	str	r3, [sp, #12]
 80039b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ba:	443b      	add	r3, r7
 80039bc:	9309      	str	r3, [sp, #36]	; 0x24
 80039be:	e767      	b.n	8003890 <_vfiprintf_r+0x94>
 80039c0:	460c      	mov	r4, r1
 80039c2:	2001      	movs	r0, #1
 80039c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80039c8:	e7a5      	b.n	8003916 <_vfiprintf_r+0x11a>
 80039ca:	2300      	movs	r3, #0
 80039cc:	f04f 0c0a 	mov.w	ip, #10
 80039d0:	4619      	mov	r1, r3
 80039d2:	3401      	adds	r4, #1
 80039d4:	9305      	str	r3, [sp, #20]
 80039d6:	4620      	mov	r0, r4
 80039d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039dc:	3a30      	subs	r2, #48	; 0x30
 80039de:	2a09      	cmp	r2, #9
 80039e0:	d903      	bls.n	80039ea <_vfiprintf_r+0x1ee>
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0c5      	beq.n	8003972 <_vfiprintf_r+0x176>
 80039e6:	9105      	str	r1, [sp, #20]
 80039e8:	e7c3      	b.n	8003972 <_vfiprintf_r+0x176>
 80039ea:	4604      	mov	r4, r0
 80039ec:	2301      	movs	r3, #1
 80039ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80039f2:	e7f0      	b.n	80039d6 <_vfiprintf_r+0x1da>
 80039f4:	ab03      	add	r3, sp, #12
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	462a      	mov	r2, r5
 80039fa:	4630      	mov	r0, r6
 80039fc:	4b15      	ldr	r3, [pc, #84]	; (8003a54 <_vfiprintf_r+0x258>)
 80039fe:	a904      	add	r1, sp, #16
 8003a00:	f7fd ff24 	bl	800184c <_printf_float>
 8003a04:	4607      	mov	r7, r0
 8003a06:	1c78      	adds	r0, r7, #1
 8003a08:	d1d6      	bne.n	80039b8 <_vfiprintf_r+0x1bc>
 8003a0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003a0c:	07d9      	lsls	r1, r3, #31
 8003a0e:	d405      	bmi.n	8003a1c <_vfiprintf_r+0x220>
 8003a10:	89ab      	ldrh	r3, [r5, #12]
 8003a12:	059a      	lsls	r2, r3, #22
 8003a14:	d402      	bmi.n	8003a1c <_vfiprintf_r+0x220>
 8003a16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003a18:	f7ff fa6c 	bl	8002ef4 <__retarget_lock_release_recursive>
 8003a1c:	89ab      	ldrh	r3, [r5, #12]
 8003a1e:	065b      	lsls	r3, r3, #25
 8003a20:	f53f af12 	bmi.w	8003848 <_vfiprintf_r+0x4c>
 8003a24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a26:	e711      	b.n	800384c <_vfiprintf_r+0x50>
 8003a28:	ab03      	add	r3, sp, #12
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	462a      	mov	r2, r5
 8003a2e:	4630      	mov	r0, r6
 8003a30:	4b08      	ldr	r3, [pc, #32]	; (8003a54 <_vfiprintf_r+0x258>)
 8003a32:	a904      	add	r1, sp, #16
 8003a34:	f7fe f9a6 	bl	8001d84 <_printf_i>
 8003a38:	e7e4      	b.n	8003a04 <_vfiprintf_r+0x208>
 8003a3a:	bf00      	nop
 8003a3c:	08004330 	.word	0x08004330
 8003a40:	08004350 	.word	0x08004350
 8003a44:	08004310 	.word	0x08004310
 8003a48:	080044cc 	.word	0x080044cc
 8003a4c:	080044d6 	.word	0x080044d6
 8003a50:	0800184d 	.word	0x0800184d
 8003a54:	080037d7 	.word	0x080037d7
 8003a58:	080044d2 	.word	0x080044d2

08003a5c <_sbrk_r>:
 8003a5c:	b538      	push	{r3, r4, r5, lr}
 8003a5e:	2300      	movs	r3, #0
 8003a60:	4d05      	ldr	r5, [pc, #20]	; (8003a78 <_sbrk_r+0x1c>)
 8003a62:	4604      	mov	r4, r0
 8003a64:	4608      	mov	r0, r1
 8003a66:	602b      	str	r3, [r5, #0]
 8003a68:	f000 fb78 	bl	800415c <_sbrk>
 8003a6c:	1c43      	adds	r3, r0, #1
 8003a6e:	d102      	bne.n	8003a76 <_sbrk_r+0x1a>
 8003a70:	682b      	ldr	r3, [r5, #0]
 8003a72:	b103      	cbz	r3, 8003a76 <_sbrk_r+0x1a>
 8003a74:	6023      	str	r3, [r4, #0]
 8003a76:	bd38      	pop	{r3, r4, r5, pc}
 8003a78:	20000214 	.word	0x20000214

08003a7c <__sread>:
 8003a7c:	b510      	push	{r4, lr}
 8003a7e:	460c      	mov	r4, r1
 8003a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a84:	f000 faa6 	bl	8003fd4 <_read_r>
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	bfab      	itete	ge
 8003a8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003a8e:	89a3      	ldrhlt	r3, [r4, #12]
 8003a90:	181b      	addge	r3, r3, r0
 8003a92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003a96:	bfac      	ite	ge
 8003a98:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a9a:	81a3      	strhlt	r3, [r4, #12]
 8003a9c:	bd10      	pop	{r4, pc}

08003a9e <__swrite>:
 8003a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aa2:	461f      	mov	r7, r3
 8003aa4:	898b      	ldrh	r3, [r1, #12]
 8003aa6:	4605      	mov	r5, r0
 8003aa8:	05db      	lsls	r3, r3, #23
 8003aaa:	460c      	mov	r4, r1
 8003aac:	4616      	mov	r6, r2
 8003aae:	d505      	bpl.n	8003abc <__swrite+0x1e>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ab8:	f000 f9f8 	bl	8003eac <_lseek_r>
 8003abc:	89a3      	ldrh	r3, [r4, #12]
 8003abe:	4632      	mov	r2, r6
 8003ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac4:	81a3      	strh	r3, [r4, #12]
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	463b      	mov	r3, r7
 8003aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ad2:	f000 b869 	b.w	8003ba8 <_write_r>

08003ad6 <__sseek>:
 8003ad6:	b510      	push	{r4, lr}
 8003ad8:	460c      	mov	r4, r1
 8003ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ade:	f000 f9e5 	bl	8003eac <_lseek_r>
 8003ae2:	1c43      	adds	r3, r0, #1
 8003ae4:	89a3      	ldrh	r3, [r4, #12]
 8003ae6:	bf15      	itete	ne
 8003ae8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003aea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003aee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003af2:	81a3      	strheq	r3, [r4, #12]
 8003af4:	bf18      	it	ne
 8003af6:	81a3      	strhne	r3, [r4, #12]
 8003af8:	bd10      	pop	{r4, pc}

08003afa <__sclose>:
 8003afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003afe:	f000 b8f1 	b.w	8003ce4 <_close_r>
	...

08003b04 <__swbuf_r>:
 8003b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b06:	460e      	mov	r6, r1
 8003b08:	4614      	mov	r4, r2
 8003b0a:	4605      	mov	r5, r0
 8003b0c:	b118      	cbz	r0, 8003b16 <__swbuf_r+0x12>
 8003b0e:	6983      	ldr	r3, [r0, #24]
 8003b10:	b90b      	cbnz	r3, 8003b16 <__swbuf_r+0x12>
 8003b12:	f7ff f94b 	bl	8002dac <__sinit>
 8003b16:	4b21      	ldr	r3, [pc, #132]	; (8003b9c <__swbuf_r+0x98>)
 8003b18:	429c      	cmp	r4, r3
 8003b1a:	d12b      	bne.n	8003b74 <__swbuf_r+0x70>
 8003b1c:	686c      	ldr	r4, [r5, #4]
 8003b1e:	69a3      	ldr	r3, [r4, #24]
 8003b20:	60a3      	str	r3, [r4, #8]
 8003b22:	89a3      	ldrh	r3, [r4, #12]
 8003b24:	071a      	lsls	r2, r3, #28
 8003b26:	d52f      	bpl.n	8003b88 <__swbuf_r+0x84>
 8003b28:	6923      	ldr	r3, [r4, #16]
 8003b2a:	b36b      	cbz	r3, 8003b88 <__swbuf_r+0x84>
 8003b2c:	6923      	ldr	r3, [r4, #16]
 8003b2e:	6820      	ldr	r0, [r4, #0]
 8003b30:	b2f6      	uxtb	r6, r6
 8003b32:	1ac0      	subs	r0, r0, r3
 8003b34:	6963      	ldr	r3, [r4, #20]
 8003b36:	4637      	mov	r7, r6
 8003b38:	4283      	cmp	r3, r0
 8003b3a:	dc04      	bgt.n	8003b46 <__swbuf_r+0x42>
 8003b3c:	4621      	mov	r1, r4
 8003b3e:	4628      	mov	r0, r5
 8003b40:	f000 f966 	bl	8003e10 <_fflush_r>
 8003b44:	bb30      	cbnz	r0, 8003b94 <__swbuf_r+0x90>
 8003b46:	68a3      	ldr	r3, [r4, #8]
 8003b48:	3001      	adds	r0, #1
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	60a3      	str	r3, [r4, #8]
 8003b4e:	6823      	ldr	r3, [r4, #0]
 8003b50:	1c5a      	adds	r2, r3, #1
 8003b52:	6022      	str	r2, [r4, #0]
 8003b54:	701e      	strb	r6, [r3, #0]
 8003b56:	6963      	ldr	r3, [r4, #20]
 8003b58:	4283      	cmp	r3, r0
 8003b5a:	d004      	beq.n	8003b66 <__swbuf_r+0x62>
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	07db      	lsls	r3, r3, #31
 8003b60:	d506      	bpl.n	8003b70 <__swbuf_r+0x6c>
 8003b62:	2e0a      	cmp	r6, #10
 8003b64:	d104      	bne.n	8003b70 <__swbuf_r+0x6c>
 8003b66:	4621      	mov	r1, r4
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f000 f951 	bl	8003e10 <_fflush_r>
 8003b6e:	b988      	cbnz	r0, 8003b94 <__swbuf_r+0x90>
 8003b70:	4638      	mov	r0, r7
 8003b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b74:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <__swbuf_r+0x9c>)
 8003b76:	429c      	cmp	r4, r3
 8003b78:	d101      	bne.n	8003b7e <__swbuf_r+0x7a>
 8003b7a:	68ac      	ldr	r4, [r5, #8]
 8003b7c:	e7cf      	b.n	8003b1e <__swbuf_r+0x1a>
 8003b7e:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <__swbuf_r+0xa0>)
 8003b80:	429c      	cmp	r4, r3
 8003b82:	bf08      	it	eq
 8003b84:	68ec      	ldreq	r4, [r5, #12]
 8003b86:	e7ca      	b.n	8003b1e <__swbuf_r+0x1a>
 8003b88:	4621      	mov	r1, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f000 f81e 	bl	8003bcc <__swsetup_r>
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d0cb      	beq.n	8003b2c <__swbuf_r+0x28>
 8003b94:	f04f 37ff 	mov.w	r7, #4294967295
 8003b98:	e7ea      	b.n	8003b70 <__swbuf_r+0x6c>
 8003b9a:	bf00      	nop
 8003b9c:	08004330 	.word	0x08004330
 8003ba0:	08004350 	.word	0x08004350
 8003ba4:	08004310 	.word	0x08004310

08003ba8 <_write_r>:
 8003ba8:	b538      	push	{r3, r4, r5, lr}
 8003baa:	4604      	mov	r4, r0
 8003bac:	4608      	mov	r0, r1
 8003bae:	4611      	mov	r1, r2
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	4d05      	ldr	r5, [pc, #20]	; (8003bc8 <_write_r+0x20>)
 8003bb4:	602a      	str	r2, [r5, #0]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	f7fd f87d 	bl	8000cb6 <_write>
 8003bbc:	1c43      	adds	r3, r0, #1
 8003bbe:	d102      	bne.n	8003bc6 <_write_r+0x1e>
 8003bc0:	682b      	ldr	r3, [r5, #0]
 8003bc2:	b103      	cbz	r3, 8003bc6 <_write_r+0x1e>
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	bd38      	pop	{r3, r4, r5, pc}
 8003bc8:	20000214 	.word	0x20000214

08003bcc <__swsetup_r>:
 8003bcc:	4b32      	ldr	r3, [pc, #200]	; (8003c98 <__swsetup_r+0xcc>)
 8003bce:	b570      	push	{r4, r5, r6, lr}
 8003bd0:	681d      	ldr	r5, [r3, #0]
 8003bd2:	4606      	mov	r6, r0
 8003bd4:	460c      	mov	r4, r1
 8003bd6:	b125      	cbz	r5, 8003be2 <__swsetup_r+0x16>
 8003bd8:	69ab      	ldr	r3, [r5, #24]
 8003bda:	b913      	cbnz	r3, 8003be2 <__swsetup_r+0x16>
 8003bdc:	4628      	mov	r0, r5
 8003bde:	f7ff f8e5 	bl	8002dac <__sinit>
 8003be2:	4b2e      	ldr	r3, [pc, #184]	; (8003c9c <__swsetup_r+0xd0>)
 8003be4:	429c      	cmp	r4, r3
 8003be6:	d10f      	bne.n	8003c08 <__swsetup_r+0x3c>
 8003be8:	686c      	ldr	r4, [r5, #4]
 8003bea:	89a3      	ldrh	r3, [r4, #12]
 8003bec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003bf0:	0719      	lsls	r1, r3, #28
 8003bf2:	d42c      	bmi.n	8003c4e <__swsetup_r+0x82>
 8003bf4:	06dd      	lsls	r5, r3, #27
 8003bf6:	d411      	bmi.n	8003c1c <__swsetup_r+0x50>
 8003bf8:	2309      	movs	r3, #9
 8003bfa:	6033      	str	r3, [r6, #0]
 8003bfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003c00:	f04f 30ff 	mov.w	r0, #4294967295
 8003c04:	81a3      	strh	r3, [r4, #12]
 8003c06:	e03e      	b.n	8003c86 <__swsetup_r+0xba>
 8003c08:	4b25      	ldr	r3, [pc, #148]	; (8003ca0 <__swsetup_r+0xd4>)
 8003c0a:	429c      	cmp	r4, r3
 8003c0c:	d101      	bne.n	8003c12 <__swsetup_r+0x46>
 8003c0e:	68ac      	ldr	r4, [r5, #8]
 8003c10:	e7eb      	b.n	8003bea <__swsetup_r+0x1e>
 8003c12:	4b24      	ldr	r3, [pc, #144]	; (8003ca4 <__swsetup_r+0xd8>)
 8003c14:	429c      	cmp	r4, r3
 8003c16:	bf08      	it	eq
 8003c18:	68ec      	ldreq	r4, [r5, #12]
 8003c1a:	e7e6      	b.n	8003bea <__swsetup_r+0x1e>
 8003c1c:	0758      	lsls	r0, r3, #29
 8003c1e:	d512      	bpl.n	8003c46 <__swsetup_r+0x7a>
 8003c20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c22:	b141      	cbz	r1, 8003c36 <__swsetup_r+0x6a>
 8003c24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c28:	4299      	cmp	r1, r3
 8003c2a:	d002      	beq.n	8003c32 <__swsetup_r+0x66>
 8003c2c:	4630      	mov	r0, r6
 8003c2e:	f7ff fd17 	bl	8003660 <_free_r>
 8003c32:	2300      	movs	r3, #0
 8003c34:	6363      	str	r3, [r4, #52]	; 0x34
 8003c36:	89a3      	ldrh	r3, [r4, #12]
 8003c38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c3c:	81a3      	strh	r3, [r4, #12]
 8003c3e:	2300      	movs	r3, #0
 8003c40:	6063      	str	r3, [r4, #4]
 8003c42:	6923      	ldr	r3, [r4, #16]
 8003c44:	6023      	str	r3, [r4, #0]
 8003c46:	89a3      	ldrh	r3, [r4, #12]
 8003c48:	f043 0308 	orr.w	r3, r3, #8
 8003c4c:	81a3      	strh	r3, [r4, #12]
 8003c4e:	6923      	ldr	r3, [r4, #16]
 8003c50:	b94b      	cbnz	r3, 8003c66 <__swsetup_r+0x9a>
 8003c52:	89a3      	ldrh	r3, [r4, #12]
 8003c54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c5c:	d003      	beq.n	8003c66 <__swsetup_r+0x9a>
 8003c5e:	4621      	mov	r1, r4
 8003c60:	4630      	mov	r0, r6
 8003c62:	f000 f959 	bl	8003f18 <__smakebuf_r>
 8003c66:	89a0      	ldrh	r0, [r4, #12]
 8003c68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c6c:	f010 0301 	ands.w	r3, r0, #1
 8003c70:	d00a      	beq.n	8003c88 <__swsetup_r+0xbc>
 8003c72:	2300      	movs	r3, #0
 8003c74:	60a3      	str	r3, [r4, #8]
 8003c76:	6963      	ldr	r3, [r4, #20]
 8003c78:	425b      	negs	r3, r3
 8003c7a:	61a3      	str	r3, [r4, #24]
 8003c7c:	6923      	ldr	r3, [r4, #16]
 8003c7e:	b943      	cbnz	r3, 8003c92 <__swsetup_r+0xc6>
 8003c80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003c84:	d1ba      	bne.n	8003bfc <__swsetup_r+0x30>
 8003c86:	bd70      	pop	{r4, r5, r6, pc}
 8003c88:	0781      	lsls	r1, r0, #30
 8003c8a:	bf58      	it	pl
 8003c8c:	6963      	ldrpl	r3, [r4, #20]
 8003c8e:	60a3      	str	r3, [r4, #8]
 8003c90:	e7f4      	b.n	8003c7c <__swsetup_r+0xb0>
 8003c92:	2000      	movs	r0, #0
 8003c94:	e7f7      	b.n	8003c86 <__swsetup_r+0xba>
 8003c96:	bf00      	nop
 8003c98:	20000000 	.word	0x20000000
 8003c9c:	08004330 	.word	0x08004330
 8003ca0:	08004350 	.word	0x08004350
 8003ca4:	08004310 	.word	0x08004310

08003ca8 <__assert_func>:
 8003ca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003caa:	4614      	mov	r4, r2
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <__assert_func+0x2c>)
 8003cb0:	4605      	mov	r5, r0
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68d8      	ldr	r0, [r3, #12]
 8003cb6:	b14c      	cbz	r4, 8003ccc <__assert_func+0x24>
 8003cb8:	4b07      	ldr	r3, [pc, #28]	; (8003cd8 <__assert_func+0x30>)
 8003cba:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003cbe:	9100      	str	r1, [sp, #0]
 8003cc0:	462b      	mov	r3, r5
 8003cc2:	4906      	ldr	r1, [pc, #24]	; (8003cdc <__assert_func+0x34>)
 8003cc4:	f000 f8e0 	bl	8003e88 <fiprintf>
 8003cc8:	f000 f9a3 	bl	8004012 <abort>
 8003ccc:	4b04      	ldr	r3, [pc, #16]	; (8003ce0 <__assert_func+0x38>)
 8003cce:	461c      	mov	r4, r3
 8003cd0:	e7f3      	b.n	8003cba <__assert_func+0x12>
 8003cd2:	bf00      	nop
 8003cd4:	20000000 	.word	0x20000000
 8003cd8:	080044dd 	.word	0x080044dd
 8003cdc:	080044ea 	.word	0x080044ea
 8003ce0:	08004518 	.word	0x08004518

08003ce4 <_close_r>:
 8003ce4:	b538      	push	{r3, r4, r5, lr}
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	4d05      	ldr	r5, [pc, #20]	; (8003d00 <_close_r+0x1c>)
 8003cea:	4604      	mov	r4, r0
 8003cec:	4608      	mov	r0, r1
 8003cee:	602b      	str	r3, [r5, #0]
 8003cf0:	f000 f9fc 	bl	80040ec <_close>
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	d102      	bne.n	8003cfe <_close_r+0x1a>
 8003cf8:	682b      	ldr	r3, [r5, #0]
 8003cfa:	b103      	cbz	r3, 8003cfe <_close_r+0x1a>
 8003cfc:	6023      	str	r3, [r4, #0]
 8003cfe:	bd38      	pop	{r3, r4, r5, pc}
 8003d00:	20000214 	.word	0x20000214

08003d04 <__sflush_r>:
 8003d04:	898a      	ldrh	r2, [r1, #12]
 8003d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0a:	4605      	mov	r5, r0
 8003d0c:	0710      	lsls	r0, r2, #28
 8003d0e:	460c      	mov	r4, r1
 8003d10:	d458      	bmi.n	8003dc4 <__sflush_r+0xc0>
 8003d12:	684b      	ldr	r3, [r1, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	dc05      	bgt.n	8003d24 <__sflush_r+0x20>
 8003d18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	dc02      	bgt.n	8003d24 <__sflush_r+0x20>
 8003d1e:	2000      	movs	r0, #0
 8003d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d26:	2e00      	cmp	r6, #0
 8003d28:	d0f9      	beq.n	8003d1e <__sflush_r+0x1a>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d30:	682f      	ldr	r7, [r5, #0]
 8003d32:	602b      	str	r3, [r5, #0]
 8003d34:	d032      	beq.n	8003d9c <__sflush_r+0x98>
 8003d36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d38:	89a3      	ldrh	r3, [r4, #12]
 8003d3a:	075a      	lsls	r2, r3, #29
 8003d3c:	d505      	bpl.n	8003d4a <__sflush_r+0x46>
 8003d3e:	6863      	ldr	r3, [r4, #4]
 8003d40:	1ac0      	subs	r0, r0, r3
 8003d42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d44:	b10b      	cbz	r3, 8003d4a <__sflush_r+0x46>
 8003d46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d48:	1ac0      	subs	r0, r0, r3
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d50:	4628      	mov	r0, r5
 8003d52:	6a21      	ldr	r1, [r4, #32]
 8003d54:	47b0      	blx	r6
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	89a3      	ldrh	r3, [r4, #12]
 8003d5a:	d106      	bne.n	8003d6a <__sflush_r+0x66>
 8003d5c:	6829      	ldr	r1, [r5, #0]
 8003d5e:	291d      	cmp	r1, #29
 8003d60:	d82c      	bhi.n	8003dbc <__sflush_r+0xb8>
 8003d62:	4a2a      	ldr	r2, [pc, #168]	; (8003e0c <__sflush_r+0x108>)
 8003d64:	40ca      	lsrs	r2, r1
 8003d66:	07d6      	lsls	r6, r2, #31
 8003d68:	d528      	bpl.n	8003dbc <__sflush_r+0xb8>
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	6062      	str	r2, [r4, #4]
 8003d6e:	6922      	ldr	r2, [r4, #16]
 8003d70:	04d9      	lsls	r1, r3, #19
 8003d72:	6022      	str	r2, [r4, #0]
 8003d74:	d504      	bpl.n	8003d80 <__sflush_r+0x7c>
 8003d76:	1c42      	adds	r2, r0, #1
 8003d78:	d101      	bne.n	8003d7e <__sflush_r+0x7a>
 8003d7a:	682b      	ldr	r3, [r5, #0]
 8003d7c:	b903      	cbnz	r3, 8003d80 <__sflush_r+0x7c>
 8003d7e:	6560      	str	r0, [r4, #84]	; 0x54
 8003d80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d82:	602f      	str	r7, [r5, #0]
 8003d84:	2900      	cmp	r1, #0
 8003d86:	d0ca      	beq.n	8003d1e <__sflush_r+0x1a>
 8003d88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d8c:	4299      	cmp	r1, r3
 8003d8e:	d002      	beq.n	8003d96 <__sflush_r+0x92>
 8003d90:	4628      	mov	r0, r5
 8003d92:	f7ff fc65 	bl	8003660 <_free_r>
 8003d96:	2000      	movs	r0, #0
 8003d98:	6360      	str	r0, [r4, #52]	; 0x34
 8003d9a:	e7c1      	b.n	8003d20 <__sflush_r+0x1c>
 8003d9c:	6a21      	ldr	r1, [r4, #32]
 8003d9e:	2301      	movs	r3, #1
 8003da0:	4628      	mov	r0, r5
 8003da2:	47b0      	blx	r6
 8003da4:	1c41      	adds	r1, r0, #1
 8003da6:	d1c7      	bne.n	8003d38 <__sflush_r+0x34>
 8003da8:	682b      	ldr	r3, [r5, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d0c4      	beq.n	8003d38 <__sflush_r+0x34>
 8003dae:	2b1d      	cmp	r3, #29
 8003db0:	d001      	beq.n	8003db6 <__sflush_r+0xb2>
 8003db2:	2b16      	cmp	r3, #22
 8003db4:	d101      	bne.n	8003dba <__sflush_r+0xb6>
 8003db6:	602f      	str	r7, [r5, #0]
 8003db8:	e7b1      	b.n	8003d1e <__sflush_r+0x1a>
 8003dba:	89a3      	ldrh	r3, [r4, #12]
 8003dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dc0:	81a3      	strh	r3, [r4, #12]
 8003dc2:	e7ad      	b.n	8003d20 <__sflush_r+0x1c>
 8003dc4:	690f      	ldr	r7, [r1, #16]
 8003dc6:	2f00      	cmp	r7, #0
 8003dc8:	d0a9      	beq.n	8003d1e <__sflush_r+0x1a>
 8003dca:	0793      	lsls	r3, r2, #30
 8003dcc:	bf18      	it	ne
 8003dce:	2300      	movne	r3, #0
 8003dd0:	680e      	ldr	r6, [r1, #0]
 8003dd2:	bf08      	it	eq
 8003dd4:	694b      	ldreq	r3, [r1, #20]
 8003dd6:	eba6 0807 	sub.w	r8, r6, r7
 8003dda:	600f      	str	r7, [r1, #0]
 8003ddc:	608b      	str	r3, [r1, #8]
 8003dde:	f1b8 0f00 	cmp.w	r8, #0
 8003de2:	dd9c      	ble.n	8003d1e <__sflush_r+0x1a>
 8003de4:	4643      	mov	r3, r8
 8003de6:	463a      	mov	r2, r7
 8003de8:	4628      	mov	r0, r5
 8003dea:	6a21      	ldr	r1, [r4, #32]
 8003dec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003dee:	47b0      	blx	r6
 8003df0:	2800      	cmp	r0, #0
 8003df2:	dc06      	bgt.n	8003e02 <__sflush_r+0xfe>
 8003df4:	89a3      	ldrh	r3, [r4, #12]
 8003df6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dfe:	81a3      	strh	r3, [r4, #12]
 8003e00:	e78e      	b.n	8003d20 <__sflush_r+0x1c>
 8003e02:	4407      	add	r7, r0
 8003e04:	eba8 0800 	sub.w	r8, r8, r0
 8003e08:	e7e9      	b.n	8003dde <__sflush_r+0xda>
 8003e0a:	bf00      	nop
 8003e0c:	20400001 	.word	0x20400001

08003e10 <_fflush_r>:
 8003e10:	b538      	push	{r3, r4, r5, lr}
 8003e12:	690b      	ldr	r3, [r1, #16]
 8003e14:	4605      	mov	r5, r0
 8003e16:	460c      	mov	r4, r1
 8003e18:	b913      	cbnz	r3, 8003e20 <_fflush_r+0x10>
 8003e1a:	2500      	movs	r5, #0
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	bd38      	pop	{r3, r4, r5, pc}
 8003e20:	b118      	cbz	r0, 8003e2a <_fflush_r+0x1a>
 8003e22:	6983      	ldr	r3, [r0, #24]
 8003e24:	b90b      	cbnz	r3, 8003e2a <_fflush_r+0x1a>
 8003e26:	f7fe ffc1 	bl	8002dac <__sinit>
 8003e2a:	4b14      	ldr	r3, [pc, #80]	; (8003e7c <_fflush_r+0x6c>)
 8003e2c:	429c      	cmp	r4, r3
 8003e2e:	d11b      	bne.n	8003e68 <_fflush_r+0x58>
 8003e30:	686c      	ldr	r4, [r5, #4]
 8003e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d0ef      	beq.n	8003e1a <_fflush_r+0xa>
 8003e3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e3c:	07d0      	lsls	r0, r2, #31
 8003e3e:	d404      	bmi.n	8003e4a <_fflush_r+0x3a>
 8003e40:	0599      	lsls	r1, r3, #22
 8003e42:	d402      	bmi.n	8003e4a <_fflush_r+0x3a>
 8003e44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e46:	f7ff f854 	bl	8002ef2 <__retarget_lock_acquire_recursive>
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	4621      	mov	r1, r4
 8003e4e:	f7ff ff59 	bl	8003d04 <__sflush_r>
 8003e52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e54:	4605      	mov	r5, r0
 8003e56:	07da      	lsls	r2, r3, #31
 8003e58:	d4e0      	bmi.n	8003e1c <_fflush_r+0xc>
 8003e5a:	89a3      	ldrh	r3, [r4, #12]
 8003e5c:	059b      	lsls	r3, r3, #22
 8003e5e:	d4dd      	bmi.n	8003e1c <_fflush_r+0xc>
 8003e60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e62:	f7ff f847 	bl	8002ef4 <__retarget_lock_release_recursive>
 8003e66:	e7d9      	b.n	8003e1c <_fflush_r+0xc>
 8003e68:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <_fflush_r+0x70>)
 8003e6a:	429c      	cmp	r4, r3
 8003e6c:	d101      	bne.n	8003e72 <_fflush_r+0x62>
 8003e6e:	68ac      	ldr	r4, [r5, #8]
 8003e70:	e7df      	b.n	8003e32 <_fflush_r+0x22>
 8003e72:	4b04      	ldr	r3, [pc, #16]	; (8003e84 <_fflush_r+0x74>)
 8003e74:	429c      	cmp	r4, r3
 8003e76:	bf08      	it	eq
 8003e78:	68ec      	ldreq	r4, [r5, #12]
 8003e7a:	e7da      	b.n	8003e32 <_fflush_r+0x22>
 8003e7c:	08004330 	.word	0x08004330
 8003e80:	08004350 	.word	0x08004350
 8003e84:	08004310 	.word	0x08004310

08003e88 <fiprintf>:
 8003e88:	b40e      	push	{r1, r2, r3}
 8003e8a:	b503      	push	{r0, r1, lr}
 8003e8c:	4601      	mov	r1, r0
 8003e8e:	ab03      	add	r3, sp, #12
 8003e90:	4805      	ldr	r0, [pc, #20]	; (8003ea8 <fiprintf+0x20>)
 8003e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e96:	6800      	ldr	r0, [r0, #0]
 8003e98:	9301      	str	r3, [sp, #4]
 8003e9a:	f7ff fcaf 	bl	80037fc <_vfiprintf_r>
 8003e9e:	b002      	add	sp, #8
 8003ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ea4:	b003      	add	sp, #12
 8003ea6:	4770      	bx	lr
 8003ea8:	20000000 	.word	0x20000000

08003eac <_lseek_r>:
 8003eac:	b538      	push	{r3, r4, r5, lr}
 8003eae:	4604      	mov	r4, r0
 8003eb0:	4608      	mov	r0, r1
 8003eb2:	4611      	mov	r1, r2
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	4d05      	ldr	r5, [pc, #20]	; (8003ecc <_lseek_r+0x20>)
 8003eb8:	602a      	str	r2, [r5, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f000 f93e 	bl	800413c <_lseek>
 8003ec0:	1c43      	adds	r3, r0, #1
 8003ec2:	d102      	bne.n	8003eca <_lseek_r+0x1e>
 8003ec4:	682b      	ldr	r3, [r5, #0]
 8003ec6:	b103      	cbz	r3, 8003eca <_lseek_r+0x1e>
 8003ec8:	6023      	str	r3, [r4, #0]
 8003eca:	bd38      	pop	{r3, r4, r5, pc}
 8003ecc:	20000214 	.word	0x20000214

08003ed0 <__swhatbuf_r>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	460e      	mov	r6, r1
 8003ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ed8:	4614      	mov	r4, r2
 8003eda:	2900      	cmp	r1, #0
 8003edc:	461d      	mov	r5, r3
 8003ede:	b096      	sub	sp, #88	; 0x58
 8003ee0:	da07      	bge.n	8003ef2 <__swhatbuf_r+0x22>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	602b      	str	r3, [r5, #0]
 8003ee6:	89b3      	ldrh	r3, [r6, #12]
 8003ee8:	061a      	lsls	r2, r3, #24
 8003eea:	d410      	bmi.n	8003f0e <__swhatbuf_r+0x3e>
 8003eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ef0:	e00e      	b.n	8003f10 <__swhatbuf_r+0x40>
 8003ef2:	466a      	mov	r2, sp
 8003ef4:	f000 f894 	bl	8004020 <_fstat_r>
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	dbf2      	blt.n	8003ee2 <__swhatbuf_r+0x12>
 8003efc:	9a01      	ldr	r2, [sp, #4]
 8003efe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003f02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003f06:	425a      	negs	r2, r3
 8003f08:	415a      	adcs	r2, r3
 8003f0a:	602a      	str	r2, [r5, #0]
 8003f0c:	e7ee      	b.n	8003eec <__swhatbuf_r+0x1c>
 8003f0e:	2340      	movs	r3, #64	; 0x40
 8003f10:	2000      	movs	r0, #0
 8003f12:	6023      	str	r3, [r4, #0]
 8003f14:	b016      	add	sp, #88	; 0x58
 8003f16:	bd70      	pop	{r4, r5, r6, pc}

08003f18 <__smakebuf_r>:
 8003f18:	898b      	ldrh	r3, [r1, #12]
 8003f1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f1c:	079d      	lsls	r5, r3, #30
 8003f1e:	4606      	mov	r6, r0
 8003f20:	460c      	mov	r4, r1
 8003f22:	d507      	bpl.n	8003f34 <__smakebuf_r+0x1c>
 8003f24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003f28:	6023      	str	r3, [r4, #0]
 8003f2a:	6123      	str	r3, [r4, #16]
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	6163      	str	r3, [r4, #20]
 8003f30:	b002      	add	sp, #8
 8003f32:	bd70      	pop	{r4, r5, r6, pc}
 8003f34:	466a      	mov	r2, sp
 8003f36:	ab01      	add	r3, sp, #4
 8003f38:	f7ff ffca 	bl	8003ed0 <__swhatbuf_r>
 8003f3c:	9900      	ldr	r1, [sp, #0]
 8003f3e:	4605      	mov	r5, r0
 8003f40:	4630      	mov	r0, r6
 8003f42:	f7ff fbd9 	bl	80036f8 <_malloc_r>
 8003f46:	b948      	cbnz	r0, 8003f5c <__smakebuf_r+0x44>
 8003f48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f4c:	059a      	lsls	r2, r3, #22
 8003f4e:	d4ef      	bmi.n	8003f30 <__smakebuf_r+0x18>
 8003f50:	f023 0303 	bic.w	r3, r3, #3
 8003f54:	f043 0302 	orr.w	r3, r3, #2
 8003f58:	81a3      	strh	r3, [r4, #12]
 8003f5a:	e7e3      	b.n	8003f24 <__smakebuf_r+0xc>
 8003f5c:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <__smakebuf_r+0x7c>)
 8003f5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003f60:	89a3      	ldrh	r3, [r4, #12]
 8003f62:	6020      	str	r0, [r4, #0]
 8003f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f68:	81a3      	strh	r3, [r4, #12]
 8003f6a:	9b00      	ldr	r3, [sp, #0]
 8003f6c:	6120      	str	r0, [r4, #16]
 8003f6e:	6163      	str	r3, [r4, #20]
 8003f70:	9b01      	ldr	r3, [sp, #4]
 8003f72:	b15b      	cbz	r3, 8003f8c <__smakebuf_r+0x74>
 8003f74:	4630      	mov	r0, r6
 8003f76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f7a:	f000 f863 	bl	8004044 <_isatty_r>
 8003f7e:	b128      	cbz	r0, 8003f8c <__smakebuf_r+0x74>
 8003f80:	89a3      	ldrh	r3, [r4, #12]
 8003f82:	f023 0303 	bic.w	r3, r3, #3
 8003f86:	f043 0301 	orr.w	r3, r3, #1
 8003f8a:	81a3      	strh	r3, [r4, #12]
 8003f8c:	89a0      	ldrh	r0, [r4, #12]
 8003f8e:	4305      	orrs	r5, r0
 8003f90:	81a5      	strh	r5, [r4, #12]
 8003f92:	e7cd      	b.n	8003f30 <__smakebuf_r+0x18>
 8003f94:	08002d45 	.word	0x08002d45

08003f98 <__ascii_mbtowc>:
 8003f98:	b082      	sub	sp, #8
 8003f9a:	b901      	cbnz	r1, 8003f9e <__ascii_mbtowc+0x6>
 8003f9c:	a901      	add	r1, sp, #4
 8003f9e:	b142      	cbz	r2, 8003fb2 <__ascii_mbtowc+0x1a>
 8003fa0:	b14b      	cbz	r3, 8003fb6 <__ascii_mbtowc+0x1e>
 8003fa2:	7813      	ldrb	r3, [r2, #0]
 8003fa4:	600b      	str	r3, [r1, #0]
 8003fa6:	7812      	ldrb	r2, [r2, #0]
 8003fa8:	1e10      	subs	r0, r2, #0
 8003faa:	bf18      	it	ne
 8003fac:	2001      	movne	r0, #1
 8003fae:	b002      	add	sp, #8
 8003fb0:	4770      	bx	lr
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	e7fb      	b.n	8003fae <__ascii_mbtowc+0x16>
 8003fb6:	f06f 0001 	mvn.w	r0, #1
 8003fba:	e7f8      	b.n	8003fae <__ascii_mbtowc+0x16>

08003fbc <__malloc_lock>:
 8003fbc:	4801      	ldr	r0, [pc, #4]	; (8003fc4 <__malloc_lock+0x8>)
 8003fbe:	f7fe bf98 	b.w	8002ef2 <__retarget_lock_acquire_recursive>
 8003fc2:	bf00      	nop
 8003fc4:	2000020e 	.word	0x2000020e

08003fc8 <__malloc_unlock>:
 8003fc8:	4801      	ldr	r0, [pc, #4]	; (8003fd0 <__malloc_unlock+0x8>)
 8003fca:	f7fe bf93 	b.w	8002ef4 <__retarget_lock_release_recursive>
 8003fce:	bf00      	nop
 8003fd0:	2000020e 	.word	0x2000020e

08003fd4 <_read_r>:
 8003fd4:	b538      	push	{r3, r4, r5, lr}
 8003fd6:	4604      	mov	r4, r0
 8003fd8:	4608      	mov	r0, r1
 8003fda:	4611      	mov	r1, r2
 8003fdc:	2200      	movs	r2, #0
 8003fde:	4d05      	ldr	r5, [pc, #20]	; (8003ff4 <_read_r+0x20>)
 8003fe0:	602a      	str	r2, [r5, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f000 f8b2 	bl	800414c <_read>
 8003fe8:	1c43      	adds	r3, r0, #1
 8003fea:	d102      	bne.n	8003ff2 <_read_r+0x1e>
 8003fec:	682b      	ldr	r3, [r5, #0]
 8003fee:	b103      	cbz	r3, 8003ff2 <_read_r+0x1e>
 8003ff0:	6023      	str	r3, [r4, #0]
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	20000214 	.word	0x20000214

08003ff8 <__ascii_wctomb>:
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	4608      	mov	r0, r1
 8003ffc:	b141      	cbz	r1, 8004010 <__ascii_wctomb+0x18>
 8003ffe:	2aff      	cmp	r2, #255	; 0xff
 8004000:	d904      	bls.n	800400c <__ascii_wctomb+0x14>
 8004002:	228a      	movs	r2, #138	; 0x8a
 8004004:	f04f 30ff 	mov.w	r0, #4294967295
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	4770      	bx	lr
 800400c:	2001      	movs	r0, #1
 800400e:	700a      	strb	r2, [r1, #0]
 8004010:	4770      	bx	lr

08004012 <abort>:
 8004012:	2006      	movs	r0, #6
 8004014:	b508      	push	{r3, lr}
 8004016:	f000 f84d 	bl	80040b4 <raise>
 800401a:	2001      	movs	r0, #1
 800401c:	f000 f8ac 	bl	8004178 <_exit>

08004020 <_fstat_r>:
 8004020:	b538      	push	{r3, r4, r5, lr}
 8004022:	2300      	movs	r3, #0
 8004024:	4d06      	ldr	r5, [pc, #24]	; (8004040 <_fstat_r+0x20>)
 8004026:	4604      	mov	r4, r0
 8004028:	4608      	mov	r0, r1
 800402a:	4611      	mov	r1, r2
 800402c:	602b      	str	r3, [r5, #0]
 800402e:	f000 f865 	bl	80040fc <_fstat>
 8004032:	1c43      	adds	r3, r0, #1
 8004034:	d102      	bne.n	800403c <_fstat_r+0x1c>
 8004036:	682b      	ldr	r3, [r5, #0]
 8004038:	b103      	cbz	r3, 800403c <_fstat_r+0x1c>
 800403a:	6023      	str	r3, [r4, #0]
 800403c:	bd38      	pop	{r3, r4, r5, pc}
 800403e:	bf00      	nop
 8004040:	20000214 	.word	0x20000214

08004044 <_isatty_r>:
 8004044:	b538      	push	{r3, r4, r5, lr}
 8004046:	2300      	movs	r3, #0
 8004048:	4d05      	ldr	r5, [pc, #20]	; (8004060 <_isatty_r+0x1c>)
 800404a:	4604      	mov	r4, r0
 800404c:	4608      	mov	r0, r1
 800404e:	602b      	str	r3, [r5, #0]
 8004050:	f000 f864 	bl	800411c <_isatty>
 8004054:	1c43      	adds	r3, r0, #1
 8004056:	d102      	bne.n	800405e <_isatty_r+0x1a>
 8004058:	682b      	ldr	r3, [r5, #0]
 800405a:	b103      	cbz	r3, 800405e <_isatty_r+0x1a>
 800405c:	6023      	str	r3, [r4, #0]
 800405e:	bd38      	pop	{r3, r4, r5, pc}
 8004060:	20000214 	.word	0x20000214

08004064 <_raise_r>:
 8004064:	291f      	cmp	r1, #31
 8004066:	b538      	push	{r3, r4, r5, lr}
 8004068:	4604      	mov	r4, r0
 800406a:	460d      	mov	r5, r1
 800406c:	d904      	bls.n	8004078 <_raise_r+0x14>
 800406e:	2316      	movs	r3, #22
 8004070:	6003      	str	r3, [r0, #0]
 8004072:	f04f 30ff 	mov.w	r0, #4294967295
 8004076:	bd38      	pop	{r3, r4, r5, pc}
 8004078:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800407a:	b112      	cbz	r2, 8004082 <_raise_r+0x1e>
 800407c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004080:	b94b      	cbnz	r3, 8004096 <_raise_r+0x32>
 8004082:	4620      	mov	r0, r4
 8004084:	f000 f830 	bl	80040e8 <_getpid_r>
 8004088:	462a      	mov	r2, r5
 800408a:	4601      	mov	r1, r0
 800408c:	4620      	mov	r0, r4
 800408e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004092:	f000 b817 	b.w	80040c4 <_kill_r>
 8004096:	2b01      	cmp	r3, #1
 8004098:	d00a      	beq.n	80040b0 <_raise_r+0x4c>
 800409a:	1c59      	adds	r1, r3, #1
 800409c:	d103      	bne.n	80040a6 <_raise_r+0x42>
 800409e:	2316      	movs	r3, #22
 80040a0:	6003      	str	r3, [r0, #0]
 80040a2:	2001      	movs	r0, #1
 80040a4:	e7e7      	b.n	8004076 <_raise_r+0x12>
 80040a6:	2400      	movs	r4, #0
 80040a8:	4628      	mov	r0, r5
 80040aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80040ae:	4798      	blx	r3
 80040b0:	2000      	movs	r0, #0
 80040b2:	e7e0      	b.n	8004076 <_raise_r+0x12>

080040b4 <raise>:
 80040b4:	4b02      	ldr	r3, [pc, #8]	; (80040c0 <raise+0xc>)
 80040b6:	4601      	mov	r1, r0
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	f7ff bfd3 	b.w	8004064 <_raise_r>
 80040be:	bf00      	nop
 80040c0:	20000000 	.word	0x20000000

080040c4 <_kill_r>:
 80040c4:	b538      	push	{r3, r4, r5, lr}
 80040c6:	2300      	movs	r3, #0
 80040c8:	4d06      	ldr	r5, [pc, #24]	; (80040e4 <_kill_r+0x20>)
 80040ca:	4604      	mov	r4, r0
 80040cc:	4608      	mov	r0, r1
 80040ce:	4611      	mov	r1, r2
 80040d0:	602b      	str	r3, [r5, #0]
 80040d2:	f000 f82b 	bl	800412c <_kill>
 80040d6:	1c43      	adds	r3, r0, #1
 80040d8:	d102      	bne.n	80040e0 <_kill_r+0x1c>
 80040da:	682b      	ldr	r3, [r5, #0]
 80040dc:	b103      	cbz	r3, 80040e0 <_kill_r+0x1c>
 80040de:	6023      	str	r3, [r4, #0]
 80040e0:	bd38      	pop	{r3, r4, r5, pc}
 80040e2:	bf00      	nop
 80040e4:	20000214 	.word	0x20000214

080040e8 <_getpid_r>:
 80040e8:	f000 b810 	b.w	800410c <_getpid>

080040ec <_close>:
 80040ec:	2258      	movs	r2, #88	; 0x58
 80040ee:	4b02      	ldr	r3, [pc, #8]	; (80040f8 <_close+0xc>)
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	601a      	str	r2, [r3, #0]
 80040f6:	4770      	bx	lr
 80040f8:	20000214 	.word	0x20000214

080040fc <_fstat>:
 80040fc:	2258      	movs	r2, #88	; 0x58
 80040fe:	4b02      	ldr	r3, [pc, #8]	; (8004108 <_fstat+0xc>)
 8004100:	f04f 30ff 	mov.w	r0, #4294967295
 8004104:	601a      	str	r2, [r3, #0]
 8004106:	4770      	bx	lr
 8004108:	20000214 	.word	0x20000214

0800410c <_getpid>:
 800410c:	2258      	movs	r2, #88	; 0x58
 800410e:	4b02      	ldr	r3, [pc, #8]	; (8004118 <_getpid+0xc>)
 8004110:	f04f 30ff 	mov.w	r0, #4294967295
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	4770      	bx	lr
 8004118:	20000214 	.word	0x20000214

0800411c <_isatty>:
 800411c:	2258      	movs	r2, #88	; 0x58
 800411e:	4b02      	ldr	r3, [pc, #8]	; (8004128 <_isatty+0xc>)
 8004120:	2000      	movs	r0, #0
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	20000214 	.word	0x20000214

0800412c <_kill>:
 800412c:	2258      	movs	r2, #88	; 0x58
 800412e:	4b02      	ldr	r3, [pc, #8]	; (8004138 <_kill+0xc>)
 8004130:	f04f 30ff 	mov.w	r0, #4294967295
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	4770      	bx	lr
 8004138:	20000214 	.word	0x20000214

0800413c <_lseek>:
 800413c:	2258      	movs	r2, #88	; 0x58
 800413e:	4b02      	ldr	r3, [pc, #8]	; (8004148 <_lseek+0xc>)
 8004140:	f04f 30ff 	mov.w	r0, #4294967295
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	4770      	bx	lr
 8004148:	20000214 	.word	0x20000214

0800414c <_read>:
 800414c:	2258      	movs	r2, #88	; 0x58
 800414e:	4b02      	ldr	r3, [pc, #8]	; (8004158 <_read+0xc>)
 8004150:	f04f 30ff 	mov.w	r0, #4294967295
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	4770      	bx	lr
 8004158:	20000214 	.word	0x20000214

0800415c <_sbrk>:
 800415c:	4b04      	ldr	r3, [pc, #16]	; (8004170 <_sbrk+0x14>)
 800415e:	4602      	mov	r2, r0
 8004160:	6819      	ldr	r1, [r3, #0]
 8004162:	b909      	cbnz	r1, 8004168 <_sbrk+0xc>
 8004164:	4903      	ldr	r1, [pc, #12]	; (8004174 <_sbrk+0x18>)
 8004166:	6019      	str	r1, [r3, #0]
 8004168:	6818      	ldr	r0, [r3, #0]
 800416a:	4402      	add	r2, r0
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	4770      	bx	lr
 8004170:	200001fc 	.word	0x200001fc
 8004174:	20000218 	.word	0x20000218

08004178 <_exit>:
 8004178:	e7fe      	b.n	8004178 <_exit>
	...

0800417c <_init>:
 800417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800417e:	bf00      	nop
 8004180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004182:	bc08      	pop	{r3}
 8004184:	469e      	mov	lr, r3
 8004186:	4770      	bx	lr

08004188 <_fini>:
 8004188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418a:	bf00      	nop
 800418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800418e:	bc08      	pop	{r3}
 8004190:	469e      	mov	lr, r3
 8004192:	4770      	bx	lr
