;redcode
;assert 1
	SPL 0, <131
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB -7, <-126
	SLT 300, 90
	SUB -7, <-126
	DJN -1, @-60
	SUB 702, 11
	JMP <121, 106
	JMP <121, 106
	SUB @121, 103
	JMP <121, 106
	SUB @127, 106
	SUB -207, <-128
	SUB @121, 103
	SUB -1, <-20
	ADD -1, <-20
	SUB -1, <-20
	CMP 702, 11
	SUB #2, -1
	ADD -1, <-26
	ADD -1, <-26
	SUB @121, 103
	SLT -1, <-20
	ADD -1, <-20
	DJN @300, 90
	ADD #270, <1
	ADD #270, <1
	CMP 702, 21
	CMP #312, @10
	SUB <0, @2
	SUB <0, @2
	SUB 13, @10
	ADD #300, 90
	JMP 370, 60
	ADD 210, 30
	JMP 370, 60
	JMP 370, 60
	JMP @72, #200
	CMP -1, <-20
	CMP -1, <-20
	CMP 702, 11
	MOV -7, <-20
	ADD 210, 30
	CMP #312, @10
	MOV -7, <-20
	ADD #300, 90
	CMP -207, <-128
