INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
WARNING: [VRFC 10-3248] data object 'clk_12M288_clk_wiz_0' is already declared [C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:102]
WARNING: [VRFC 10-3703] second declaration of 'clk_12M288_clk_wiz_0' ignored [C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/DUAL_PORT_RAM/sim/DUAL_PORT_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUAL_PORT_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VHDL_Spectrogram/VHDL_Spectrogram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
