<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\GW_PLLVR.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\I2C_Interface.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\MnistLutSimple.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\OV2640_Controller.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\OV2640_Registers.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\TMDS_PLLVR.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\dvi_tx.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\frame_buffer.sv<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\hyperram_memory_interface.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\jelly_reset.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\syn_gen.v<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\tang_nano_4k_mnist.sv<br>
C:\Git\TangPrimer20K_LUT-Network\kiwi4k\src\video_frame_buffer.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 25 21:20:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tang_nano_4k_mnist</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.843s, Elapsed time = 0h 0m 1s, Peak memory usage = 238.320MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.164s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.171s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.163s, Peak memory usage = 238.320MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.338s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 238.320MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.392s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 238.320MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.149s, Peak memory usage = 238.320MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.221s, Peak memory usage = 238.320MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 7s, Peak memory usage = 238.320MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2749</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1616</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>656</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>268</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2865</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>534</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>977</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1354</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>331</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>331</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLVR</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3219(2888 LUT, 331 ALU) / 4608</td>
<td>70%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2749 / 3609</td>
<td>77%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3609</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2749 / 3609</td>
<td>77%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 10</td>
<td>60%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>in_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>in_clk_ibuf/I </td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>ov2640_pixclk_ibuf/I </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.4</td>
<td>0.000</td>
<td>40.404</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.8</td>
<td>0.000</td>
<td>4.040</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.0</td>
<td>0.000</td>
<td>3.145</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.0</td>
<td>0.000</td>
<td>3.145</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.5</td>
<td>0.000</td>
<td>6.289</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.0</td>
<td>0.000</td>
<td>9.434</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.5</td>
<td>0.000</td>
<td>6.289</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>in_clk</td>
<td>27.000(MHz)</td>
<td>145.043(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ov2640_pixclk</td>
<td>50.000(MHz)</td>
<td>105.421(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>143.060(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>159.000(MHz)</td>
<td>241.706(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>62.788(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td>89.889(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3352.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[6]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>3340.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_img[6]_15_s0/CLK</td>
</tr>
<tr>
<td>3340.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>bin_img[6]_15_s0/Q</td>
</tr>
<tr>
<td>3341.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n4635_s69/I1</td>
</tr>
<tr>
<td>3342.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n4635_s69/F</td>
</tr>
<tr>
<td>3343.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n4635_s61/I1</td>
</tr>
<tr>
<td>3343.225</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n4635_s61/O</td>
</tr>
<tr>
<td>3343.937</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n4635_s58/I1</td>
</tr>
<tr>
<td>3344.057</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n4635_s58/O</td>
</tr>
<tr>
<td>3344.769</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n4635_s57/I0</td>
</tr>
<tr>
<td>3344.889</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n4635_s57/O</td>
</tr>
<tr>
<td>3345.601</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5146_s113/I1</td>
</tr>
<tr>
<td>3346.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5146_s113/F</td>
</tr>
<tr>
<td>3347.126</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5146_s135/I0</td>
</tr>
<tr>
<td>3347.891</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5146_s135/F</td>
</tr>
<tr>
<td>3348.603</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5146_s55/I1</td>
</tr>
<tr>
<td>3349.417</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5146_s55/F</td>
</tr>
<tr>
<td>3350.128</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5146_s149/I3</td>
</tr>
<tr>
<td>3350.592</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5146_s149/F</td>
</tr>
<tr>
<td>3351.303</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5146_s146/I1</td>
</tr>
<tr>
<td>3351.414</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5146_s146/O</td>
</tr>
<tr>
<td>3352.125</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5146_s41/I0</td>
</tr>
<tr>
<td>3352.246</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5146_s41/O</td>
</tr>
<tr>
<td>3352.958</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bin_view_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.606</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3341.144</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_view_s0/CLK</td>
</tr>
<tr>
<td>3341.114</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>bin_view_s0</td>
</tr>
<tr>
<td>3340.817</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>bin_view_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.255, 34.259%; route: 7.825, 63.006%; tC2Q: 0.340, 2.735%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3346.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>3340.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0/CLK</td>
</tr>
<tr>
<td>3340.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0/Q</td>
</tr>
<tr>
<td>3341.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5192_s31/I1</td>
</tr>
<tr>
<td>3342.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5192_s31/F</td>
</tr>
<tr>
<td>3343.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5192_s29/I0</td>
</tr>
<tr>
<td>3343.225</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5192_s29/O</td>
</tr>
<tr>
<td>3343.937</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5192_s24/I0</td>
</tr>
<tr>
<td>3344.057</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5192_s24/O</td>
</tr>
<tr>
<td>3344.769</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n5192_s25/I1</td>
</tr>
<tr>
<td>3345.583</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n5192_s25/F</td>
</tr>
<tr>
<td>3346.294</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mnist_view_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.606</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3341.144</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mnist_view_s0/CLK</td>
</tr>
<tr>
<td>3341.114</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td>3340.817</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mnist_view_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.860, 32.311%; route: 3.557, 61.789%; tC2Q: 0.340, 5.900%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>189.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_syn_gen/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>188.552</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>189.091</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.629</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_syn_gen/O_vs_s0/CLK</td>
</tr>
<tr>
<td>189.968</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_syn_gen/O_vs_s0/Q</td>
</tr>
<tr>
<td>190.680</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n4051_s2/I0</td>
</tr>
<tr>
<td>191.445</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n4051_s2/F</td>
</tr>
<tr>
<td>192.156</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>188.679</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>189.218</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.756</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/CLK</td>
</tr>
<tr>
<td>189.726</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
<tr>
<td>189.430</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.765, 30.261%; route: 1.423, 56.299%; tC2Q: 0.340, 13.440%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>189.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_syn_gen/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>188.552</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>189.091</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.629</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_syn_gen/O_vs_s0/CLK</td>
</tr>
<tr>
<td>189.968</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_syn_gen/O_vs_s0/Q</td>
</tr>
<tr>
<td>190.680</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n4051_s2/I0</td>
</tr>
<tr>
<td>191.445</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n4051_s2/F</td>
</tr>
<tr>
<td>192.156</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>188.679</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>189.218</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.756</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>189.726</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>189.430</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.765, 30.261%; route: 1.423, 56.299%; tC2Q: 0.340, 13.440%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.539</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.077</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.653</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.117</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.829</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>6.305</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/I1</td>
</tr>
<tr>
<td>8.595</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/F</td>
</tr>
<tr>
<td>9.306</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>9.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>11.401</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>12.530</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/I3</td>
</tr>
<tr>
<td>12.994</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/F</td>
</tr>
<tr>
<td>13.705</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/I0</td>
</tr>
<tr>
<td>14.470</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/F</td>
</tr>
<tr>
<td>15.181</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I1</td>
</tr>
<tr>
<td>15.995</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>16.707</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.007</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.545</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.248</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.466, 47.764%; route: 7.825, 50.063%; tC2Q: 0.340, 2.173%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
