Simulator report for tjl2
Wed Oct 29 20:50:18 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 201 nodes    ;
; Simulation Coverage         ;      10.30 % ;
; Total Number of Transitions ; 170          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C6Q240C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; wave.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------------------------+
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      10.30 % ;
; Total nodes checked                                 ; 201          ;
; Total output ports checked                          ; 233          ;
; Total output ports with complete 1/0-value coverage ; 24           ;
; Total output ports with no 1/0-value coverage       ; 207          ;
; Total output ports with no 1-value coverage         ; 209          ;
; Total output ports with no 0-value coverage         ; 207          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[6] ; portadataout1    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[5] ; portadataout2    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[3] ; portadataout4    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[2] ; portadataout5    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[1] ; portadataout6    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[0] ; portadataout7    ;
; |Block2|o[6]                                                                                                                     ; |Block2|o[6]                                                                                                               ; padio            ;
; |Block2|o[5]                                                                                                                     ; |Block2|o[5]                                                                                                               ; padio            ;
; |Block2|o[3]                                                                                                                     ; |Block2|o[3]                                                                                                               ; padio            ;
; |Block2|o[2]                                                                                                                     ; |Block2|o[2]                                                                                                               ; padio            ;
; |Block2|o[1]                                                                                                                     ; |Block2|o[1]                                                                                                               ; padio            ;
; |Block2|o[0]                                                                                                                     ; |Block2|o[0]                                                                                                               ; padio            ;
; |Block2|clk                                                                                                                      ; |Block2|clk~corein                                                                                                         ; combout          ;
; |Block2|ad[0]                                                                                                                    ; |Block2|ad[0]~corein                                                                                                       ; combout          ;
; |Block2|ad[1]                                                                                                                    ; |Block2|ad[1]~corein                                                                                                       ; combout          ;
; |Block2|ad[2]                                                                                                                    ; |Block2|ad[2]~corein                                                                                                       ; combout          ;
; |Block2|ad[4]                                                                                                                    ; |Block2|ad[4]~corein                                                                                                       ; combout          ;
; |Block2|ad[5]                                                                                                                    ; |Block2|ad[5]~corein                                                                                                       ; combout          ;
; |Block2|ad[6]                                                                                                                    ; |Block2|ad[6]~corein                                                                                                       ; combout          ;
; |Block2|da[6]                                                                                                                    ; |Block2|da[6]~corein                                                                                                       ; combout          ;
; |Block2|da[3]                                                                                                                    ; |Block2|da[3]~corein                                                                                                       ; combout          ;
; |Block2|da[2]                                                                                                                    ; |Block2|da[2]~corein                                                                                                       ; combout          ;
; |Block2|da[1]                                                                                                                    ; |Block2|da[1]~corein                                                                                                       ; combout          ;
; |Block2|da[0]                                                                                                                    ; |Block2|da[0]~corein                                                                                                       ; combout          ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                               ; Output Port Name                                                                                                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[7]                                                                      ; portadataout0    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4]                                                                      ; portadataout3    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7]                                                                      ; portbdataout0    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[6]                                                                      ; portbdataout1    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[5]                                                                      ; portbdataout2    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[4]                                                                      ; portbdataout3    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[3]                                                                      ; portbdataout4    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[2]                                                                      ; portbdataout5    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[1]                                                                      ; portbdataout6    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[0]                                                                      ; portbdataout7    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~17                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~17COUT1_40                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~19                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~19COUT1_42                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~21                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~21COUT1_44                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~23                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~23COUT1_46                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~25                                                        ; cout             ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~27                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~27COUT1_48                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~29                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~29COUT1_50                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~21         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~21COUT1_40 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~25         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~25COUT1_42 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27COUT1_38 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29COUT1_44 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9                                              ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9COUT1_23                                      ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11                                             ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11COUT1_21                                     ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~13                                             ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~13COUT1_25                                     ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11                                                          ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11                                                                  ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                   ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~12                                                          ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~12                                                                  ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal               ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                           ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~19      ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~19              ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                      ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                   ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~17                                                ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~17                                                        ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                           ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                     ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                             ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~13                                                          ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~13                                                                  ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~30 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~30         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~31 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~31         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                      ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                   ; combout          ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TDO                                                                                                                                                                ; tdo              ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TMSUTAP                                                                                                                                                            ; tmsutap          ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TCKUTAP                                                                                                                                                            ; tckutap          ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TDIUTAP                                                                                                                                                            ; tdiutap          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                            ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                    ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~21                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~21COUT1_38                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~23COUT1_42                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~25                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~25COUT1_44                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29COUT1_40                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                   ; regout           ;
; |Block2|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                            ; regout           ;
; |Block2|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                   ; |Block2|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                            ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                    ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                                   ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                                   ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                                   ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                            ; |Block2|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                    ; combout          ;
; |Block2|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                    ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                          ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                               ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]~30                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]~30                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                            ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                            ; combout          ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                               ; combout          ;
; |Block2|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                   ; |Block2|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|Equal6~2                                                                                                                                                   ; |Block2|sld_hub:sld_hub_inst|Equal6~2                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~33                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~33                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~30                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~30                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~31                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~31                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                      ; combout          ;
; |Block2|o[7]                                                                                                                                                                            ; |Block2|o[7]                                                                                                                                                                                    ; padio            ;
; |Block2|o[4]                                                                                                                                                                            ; |Block2|o[4]                                                                                                                                                                                    ; padio            ;
; |Block2|wren                                                                                                                                                                            ; |Block2|wren~corein                                                                                                                                                                             ; combout          ;
; |Block2|da[7]                                                                                                                                                                           ; |Block2|da[7]~corein                                                                                                                                                                            ; combout          ;
; |Block2|ad[3]                                                                                                                                                                           ; |Block2|ad[3]~corein                                                                                                                                                                            ; combout          ;
; |Block2|ad[7]                                                                                                                                                                           ; |Block2|ad[7]~corein                                                                                                                                                                            ; combout          ;
; |Block2|da[5]                                                                                                                                                                           ; |Block2|da[5]~corein                                                                                                                                                                            ; combout          ;
; |Block2|da[4]                                                                                                                                                                           ; |Block2|da[4]~corein                                                                                                                                                                            ; combout          ;
; |Block2|altera_reserved_tms                                                                                                                                                             ; |Block2|altera_reserved_tms~corein                                                                                                                                                              ; combout          ;
; |Block2|altera_reserved_tck                                                                                                                                                             ; |Block2|altera_reserved_tck~corein                                                                                                                                                              ; combout          ;
; |Block2|altera_reserved_tdi                                                                                                                                                             ; |Block2|altera_reserved_tdi~corein                                                                                                                                                              ; combout          ;
; |Block2|altera_reserved_tdo                                                                                                                                                             ; |Block2|altera_reserved_tdo                                                                                                                                                                     ; padio            ;
; |Block2|~QIC_CREATED_GND~I                                                                                                                                                              ; |Block2|~QIC_CREATED_GND~I                                                                                                                                                                      ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                               ; Output Port Name                                                                                                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[7]                                                                      ; portadataout0    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4]                                                                      ; portadataout3    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7]                                                                      ; portbdataout0    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[6]                                                                      ; portbdataout1    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[5]                                                                      ; portbdataout2    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[4]                                                                      ; portbdataout3    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[3]                                                                      ; portbdataout4    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[2]                                                                      ; portbdataout5    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[1]                                                                      ; portbdataout6    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[0]                                                                      ; portbdataout7    ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~17                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~17COUT1_40                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~19                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~19COUT1_42                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~21                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~21COUT1_44                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~23                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~23COUT1_46                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~25                                                        ; cout             ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~27                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~27COUT1_48                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~29                                                        ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~29COUT1_50                                                ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~21         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~21COUT1_40 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~25         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~25COUT1_42 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27COUT1_38 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29         ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29COUT1_44 ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9                                              ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9COUT1_23                                      ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11                                             ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11COUT1_21                                     ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~13                                             ; cout0            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~13COUT1_25                                     ; cout1            ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                      ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11                                                          ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11                                                                  ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                        ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                           ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                   ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~12                                                          ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~12                                                                  ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal               ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                           ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~19      ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~19              ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                      ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                   ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~17                                                ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~17                                                        ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                   ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                           ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                     ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                             ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~13                                                          ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~13                                                                  ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~30 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~30         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~31 ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~31         ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                              ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                      ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                 ; regout           ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28         ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                 ; combout          ;
; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; |Block2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                   ; combout          ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TDO                                                                                                                                                                ; tdo              ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TMSUTAP                                                                                                                                                            ; tmsutap          ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TCKUTAP                                                                                                                                                            ; tckutap          ;
; |Block2|altera_internal_jtag                                                                                                                                                            ; |Block2|altera_internal_jtag~TDIUTAP                                                                                                                                                            ; tdiutap          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                            ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                    ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~21                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~21COUT1_38                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~23COUT1_42                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~25                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~25COUT1_44                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                         ; cout0            ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29COUT1_40                                                                                                                 ; cout1            ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                   ; regout           ;
; |Block2|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                            ; regout           ;
; |Block2|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                   ; |Block2|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                            ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                    ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                                   ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                                   ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                           ; |Block2|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                                   ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                ; |Block2|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                        ; regout           ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                            ; |Block2|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                    ; combout          ;
; |Block2|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                    ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                     ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                          ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                        ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                               ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]~30                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[0]~30                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                            ; combout          ;
; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                    ; |Block2|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                            ; combout          ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                               ; combout          ;
; |Block2|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                      ; regout           ;
; |Block2|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                   ; |Block2|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|Equal6~2                                                                                                                                                   ; |Block2|sld_hub:sld_hub_inst|Equal6~2                                                                                                                                                           ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~33                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~33                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                             ; |Block2|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                                     ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                       ; |Block2|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                               ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~30                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~30                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~31                                                                                                                 ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~31                                                                                                                         ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                 ; regout           ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                         ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                                 ; combout          ;
; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                      ; |Block2|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                              ; combout          ;
; |Block2|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                              ; |Block2|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                      ; combout          ;
; |Block2|o[7]                                                                                                                                                                            ; |Block2|o[7]                                                                                                                                                                                    ; padio            ;
; |Block2|o[4]                                                                                                                                                                            ; |Block2|o[4]                                                                                                                                                                                    ; padio            ;
; |Block2|da[7]                                                                                                                                                                           ; |Block2|da[7]~corein                                                                                                                                                                            ; combout          ;
; |Block2|ad[3]                                                                                                                                                                           ; |Block2|ad[3]~corein                                                                                                                                                                            ; combout          ;
; |Block2|ad[7]                                                                                                                                                                           ; |Block2|ad[7]~corein                                                                                                                                                                            ; combout          ;
; |Block2|da[4]                                                                                                                                                                           ; |Block2|da[4]~corein                                                                                                                                                                            ; combout          ;
; |Block2|altera_reserved_tms                                                                                                                                                             ; |Block2|altera_reserved_tms~corein                                                                                                                                                              ; combout          ;
; |Block2|altera_reserved_tck                                                                                                                                                             ; |Block2|altera_reserved_tck~corein                                                                                                                                                              ; combout          ;
; |Block2|altera_reserved_tdi                                                                                                                                                             ; |Block2|altera_reserved_tdi~corein                                                                                                                                                              ; combout          ;
; |Block2|altera_reserved_tdo                                                                                                                                                             ; |Block2|altera_reserved_tdo                                                                                                                                                                     ; padio            ;
; |Block2|~QIC_CREATED_GND~I                                                                                                                                                              ; |Block2|~QIC_CREATED_GND~I                                                                                                                                                                      ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 29 20:50:17 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off tjl2 -c tjl2
Info: Using vector source file "D:/tjl2/wave.vwf"
Info: Inverted registers were found during simulation
    Info: Register: |Block2|sld_hub:sld_hub_inst|tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      10.30 %
Info: Number of transitions in simulation is 170
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 122 megabytes
    Info: Processing ended: Wed Oct 29 20:50:18 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


