
---------- Begin Simulation Statistics ----------
final_tick                               118468088000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416971                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663804                       # Number of bytes of host memory used
host_op_rate                                   456263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.82                       # Real time elapsed on the host
host_tick_rate                              493977351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118468                       # Number of seconds simulated
sim_ticks                                118468088000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.184681                       # CPI: cycles per instruction
system.cpu.discardedOps                        459883                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         8060188                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.844109                       # IPC: instructions per cycle
system.cpu.numCycles                        118468088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110407900                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       303778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       610100                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            917                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20398802                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80925                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731918                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730582                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984700                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049328                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299767                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133850                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35585778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35585778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35589093                       # number of overall hits
system.cpu.dcache.overall_hits::total        35589093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68769                       # number of overall misses
system.cpu.dcache.overall_misses::total         68769                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6034260000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6034260000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6034260000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6034260000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001929                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001929                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87782.546079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87782.546079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87746.804519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87746.804519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47141                       # number of writebacks
system.cpu.dcache.writebacks::total             47141                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18021                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        50720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        50744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50744                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4701585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4701585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4703560000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4703560000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001423                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001423                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92696.865142                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92696.865142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92691.943875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92691.943875                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48696                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21399140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21399140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    718093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    718093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53549.067860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53549.067860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    638267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    638267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53563.863713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53563.863713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14186638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14186638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5316167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5316167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96079.358768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96079.358768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16527                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16527                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4063318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4063318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104713.895475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104713.895475                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1975000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1975000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007179                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007179                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82291.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82291.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.868194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35817849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            705.853874                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.868194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71722492                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71722492                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49405049                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098606                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762382                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27550255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27550255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27550255                       # number of overall hits
system.cpu.icache.overall_hits::total        27550255                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255583                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255583                       # number of overall misses
system.cpu.icache.overall_misses::total        255583                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6684576000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6684576000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6684576000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6684576000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27805838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27805838                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27805838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27805838                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009192                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26154.227785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26154.227785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26154.227785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26154.227785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255077                       # number of writebacks
system.cpu.icache.writebacks::total            255077                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       255583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       255583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6173410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6173410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6173410000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6173410000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24154.227785                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24154.227785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24154.227785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24154.227785                       # average overall mshr miss latency
system.cpu.icache.replacements                 255077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27550255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27550255                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255583                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6684576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6684576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27805838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27805838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26154.227785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26154.227785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       255583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6173410000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6173410000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24154.227785                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24154.227785                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.184509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27805838                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.793770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.184509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.246672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.246672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28061421                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28061421                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118468088000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7941                       # number of demand (read+write) hits
system.l2.demand_hits::total                   263008                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255067                       # number of overall hits
system.l2.overall_hits::.cpu.data                7941                       # number of overall hits
system.l2.overall_hits::total                  263008                       # number of overall hits
system.l2.demand_misses::.cpu.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42803                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43319                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               516                       # number of overall misses
system.l2.overall_misses::.cpu.data             42803                       # number of overall misses
system.l2.overall_misses::total                 43319                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4384538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4434776000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50238000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4384538000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4434776000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           255583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            50744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               306327                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          255583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           50744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              306327                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.843509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141414                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.843509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141414                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97360.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102435.296591                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102374.847065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97360.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102435.296591                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102374.847065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26243                       # number of writebacks
system.l2.writebacks::total                     26243                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3528166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3568084000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3528166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3568084000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.843410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.843410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141398                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77360.465116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82437.637273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82377.152884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77360.465116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82437.637273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82377.152884                       # average overall mshr miss latency
system.l2.replacements                          27237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47141                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47141                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       255076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           255076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3946653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3946653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101738.837905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101738.837905                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3170813000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3170813000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81738.837905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81738.837905                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       255583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         255583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97360.465116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97360.465116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77360.465116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77360.465116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    437885000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    437885000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.335930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.335930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109171.029668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109171.029668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    357353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    357353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.335511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.335511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89204.443335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89204.443335                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15602.805700                       # Cycle average of tags in use
system.l2.tags.total_refs                      610020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.984549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.623437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.952207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15500.230056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952320                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1263785                       # Number of tag accesses
system.l2.tags.data_accesses                  1263785                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008417314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1458                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              143017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26243                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43314                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26243                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26243                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.692730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.300401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.734269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1457     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.978738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.971005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.516270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69      4.73%      4.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.07%      4.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1282     87.93%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              104      7.13%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1458                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2772096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1679552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  118467033000                       # Total gap between requests
system.mem_ctrls.avgGap                    1703164.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2738624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1677632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 278758.613880895951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 23116976.446855459362                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14161045.631123885512                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42798                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26243                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13436500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1329297750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2520384064000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26039.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31059.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  96040241.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2739072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2772096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1679552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1679552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42798                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          43314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       278759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     23120758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23399517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       278759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       278759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14177253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14177253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14177253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       278759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     23120758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        37576769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43307                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26213                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1683                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               530728000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             216535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1342734250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12255.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31005.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21149                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20234                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        28137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.129154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.816253                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   193.054900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15691     55.77%     55.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7927     28.17%     83.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1522      5.41%     89.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1118      3.97%     93.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          672      2.39%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          201      0.71%     96.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          187      0.66%     97.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          253      0.90%     97.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          566      2.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        28137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2771648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1677632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.395735                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.161046                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       100895340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        53627145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      153631380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      67792140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9351747600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22716261870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26362262400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58806217875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.388680                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  68308402500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3955900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46203785500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       100002840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        53152770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      155580600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      69039720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9351747600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22552145190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26500465920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58782134640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.185392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  68666092750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3955900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45846095250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26243                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4522                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       113005                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 113005                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4451648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4451648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43314                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           174663000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          232964750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            267523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       255077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38804                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38804                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        255583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11940                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       766243                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       150184                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                916427                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32682240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6264640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38946880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27237                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1679552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           333564                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002833                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 332624     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    935      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             333564                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118468088000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1214536000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         766749000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         152236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
