Analysis & Synthesis report for DE1_system
Mon May 28 16:48:12 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm
 11. State Machine - |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm
 12. State Machine - |DE1_system|led_serializer:ul0|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated
 22. Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1
 23. Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated
 24. Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1
 25. Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated
 26. Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1
 27. Source assignments for bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated
 28. Parameter Settings for User Entity Instance: led_serializer:ul0
 29. Parameter Settings for User Entity Instance: pll:upll|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: uart2bus_top:comb_54|uart_parser:uart_parser1
 31. Parameter Settings for User Entity Instance: bram_tdp:u10
 32. Parameter Settings for User Entity Instance: bram_tdp:u10|altsyncram:mem[0][7]__1
 33. Parameter Settings for User Entity Instance: bram_tdp:u10|altsyncram:mem[0][7]__2
 34. Parameter Settings for User Entity Instance: bram_tdp:u10|altsyncram:mem[0][7]__3
 35. Parameter Settings for Inferred Entity Instance: bram_tdp:u10|altsyncram:mem_rtl_0
 36. altpll Parameter Settings by Entity Instance
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "bram_tdp:u10"
 39. Port Connectivity Checks: "uart2bus_top:comb_54|uart_top:uart1"
 40. Port Connectivity Checks: "uart2bus_top:comb_54"
 41. Port Connectivity Checks: "led_serializer:ul0"
 42. Port Connectivity Checks: "SEG7_LUT:hexLut3"
 43. Port Connectivity Checks: "SEG7_LUT:hexLut2"
 44. Port Connectivity Checks: "SEG7_LUT:hexLut1"
 45. Port Connectivity Checks: "SEG7_LUT:hexLut0"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 28 16:48:12 2012    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; DE1_system                               ;
; Top-level Entity Name              ; DE1_system                               ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 459                                      ;
;     Total combinational functions  ; 396                                      ;
;     Dedicated logic registers      ; 259                                      ;
; Total registers                    ; 259                                      ;
; Total pins                         ; 103                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 32,768                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C6       ;                    ;
; Top-level entity name                                                      ; DE1_system         ; DE1_system         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; system_DE1.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/system_DE1.v                     ;
; led_serializer.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/led_serializer.v                 ;
; SEG7_LUT.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/SEG7_LUT.v                       ;
; baud_gen.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/baud_gen.v                       ;
; uart2bus_top.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/uart2bus_top.v                   ;
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/uart_tx.v                        ;
; uart_top.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/uart_top.v                       ;
; uart_rx.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/uart_rx.v                        ;
; uart_parser.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/uart_parser.v                    ;
; broRam.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Ian Finder/ledMonster/rtl2/broRam.v                         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/Ian Finder/ledMonster/rtl2/pll.v                            ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal111.inc                   ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc        ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_41d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ian Finder/ledMonster/rtl2/db/altsyncram_41d1.tdf           ;
; db/altsyncram_7kg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ian Finder/ledMonster/rtl2/db/altsyncram_7kg1.tdf           ;
; db/altsyncram_utg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ian Finder/ledMonster/rtl2/db/altsyncram_utg1.tdf           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 459                                    ;
;                                             ;                                        ;
; Total combinational functions               ; 396                                    ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 171                                    ;
;     -- 3 input functions                    ; 83                                     ;
;     -- <=2 input functions                  ; 142                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 301                                    ;
;     -- arithmetic mode                      ; 95                                     ;
;                                             ;                                        ;
; Total registers                             ; 259                                    ;
;     -- Dedicated logic registers            ; 259                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 103                                    ;
; Total memory bits                           ; 32768                                  ;
; Total PLLs                                  ; 1                                      ;
;     -- PLLs                                 ; 1                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; pll:upll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 224                                    ;
; Total fan-out                               ; 2918                                   ;
; Average fan-out                             ; 3.69                                   ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_system                               ; 396 (25)          ; 259 (2)      ; 32768       ; 0            ; 0       ; 0         ; 103  ; 0            ; |DE1_system                                                                                                 ;              ;
;    |bram_tdp:u10|                         ; 56 (56)           ; 36 (36)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10                                                                                    ;              ;
;       |altsyncram:mem[0][7]__1|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__1                                                            ;              ;
;          |altsyncram_41d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated                             ;              ;
;             |altsyncram_7kg1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1 ;              ;
;       |altsyncram:mem[0][7]__2|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__2                                                            ;              ;
;          |altsyncram_41d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated                             ;              ;
;             |altsyncram_7kg1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1 ;              ;
;       |altsyncram:mem[0][7]__3|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__3                                                            ;              ;
;          |altsyncram_41d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated                             ;              ;
;             |altsyncram_7kg1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1 ;              ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem_rtl_0                                                               ;              ;
;          |altsyncram_utg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated                                ;              ;
;    |led_serializer:ul0|                   ; 83 (83)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|led_serializer:ul0                                                                              ;              ;
;    |pll:upll|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|pll:upll                                                                                        ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|pll:upll|altpll:altpll_component                                                                ;              ;
;    |uart2bus_top:comb_54|                 ; 232 (0)           ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|uart2bus_top:comb_54                                                                            ;              ;
;       |uart_parser:uart_parser1|          ; 160 (160)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1                                                   ;              ;
;       |uart_top:uart1|                    ; 72 (0)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1                                                             ;              ;
;          |baud_gen:baud_gen_1|            ; 28 (28)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1                                         ;              ;
;          |uart_rx:uart_rx_1|              ; 18 (18)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1                                           ;              ;
;          |uart_tx:uart_tx_1|              ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1                                           ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+----------------------+-------------------------------------------+
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |DE1_system|pll:upll ; C:/Users/Ian Finder/ledMonster/rtl2/pll.v ;
+--------+--------------+---------+--------------+--------------+----------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm ;
+-----------+-----------+-----------+-----------+-----------+---------------------+
; Name      ; tx_sm.101 ; tx_sm.100 ; tx_sm.001 ; tx_sm.000 ; tx_sm.110           ;
+-----------+-----------+-----------+-----------+-----------+---------------------+
; tx_sm.000 ; 0         ; 0         ; 0         ; 0         ; 0                   ;
; tx_sm.001 ; 0         ; 0         ; 1         ; 1         ; 0                   ;
; tx_sm.100 ; 0         ; 1         ; 0         ; 1         ; 0                   ;
; tx_sm.101 ; 1         ; 0         ; 0         ; 1         ; 0                   ;
; tx_sm.110 ; 0         ; 0         ; 0         ; 1         ; 1                   ;
+-----------+-----------+-----------+-----------+-----------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm                                                                                                 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; main_sm.1100 ; main_sm.1011 ; main_sm.1010 ; main_sm.1001 ; main_sm.1000 ; main_sm.0101 ; main_sm.0100 ; main_sm.0011 ; main_sm.0010 ; main_sm.0001 ; main_sm.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; main_sm.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; main_sm.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; main_sm.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; main_sm.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; main_sm.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; main_sm.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; main_sm.1000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; main_sm.1001 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; main_sm.1010 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; main_sm.1011 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; main_sm.1100 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE1_system|led_serializer:ul0|state                                    ;
+-----------+----------+----------+----------+----------+----------+----------+-----------+
; Name      ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S3P ;
+-----------+----------+----------+----------+----------+----------+----------+-----------+
; state.S0  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ;
; state.S1  ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ; 0         ;
; state.S2  ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ; 0         ;
; state.S3  ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ; 0         ;
; state.S4  ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ; 0         ;
; state.S5  ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0         ;
; state.S3P ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1         ;
+-----------+----------+----------+----------+----------+----------+----------+-----------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; led_serializer:ul0|done                            ; led_serializer:ul0|WideOr2 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                       ;
+-------------------------------------------------------------------+--------------------------------------------------------------------------+
; bram_tdp:u10|mem_rtl_0_bypass[2]                                  ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[0] ;
; bram_tdp:u10|mem_rtl_0_bypass[4]                                  ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[1] ;
; bram_tdp:u10|mem_rtl_0_bypass[6]                                  ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[2] ;
; bram_tdp:u10|mem_rtl_0_bypass[8]                                  ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[3] ;
; bram_tdp:u10|mem_rtl_0_bypass[10]                                 ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[4] ;
; bram_tdp:u10|mem_rtl_0_bypass[12]                                 ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[5] ;
; bram_tdp:u10|mem_rtl_0_bypass[14]                                 ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[6] ;
; bram_tdp:u10|mem_rtl_0_bypass[16]                                 ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[7] ;
; bram_tdp:u10|mem_rtl_0_bypass[18]                                 ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[8] ;
; bram_tdp:u10|mem_rtl_0_bypass[20]                                 ; Merged with uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[9] ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm~9             ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm~11            ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~15          ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~16          ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~17          ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~18          ; Lost fanout                                                              ;
; led_serializer:ul0|state~4                                        ; Lost fanout                                                              ;
; led_serializer:ul0|state~5                                        ; Lost fanout                                                              ;
; led_serializer:ul0|state~6                                        ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[10..15] ; Lost fanout                                                              ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[10..15]  ; Lost fanout                                                              ;
; Total Number of Removed Registers = 31                            ;                                                                          ;
+-------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+---------------------------------------------------------------+--------------------+--------------------------------------------------------------+
; Register name                                                 ; Reason for Removal ; Registers Removed due to This Register                       ;
+---------------------------------------------------------------+--------------------+--------------------------------------------------------------+
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[15] ; Lost Fanouts       ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[15] ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[14] ; Lost Fanouts       ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[14] ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[13] ; Lost Fanouts       ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[13] ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[12] ; Lost Fanouts       ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[12] ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[11] ; Lost Fanouts       ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[11] ;
; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[10] ; Lost Fanouts       ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[10] ;
+---------------------------------------------------------------+--------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 259   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 186   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 171   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|ser_out    ; 1       ;
; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[1] ; 5       ;
; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[0] ; 1       ;
; Total number of inverted registers = 3                           ;         ;
+------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                 ;
+-----------------------------------+------------------------+
; Register Name                     ; RAM Name               ;
+-----------------------------------+------------------------+
; bram_tdp:u10|mem_rtl_0_bypass[0]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[1]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[2]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[3]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[4]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[5]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[6]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[7]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[8]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[9]  ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[10] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[11] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[12] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[13] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[14] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[15] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[16] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[17] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[18] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[19] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[20] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[21] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[22] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[23] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[24] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[25] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[26] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[27] ; bram_tdp:u10|mem_rtl_0 ;
; bram_tdp:u10|mem_rtl_0_bypass[28] ; bram_tdp:u10|mem_rtl_0 ;
+-----------------------------------+------------------------+


+-----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                    ;
+---------------------------------+------------------------+------+
; Register Name                   ; Megafunction           ; Type ;
+---------------------------------+------------------------+------+
; bram_tdp:u10|mem[0..1023][0..7] ; bram_tdp:u10|mem_rtl_0 ; RAM  ;
+---------------------------------+------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                     ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[0]       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]    ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[10]      ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |DE1_system|led_serializer:ul0|index[1]                                        ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[4]        ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[2]        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[8]        ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0] ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE1_system|bram_tdp:u10|b_dout[7]                                             ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]  ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[7]        ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[0]        ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]           ;                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]           ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE1_system|uart2bus_top:comb_54|uart_parser:uart_parser1|int_address          ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_serializer:ul0 ;
+----------------+--------------+---------------------------------+
; Parameter Name ; Value        ; Type                            ;
+----------------+--------------+---------------------------------+
; US7            ; 000000100011 ; Unsigned Binary                 ;
; US13           ; 000001000010 ; Unsigned Binary                 ;
; US25           ; 000001111011 ; Unsigned Binary                 ;
; US240          ; 010010110000 ; Unsigned Binary                 ;
; S0             ; 0000         ; Unsigned Binary                 ;
; S1             ; 0001         ; Unsigned Binary                 ;
; S2             ; 0010         ; Unsigned Binary                 ;
; S3             ; 0011         ; Unsigned Binary                 ;
; S4             ; 0100         ; Unsigned Binary                 ;
; S5             ; 0101         ; Unsigned Binary                 ;
; S6             ; 0110         ; Unsigned Binary                 ;
; S7             ; 0111         ; Unsigned Binary                 ;
; S8             ; 1000         ; Unsigned Binary                 ;
; S3P            ; 1001         ; Unsigned Binary                 ;
+----------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:upll|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 3                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 6                     ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart2bus_top:comb_54|uart_parser:uart_parser1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; AW             ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_tdp:u10 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA           ; 8     ; Signed Integer                   ;
; ADDR           ; 10    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_tdp:u10|altsyncram:mem[0][7]__1 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 10                   ; Untyped               ;
; NUMWORDS_A                         ; 1024                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 10                   ; Untyped               ;
; NUMWORDS_B                         ; 1024                 ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_41d1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_tdp:u10|altsyncram:mem[0][7]__2 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 10                   ; Untyped               ;
; NUMWORDS_A                         ; 1024                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 10                   ; Untyped               ;
; NUMWORDS_B                         ; 1024                 ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_41d1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_tdp:u10|altsyncram:mem[0][7]__3 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 10                   ; Untyped               ;
; NUMWORDS_A                         ; 1024                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 10                   ; Untyped               ;
; NUMWORDS_B                         ; 1024                 ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_41d1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_tdp:u10|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 10                   ; Untyped                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 8                    ; Untyped                ;
; WIDTHAD_B                          ; 10                   ; Untyped                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:upll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 4                                    ;
; Entity Instance                           ; bram_tdp:u10|altsyncram:mem[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; bram_tdp:u10|altsyncram:mem[0][7]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; bram_tdp:u10|altsyncram:mem[0][7]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; bram_tdp:u10|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
+-------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bram_tdp:u10"                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_wr        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a_addr      ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; a_din       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a_din[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2bus_top:comb_54|uart_top:uart1"                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; baud_freq[10..9]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_freq[8..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_freq[11]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2bus_top:comb_54"                                                                                                   ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; int_address[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; int_gnt             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; int_read            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; int_req             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_serializer:ul0"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oNEXT       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oLED[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:hexLut3" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; iDIG[1..0] ; Input ; Info     ; Stuck at VCC ;
; iDIG[3]    ; Input ; Info     ; Stuck at VCC ;
; iDIG[2]    ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:hexLut2" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; iDIG[3..1] ; Input ; Info     ; Stuck at VCC ;
; iDIG[0]    ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:hexLut1" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; iDIG[3..1] ; Input ; Info     ; Stuck at VCC ;
; iDIG[0]    ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:hexLut0" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; iDIG ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon May 28 16:48:06 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LEDmonster -c DE1_system
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file system_de1.v
    Info (12023): Found entity 1: DE1_system
Warning (10229): Verilog HDL Expression warning at led_serializer.v(141): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file led_serializer.v
    Info (12023): Found entity 1: led_serializer
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file afifo.v
    Info (12023): Found entity 1: aFifo
Info (12021): Found 1 design units, including 1 entities, in source file coloram.v
    Info (12023): Found entity 1: coloRam
Info (12021): Found 1 design units, including 1 entities, in source file baud_gen.v
    Info (12023): Found entity 1: baud_gen
Info (12021): Found 1 design units, including 1 entities, in source file uart2bus_top.v
    Info (12023): Found entity 1: uart2bus_top
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file uart_top.v
    Info (12023): Found entity 1: uart_top
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file uart_parser.v
    Info (12023): Found entity 1: uart_parser
Info (12021): Found 1 design units, including 1 entities, in source file broram.v
    Info (12023): Found entity 1: bram_tdp
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Critical Warning (10846): Verilog HDL Instantiation warning at system_DE1.v(93): instance has no name
Info (12127): Elaborating entity "DE1_system" for the top level hierarchy
Warning (10034): Output port "LEDR[7..4]" at system_DE1.v(19) has no driver
Warning (10034): Output port "LEDR[2..1]" at system_DE1.v(19) has no driver
Warning (10034): Output port "LEDG[7..2]" at system_DE1.v(24) has no driver
Warning (10034): Output port "GPIO_0[34..0]" at system_DE1.v(20) has no driver
Warning (10034): Output port "UART_TXD" at system_DE1.v(30) has no driver
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:hexLut0"
Info (12128): Elaborating entity "led_serializer" for hierarchy "led_serializer:ul0"
Warning (10230): Verilog HDL assignment warning at led_serializer.v(100): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at led_serializer.v(102): truncated value with size 32 to match size of target (16)
Warning (10235): Verilog HDL Always Construct warning at led_serializer.v(152): variable "colorBit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_serializer.v(152): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at led_serializer.v(171): variable "index" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at led_serializer.v(174): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at led_serializer.v(106): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at led_serializer.v(106): inferring latch(es) for variable "newLED", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "newLED" at led_serializer.v(106)
Info (10041): Inferred latch for "done" at led_serializer.v(106)
Info (12128): Elaborating entity "pll" for hierarchy "pll:upll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:upll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:upll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:upll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "uart2bus_top" for hierarchy "uart2bus_top:comb_54"
Info (12128): Elaborating entity "uart_top" for hierarchy "uart2bus_top:comb_54|uart_top:uart1"
Info (12128): Elaborating entity "baud_gen" for hierarchy "uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1"
Info (12128): Elaborating entity "uart_parser" for hierarchy "uart2bus_top:comb_54|uart_parser:uart_parser1"
Warning (10230): Verilog HDL assignment warning at uart_parser.v(399): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_parser.v(480): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at uart_parser.v(599): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "bram_tdp" for hierarchy "bram_tdp:u10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bram_tdp:u10|altsyncram:mem[0][7]__1"
Info (12130): Elaborated megafunction instantiation "bram_tdp:u10|altsyncram:mem[0][7]__1"
Info (12133): Instantiated megafunction "bram_tdp:u10|altsyncram:mem[0][7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_41d1.tdf
    Info (12023): Found entity 1: altsyncram_41d1
Info (12128): Elaborating entity "altsyncram_41d1" for hierarchy "bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7kg1.tdf
    Info (12023): Found entity 1: altsyncram_7kg1
Info (12128): Elaborating entity "altsyncram_7kg1" for hierarchy "bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1"
Warning (276020): Inferred RAM node "bram_tdp:u10|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_tdp:u10|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "bram_tdp:u10|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "bram_tdp:u10|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf
    Info (12023): Found entity 1: altsyncram_utg1
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch led_serializer:ul0|done has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal led_serializer:ul0|state.S5
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "GPIO_0[0]" is stuck at GND
    Warning (13410): Pin "GPIO_0[1]" is stuck at GND
    Warning (13410): Pin "GPIO_0[2]" is stuck at GND
    Warning (13410): Pin "GPIO_0[3]" is stuck at GND
    Warning (13410): Pin "GPIO_0[4]" is stuck at GND
    Warning (13410): Pin "GPIO_0[5]" is stuck at GND
    Warning (13410): Pin "GPIO_0[6]" is stuck at GND
    Warning (13410): Pin "GPIO_0[7]" is stuck at GND
    Warning (13410): Pin "GPIO_0[8]" is stuck at GND
    Warning (13410): Pin "GPIO_0[9]" is stuck at GND
    Warning (13410): Pin "GPIO_0[10]" is stuck at GND
    Warning (13410): Pin "GPIO_0[11]" is stuck at GND
    Warning (13410): Pin "GPIO_0[12]" is stuck at GND
    Warning (13410): Pin "GPIO_0[13]" is stuck at GND
    Warning (13410): Pin "GPIO_0[14]" is stuck at GND
    Warning (13410): Pin "GPIO_0[15]" is stuck at GND
    Warning (13410): Pin "GPIO_0[16]" is stuck at GND
    Warning (13410): Pin "GPIO_0[17]" is stuck at GND
    Warning (13410): Pin "GPIO_0[18]" is stuck at GND
    Warning (13410): Pin "GPIO_0[19]" is stuck at GND
    Warning (13410): Pin "GPIO_0[20]" is stuck at GND
    Warning (13410): Pin "GPIO_0[21]" is stuck at GND
    Warning (13410): Pin "GPIO_0[22]" is stuck at GND
    Warning (13410): Pin "GPIO_0[23]" is stuck at GND
    Warning (13410): Pin "GPIO_0[24]" is stuck at GND
    Warning (13410): Pin "GPIO_0[25]" is stuck at GND
    Warning (13410): Pin "GPIO_0[26]" is stuck at GND
    Warning (13410): Pin "GPIO_0[27]" is stuck at GND
    Warning (13410): Pin "GPIO_0[28]" is stuck at GND
    Warning (13410): Pin "GPIO_0[29]" is stuck at GND
    Warning (13410): Pin "GPIO_0[30]" is stuck at GND
    Warning (13410): Pin "GPIO_0[31]" is stuck at GND
    Warning (13410): Pin "GPIO_0[32]" is stuck at GND
    Warning (13410): Pin "GPIO_0[33]" is stuck at GND
    Warning (13410): Pin "GPIO_0[34]" is stuck at GND
Info (17049): 21 registers lost all their fanouts during netlist optimizations. The first 21 are displayed below.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm~11" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~17" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_serializer:ul0|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_serializer:ul0|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_serializer:ul0|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[10]" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ian Finder/ledMonster/rtl2/DE1_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll:upll|altpll:altpll_component|pll"
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "CLOCK_24[0]"
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
Info (21057): Implemented 615 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 479 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 314 megabytes
    Info: Processing ended: Mon May 28 16:48:12 2012
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ian Finder/ledMonster/rtl2/DE1_system.map.smsg.


