Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a5864acf28d946a4ad9f3f877c60f89e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'a' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/inst_mem.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardAD' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/5_stage_pipeline.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem_rom_IP
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.MUX_32_3_1
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.MUX_5_2_1
Compiling module xil_defaultlib.alu_and
Compiling module xil_defaultlib.alu_or
Compiling module xil_defaultlib.comparator_1bit_highest
Compiling module xil_defaultlib.comparator_1bit
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.CLA_2
Compiling module xil_defaultlib.BEC_3
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.CLA_3
Compiling module xil_defaultlib.BEC_4
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.BEC_5
Compiling module xil_defaultlib.CLA_5
Compiling module xil_defaultlib.BEC_6
Compiling module xil_defaultlib.carry_select_adder_16
Compiling module xil_defaultlib.carry_select_adder_32
Compiling module xil_defaultlib.MUX_32
Compiling module xil_defaultlib.left_shift
Compiling module xil_defaultlib.MUX_32_R
Compiling module xil_defaultlib.right_shift
Compiling module xil_defaultlib.MUL_16x1
Compiling module xil_defaultlib.ALU_Wallace_MUL
Compiling module xil_defaultlib.MUX_8_1
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem_d_IP
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.five_pipeline_data_path
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.five_stage_pipeline
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
