--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_21A.twx cnc2_21A.ncd -o cnc2_21A.twr cnc2_21A.pcf -ucf cnc2_21A.ucf

Design file:              cnc2_21A.ncd
Physical constraint file: cnc2_21A.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431744842 paths analyzed, 13720 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.513ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356 (SLICE_X7Y14.B3), 374761 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.462ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.705 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.AMUX    Tcina                 0.177   IBit_Latch_Partition_1/G1.Channel[2].IBit_TimerLatcher/m_Posedge_Count<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X12Y60.D2      net (fanout=1)        0.890   DDA_Partition_1/Controller/m_DDACountChkValue<16>
    SLICE_X12Y60.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X7Y14.B3       net (fanout=16)       1.479   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X7Y14.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356
    -------------------------------------------------  ---------------------------
    Total                                     15.462ns (3.447ns logic, 12.015ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.462ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.705 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X12Y60.B1      net (fanout=1)        0.863   DDA_Partition_1/Controller/m_DDACountChkValue<12>
    SLICE_X12Y60.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X7Y14.B3       net (fanout=16)       1.479   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X7Y14.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356
    -------------------------------------------------  ---------------------------
    Total                                     15.462ns (3.477ns logic, 11.985ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.449ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.705 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.AMUX    Tcina                 0.177   IBit_Latch_Partition_1/G1.Channel[2].IBit_TimerLatcher/m_Posedge_Count<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X12Y60.D2      net (fanout=1)        0.890   DDA_Partition_1/Controller/m_DDACountChkValue<16>
    SLICE_X12Y60.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X7Y14.B3       net (fanout=16)       1.479   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X7Y14.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_356
    -------------------------------------------------  ---------------------------
    Total                                     15.449ns (3.434ns logic, 12.015ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (SLICE_X6Y7.D4), 374761 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.104ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.692 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.AMUX    Tcina                 0.177   IBit_Latch_Partition_1/G1.Channel[2].IBit_TimerLatcher/m_Posedge_Count<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X12Y60.D2      net (fanout=1)        0.890   DDA_Partition_1/Controller/m_DDACountChkValue<16>
    SLICE_X12Y60.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X6Y7.D4        net (fanout=16)       1.102   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X6Y7.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    -------------------------------------------------  ---------------------------
    Total                                     15.104ns (3.466ns logic, 11.638ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.104ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.692 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X12Y60.B1      net (fanout=1)        0.863   DDA_Partition_1/Controller/m_DDACountChkValue<12>
    SLICE_X12Y60.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X6Y7.D4        net (fanout=16)       1.102   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X6Y7.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    -------------------------------------------------  ---------------------------
    Total                                     15.104ns (3.496ns logic, 11.608ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.091ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.692 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.AMUX    Tcina                 0.177   IBit_Latch_Partition_1/G1.Channel[2].IBit_TimerLatcher/m_Posedge_Count<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X12Y60.D2      net (fanout=1)        0.890   DDA_Partition_1/Controller/m_DDACountChkValue<16>
    SLICE_X12Y60.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X6Y7.D4        net (fanout=16)       1.102   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X6Y7.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    -------------------------------------------------  ---------------------------
    Total                                     15.091ns (3.453ns logic, 11.638ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140 (SLICE_X5Y13.A5), 374761 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.977ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.705 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.AMUX    Tcina                 0.177   IBit_Latch_Partition_1/G1.Channel[2].IBit_TimerLatcher/m_Posedge_Count<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X12Y60.D2      net (fanout=1)        0.890   DDA_Partition_1/Controller/m_DDACountChkValue<16>
    SLICE_X12Y60.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X5Y13.A5       net (fanout=16)       0.994   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X5Y13.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<145>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140
    -------------------------------------------------  ---------------------------
    Total                                     14.977ns (3.447ns logic, 11.530ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.977ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.705 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X12Y60.B1      net (fanout=1)        0.863   DDA_Partition_1/Controller/m_DDACountChkValue<12>
    SLICE_X12Y60.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X5Y13.A5       net (fanout=16)       0.994   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X5Y13.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<145>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140
    -------------------------------------------------  ---------------------------
    Total                                     14.977ns (3.477ns logic, 11.500ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.964ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.705 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_2 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_2
    SLICE_X14Y60.B4      net (fanout=10)       1.351   DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X14Y60.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X14Y61.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X14Y62.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y63.AMUX    Tcina                 0.177   IBit_Latch_Partition_1/G1.Channel[2].IBit_TimerLatcher/m_Posedge_Count<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X12Y60.D2      net (fanout=1)        0.890   DDA_Partition_1/Controller/m_DDACountChkValue<16>
    SLICE_X12Y60.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y61.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/RAMReadData<11>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A1      net (fanout=45)       1.734   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y10.B5       net (fanout=179)      5.615   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y10.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X5Y13.A5       net (fanout=16)       0.994   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X5Y13.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<145>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_140
    -------------------------------------------------  ---------------------------
    Total                                     14.964ns (3.434ns logic, 11.530ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point startup_reset_timer_2 (SLICE_X2Y20.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset_timer_1 (FF)
  Destination:          startup_reset_timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset_timer_1 to startup_reset_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.BQ       Tcko                  0.198   startup_reset_timer<1>
                                                       startup_reset_timer_1
    SLICE_X2Y20.A5       net (fanout=3)        0.059   startup_reset_timer<1>
    SLICE_X2Y20.CLK      Tah         (-Th)    -0.121   n0002
                                                       Result<2>1
                                                       startup_reset_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.319ns logic, 0.059ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (SLICE_X0Y55.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_0 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.109 - 0.105)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_0 to RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.198   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<12>
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_0
    SLICE_X0Y55.DI       net (fanout=1)        0.150   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<0>
    SLICE_X0Y55.CLK      Tdh         (-Th)    -0.033   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.231ns logic, 0.150ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point ResetFilter/m_stack_7 (SLICE_X2Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ResetFilter/m_stack_6 (FF)
  Destination:          ResetFilter/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ResetFilter/m_stack_6 to ResetFilter/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.CQ       Tcko                  0.200   ResetFilter/m_stack<7>
                                                       ResetFilter/m_stack_6
    SLICE_X2Y42.DX       net (fanout=2)        0.131   ResetFilter/m_stack<6>
    SLICE_X2Y42.CLK      Tckdi       (-Th)    -0.048   ResetFilter/m_stack<7>
                                                       ResetFilter/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.513|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431744842 paths, 0 nets, and 18238 connections

Design statistics:
   Minimum period:  15.513ns{1}   (Maximum frequency:  64.462MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 12:34:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



