#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564d782d0cd0 .scope module, "TestBench" "TestBench" 2 5;
 .timescale -9 -12;
P_0x564d78308780 .param/l "FUNC_ADD" 0 2 34, C4<010010>;
P_0x564d783087c0 .param/l "FUNC_AND" 0 2 36, C4<010100>;
P_0x564d78308800 .param/l "FUNC_NOR" 0 2 43, C4<010101>;
P_0x564d78308840 .param/l "FUNC_OR" 0 2 37, C4<010110>;
P_0x564d78308880 .param/l "FUNC_SLL" 0 2 40, C4<000000>;
P_0x564d783088c0 .param/l "FUNC_SLLV" 0 2 39, C4<000110>;
P_0x564d78308900 .param/l "FUNC_SLT" 0 2 38, C4<100000>;
P_0x564d78308940 .param/l "FUNC_SRL" 0 2 42, C4<000010>;
P_0x564d78308980 .param/l "FUNC_SRLV" 0 2 41, C4<000100>;
P_0x564d783089c0 .param/l "FUNC_SUB" 0 2 35, C4<010000>;
P_0x564d78308a00 .param/l "OP_ADDI" 0 2 26, C4<110111>;
P_0x564d78308a40 .param/l "OP_BEQ" 0 2 27, C4<111011>;
P_0x564d78308a80 .param/l "OP_LUI" 0 2 29, C4<110000>;
P_0x564d78308ac0 .param/l "OP_ORI" 0 2 28, C4<110010>;
P_0x564d78308b00 .param/l "OP_RTYPE" 0 2 25, C4<111111>;
P_0x564d78308b40 .param/l "TOTAL_FUNC" 0 2 32, +C4<00000000000000000000000000001010>;
P_0x564d78308b80 .param/l "TOTAL_INS" 0 2 23, +C4<00000000000000000000000000000101>;
v0x564d7832b0c0_0 .var "CLK", 0 0;
v0x564d7832b160 .array "FUNCTION", 0 9, 5 0;
v0x564d7832b220 .array "INSTRUCION", 0 4, 5 0;
v0x564d7832b2c0_0 .var "RST", 0 0;
v0x564d7832b360_0 .var/i "count", 31 0;
v0x564d7832b490_0 .var/i "end_count", 31 0;
v0x564d7832b570_0 .var/i "handle", 31 0;
v0x564d7832b650_0 .var/i "i", 31 0;
v0x564d7832b730_0 .var "instruction", 31 0;
v0x564d7832b810_0 .var/i "k", 31 0;
v0x564d7832b8f0_0 .var "pc", 31 0;
v0x564d7832b9d0_0 .var "rd", 4 0;
v0x564d7832bab0 .array/s "register_file", 0 31, 31 0;
v0x564d7832bb70_0 .var "rs", 4 0;
v0x564d7832bc50_0 .var "rt", 4 0;
E_0x564d782821a0 .event negedge, v0x564d78326530_0;
S_0x564d782db180 .scope module, "cpu" "Simple_Single_CPU" 2 15, 3 1 0, S_0x564d782d0cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
v0x564d78329aa0_0 .net "Result", 31 0, L_0x564d7833e120;  1 drivers
v0x564d78329bd0_0 .net "alu_operation", 3 0, v0x564d78303e00_0;  1 drivers
v0x564d78329ce0_0 .net "alu_overflow", 0 0, L_0x564d7833d810;  1 drivers
v0x564d78329d80_0 .net "alu_result", 31 0, v0x564d783236c0_0;  1 drivers
v0x564d78329e70_0 .net "alu_zero", 0 0, L_0x564d7833d5a0;  1 drivers
v0x564d78329f60_0 .net "aluop", 2 0, L_0x564d7833c7e0;  1 drivers
v0x564d7832a050_0 .net "alusrc", 0 0, v0x564d783252c0_0;  1 drivers
v0x564d7832a140_0 .net "clk_i", 0 0, v0x564d7832b0c0_0;  1 drivers
L_0x7f41d9459018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564d7832a230_0 .net "const_32d4", 31 0, L_0x7f41d9459018;  1 drivers
v0x564d7832a360_0 .net "en_write", 0 0, L_0x564d7833c770;  1 drivers
v0x564d7832a400_0 .net "instr", 31 0, v0x564d78325900_0;  1 drivers
v0x564d7832a4a0_0 .net "pc_in", 31 0, L_0x564d7833bd40;  1 drivers
v0x564d7832a590_0 .net "pc_out", 31 0, v0x564d78326700_0;  1 drivers
v0x564d7832a650_0 .net "rdaddr", 4 0, L_0x564d7833be70;  1 drivers
v0x564d7832a760_0 .net "rsdata", 31 0, L_0x564d782f6240;  1 drivers
v0x564d7832a870_0 .net "rst_n", 0 0, v0x564d7832b2c0_0;  1 drivers
v0x564d7832a960_0 .net "rtdata", 31 0, L_0x564d782f62b0;  1 drivers
v0x564d7832aa70_0 .net "rtdata_new", 31 0, L_0x564d7833d3e0;  1 drivers
o0x7f41d94a2768 .functor BUFZ 1, C4<z>; HiZ drive
v0x564d7832ab30_0 .net "select_dst", 0 0, o0x7f41d94a2768;  0 drivers
v0x564d7832ac20_0 .net "select_slt", 1 0, v0x564d78322b30_0;  1 drivers
v0x564d7832ad30_0 .net "shift_result", 31 0, L_0x564d7833da60;  1 drivers
v0x564d7832ae40_0 .net "sign_out", 31 0, L_0x564d7833cc30;  1 drivers
v0x564d7832af50_0 .net "zero_out", 31 0, L_0x564d7833d1b0;  1 drivers
L_0x564d7833bf10 .part v0x564d78325900_0, 16, 5;
L_0x564d7833c000 .part v0x564d78325900_0, 11, 5;
L_0x564d7833c550 .part v0x564d78325900_0, 21, 5;
L_0x564d7833c6d0 .part v0x564d78325900_0, 16, 5;
L_0x564d7833c930 .part v0x564d78325900_0, 26, 6;
L_0x564d7833cab0 .part v0x564d78325900_0, 0, 6;
L_0x564d7833d0a0 .part v0x564d78325900_0, 0, 16;
L_0x564d7833d2a0 .part v0x564d78325900_0, 0, 16;
L_0x564d7833dba0 .part v0x564d78303e00_0, 0, 1;
L_0x564d7833dd20 .part v0x564d78325900_0, 6, 5;
S_0x564d782dada0 .scope module, "AC" "ALU_Ctrl" 3 93, 4 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 3 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALU_operation_o"
    .port_info 3 /OUTPUT 2 "FURslt_o"
P_0x564d782eba60 .param/l "ALUOP_ADDI" 0 4 21, C4<110>;
P_0x564d782ebaa0 .param/l "ALUOP_LUI" 0 4 22, C4<100>;
P_0x564d782ebae0 .param/l "ALUOP_RTYPE" 0 4 20, C4<010>;
P_0x564d782ebb20 .param/l "FUNC_ADD" 0 4 25, C4<010010>;
P_0x564d782ebb60 .param/l "FUNC_AND" 0 4 27, C4<010100>;
P_0x564d782ebba0 .param/l "FUNC_NOR" 0 4 34, C4<010101>;
P_0x564d782ebbe0 .param/l "FUNC_OR" 0 4 28, C4<010110>;
P_0x564d782ebc20 .param/l "FUNC_SLL" 0 4 31, C4<000000>;
P_0x564d782ebc60 .param/l "FUNC_SLLV" 0 4 30, C4<000110>;
P_0x564d782ebca0 .param/l "FUNC_SLT" 0 4 29, C4<100000>;
P_0x564d782ebce0 .param/l "FUNC_SRL" 0 4 33, C4<000010>;
P_0x564d782ebd20 .param/l "FUNC_SRLV" 0 4 32, C4<000100>;
P_0x564d782ebd60 .param/l "FUNC_SUB" 0 4 26, C4<010000>;
v0x564d782f1e90_0 .net "ALUOp_i", 2 0, L_0x564d7833c7e0;  alias, 1 drivers
v0x564d78303e00_0 .var "ALU_operation", 3 0;
v0x564d78303ea0_0 .net "ALU_operation_o", 3 0, v0x564d78303e00_0;  alias, 1 drivers
v0x564d78322b30_0 .var "FURslt", 1 0;
v0x564d78322c10_0 .net "FURslt_o", 1 0, v0x564d78322b30_0;  alias, 1 drivers
v0x564d78322cf0_0 .net "funct_i", 5 0, L_0x564d7833cab0;  1 drivers
E_0x564d78307890 .event edge, v0x564d782f1e90_0, v0x564d78322cf0_0, v0x564d78322b30_0;
S_0x564d78322e50 .scope module, "ALU" "ALU" 3 117, 5 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluSrc1"
    .port_info 1 /INPUT 32 "aluSrc2"
    .port_info 2 /INPUT 4 "ALU_operation_i"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "overflow"
L_0x564d7833d810 .functor XOR 1, L_0x564d7833d640, L_0x564d7833d770, C4<0>, C4<0>;
v0x564d783230b0_0 .net "ALU_operation_i", 3 0, v0x564d78303e00_0;  alias, 1 drivers
L_0x7f41d9459138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564d78323190_0 .net/2u *"_s0", 31 0, L_0x7f41d9459138;  1 drivers
v0x564d78323250_0 .net *"_s5", 0 0, L_0x564d7833d640;  1 drivers
v0x564d78323310_0 .net *"_s7", 0 0, L_0x564d7833d770;  1 drivers
v0x564d783233f0_0 .net "aluSrc1", 31 0, L_0x564d782f6240;  alias, 1 drivers
v0x564d78323520_0 .net "aluSrc2", 31 0, L_0x564d7833d3e0;  alias, 1 drivers
v0x564d78323600_0 .net "overflow", 0 0, L_0x564d7833d810;  alias, 1 drivers
v0x564d783236c0_0 .var "result", 31 0;
v0x564d783237a0_0 .net "zero", 0 0, L_0x564d7833d5a0;  alias, 1 drivers
E_0x564d78307a10 .event edge, v0x564d78323520_0, v0x564d783233f0_0, v0x564d78303ea0_0;
L_0x564d7833d5a0 .cmp/eq 32, v0x564d783236c0_0, L_0x7f41d9459138;
L_0x564d7833d640 .part v0x564d783236c0_0, 31, 1;
L_0x564d7833d770 .part v0x564d783236c0_0, 30, 1;
S_0x564d78323920 .scope module, "ALU_src2Src" "Mux2to1" 3 110, 6 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0x564d78323aa0 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v0x564d78323bc0_0 .net "data0_i", 31 0, L_0x564d782f62b0;  alias, 1 drivers
v0x564d78323cc0_0 .net "data1_i", 31 0, L_0x564d7833cc30;  alias, 1 drivers
v0x564d78323da0_0 .net "data_o", 31 0, L_0x564d7833d3e0;  alias, 1 drivers
v0x564d78323ea0_0 .net "select_i", 0 0, v0x564d783252c0_0;  alias, 1 drivers
E_0x564d783078d0 .event edge, v0x564d78323520_0;
L_0x564d7833d3e0 .functor MUXZ 32, L_0x564d782f62b0, L_0x564d7833cc30, v0x564d783252c0_0, C4<>;
S_0x564d78323ff0 .scope module, "Adder1" "Adder" 3 55, 7 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x564d78324230_0 .net "src1_i", 31 0, v0x564d78326700_0;  alias, 1 drivers
v0x564d78324330_0 .net "src2_i", 31 0, L_0x7f41d9459018;  alias, 1 drivers
v0x564d78324410_0 .net "sum_o", 31 0, L_0x564d7833bd40;  alias, 1 drivers
L_0x564d7833bd40 .arith/sum 32, v0x564d78326700_0, L_0x7f41d9459018;
S_0x564d78324550 .scope module, "Decoder" "Decoder" 3 85, 8 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i"
    .port_info 1 /OUTPUT 1 "RegWrite_o"
    .port_info 2 /OUTPUT 3 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegDst_o"
P_0x564d78324770 .param/l "ALUOP_ADDI" 0 8 23, C4<110>;
P_0x564d783247b0 .param/l "ALUOP_LUI" 0 8 24, C4<100>;
P_0x564d783247f0 .param/l "ALUOP_RTYPE" 0 8 22, C4<010>;
P_0x564d78324830 .param/l "OP_ADDI" 0 8 27, C4<110111>;
P_0x564d78324870 .param/l "OP_LUI" 0 8 30, C4<110000>;
P_0x564d783248b0 .param/l "OP_RTYPE" 0 8 26, C4<111111>;
L_0x564d7833c770 .functor BUFZ 1, v0x564d78325380_0, C4<0>, C4<0>, C4<0>;
L_0x564d7833c7e0 .functor BUFZ 3, v0x564d783251e0_0, C4<000>, C4<000>, C4<000>;
L_0x564d7833c8c0 .functor BUFZ 1, v0x564d78324de0_0, C4<0>, C4<0>, C4<0>;
v0x564d78324c00_0 .net "ALUOp_o", 2 0, L_0x564d7833c7e0;  alias, 1 drivers
v0x564d78324d10_0 .net "ALUSrc_o", 0 0, v0x564d783252c0_0;  alias, 1 drivers
v0x564d78324de0_0 .var "Dst", 0 0;
v0x564d78324eb0_0 .net "RegDst", 0 0, L_0x564d7833c8c0;  1 drivers
v0x564d78324f50_0 .net "RegDst_o", 0 0, o0x7f41d94a2768;  alias, 0 drivers
v0x564d78325040_0 .net "RegWrite_o", 0 0, L_0x564d7833c770;  alias, 1 drivers
v0x564d78325100_0 .net "instr_op_i", 5 0, L_0x564d7833c930;  1 drivers
v0x564d783251e0_0 .var "op", 2 0;
v0x564d783252c0_0 .var "src", 0 0;
v0x564d78325380_0 .var "write", 0 0;
E_0x564d78324ba0 .event edge, v0x564d78325100_0, v0x564d782f1e90_0;
S_0x564d783254e0 .scope module, "IM" "Instr_Memory" 3 61, 9 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
v0x564d78325740 .array "Instr_Mem", 31 0, 31 0;
v0x564d78325820_0 .var/i "i", 31 0;
v0x564d78325900_0 .var "instr_o", 31 0;
v0x564d783259c0_0 .net "pc_addr_i", 31 0, v0x564d78326700_0;  alias, 1 drivers
E_0x564d783256c0 .event edge, v0x564d78324230_0;
S_0x564d78325af0 .scope module, "Mux_Write_Reg" "Mux2to1" 3 66, 6 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i"
    .port_info 1 /INPUT 5 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
P_0x564d78325cc0 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v0x564d78325eb0_0 .net "data0_i", 4 0, L_0x564d7833bf10;  1 drivers
v0x564d78325fb0_0 .net "data1_i", 4 0, L_0x564d7833c000;  1 drivers
v0x564d78326090_0 .net "data_o", 4 0, L_0x564d7833be70;  alias, 1 drivers
v0x564d78326180_0 .net "select_i", 0 0, o0x7f41d94a2768;  alias, 0 drivers
E_0x564d78325e50 .event edge, v0x564d78326090_0;
L_0x564d7833be70 .functor MUXZ 5, L_0x564d7833bf10, L_0x564d7833c000, o0x7f41d94a2768, C4<>;
S_0x564d783262e0 .scope module, "PC" "Program_Counter" 3 48, 10 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "pc_in_i"
    .port_info 3 /OUTPUT 32 "pc_out_o"
v0x564d78326530_0 .net "clk_i", 0 0, v0x564d7832b0c0_0;  alias, 1 drivers
v0x564d78326610_0 .net "pc_in_i", 31 0, L_0x564d7833bd40;  alias, 1 drivers
v0x564d78326700_0 .var "pc_out_o", 31 0;
v0x564d78326820_0 .net "rst_n", 0 0, v0x564d7832b2c0_0;  alias, 1 drivers
E_0x564d783264b0 .event posedge, v0x564d78326530_0;
S_0x564d78326940 .scope module, "RDdata_Source" "Mux3to1" 3 133, 11 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
P_0x564d78324720 .param/l "size" 0 11 3, +C4<00000000000000000000000000100000>;
v0x564d78326ca0_0 .net *"_s1", 0 0, L_0x564d7833de20;  1 drivers
v0x564d78326da0_0 .net *"_s3", 0 0, L_0x564d7833df50;  1 drivers
v0x564d78326e80_0 .net *"_s4", 31 0, L_0x564d7833dff0;  1 drivers
v0x564d78326f70_0 .net "data0_i", 31 0, v0x564d783236c0_0;  alias, 1 drivers
v0x564d78327060_0 .net "data1_i", 31 0, L_0x564d7833da60;  alias, 1 drivers
v0x564d78327170_0 .net "data2_i", 31 0, L_0x564d7833d1b0;  alias, 1 drivers
v0x564d78327250_0 .net "data_o", 31 0, L_0x564d7833e120;  alias, 1 drivers
v0x564d78327330_0 .net "select_i", 1 0, v0x564d78322b30_0;  alias, 1 drivers
E_0x564d78326c20 .event edge, v0x564d783236c0_0, v0x564d78327060_0, v0x564d78327170_0;
L_0x564d7833de20 .part v0x564d78322b30_0, 1, 1;
L_0x564d7833df50 .part v0x564d78322b30_0, 0, 1;
L_0x564d7833dff0 .functor MUXZ 32, v0x564d783236c0_0, L_0x564d7833da60, L_0x564d7833df50, C4<>;
L_0x564d7833e120 .functor MUXZ 32, L_0x564d7833dff0, L_0x564d7833d1b0, L_0x564d7833de20, C4<>;
S_0x564d783274a0 .scope module, "RF" "Reg_File" 3 73, 12 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x564d782f6240 .functor BUFZ 32, L_0x564d7833c0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d782f62b0 .functor BUFZ 32, L_0x564d7833c320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564d78327740_0 .net "RDaddr_i", 4 0, L_0x564d7833be70;  alias, 1 drivers
v0x564d78327820_0 .net "RDdata_i", 31 0, L_0x564d7833e120;  alias, 1 drivers
v0x564d783278f0_0 .net "RSaddr_i", 4 0, L_0x564d7833c550;  1 drivers
v0x564d783279c0_0 .net "RSdata_o", 31 0, L_0x564d782f6240;  alias, 1 drivers
v0x564d78327ab0_0 .net "RTaddr_i", 4 0, L_0x564d7833c6d0;  1 drivers
v0x564d78327bc0_0 .net "RTdata_o", 31 0, L_0x564d782f62b0;  alias, 1 drivers
v0x564d78327c80_0 .net "RegWrite_i", 0 0, L_0x564d7833c770;  alias, 1 drivers
v0x564d78327d50 .array/s "Reg_File", 31 0, 31 0;
v0x564d78327df0_0 .net *"_s0", 31 0, L_0x564d7833c0f0;  1 drivers
v0x564d78327eb0_0 .net *"_s10", 6 0, L_0x564d7833c3c0;  1 drivers
L_0x7f41d94590a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564d78327f90_0 .net *"_s13", 1 0, L_0x7f41d94590a8;  1 drivers
v0x564d78328070_0 .net *"_s2", 6 0, L_0x564d7833c190;  1 drivers
L_0x7f41d9459060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564d78328150_0 .net *"_s5", 1 0, L_0x7f41d9459060;  1 drivers
v0x564d78328230_0 .net *"_s8", 31 0, L_0x564d7833c320;  1 drivers
v0x564d78328310_0 .net "clk_i", 0 0, v0x564d7832b0c0_0;  alias, 1 drivers
v0x564d783283e0_0 .net "rst_n", 0 0, v0x564d7832b2c0_0;  alias, 1 drivers
E_0x564d783276c0/0 .event negedge, v0x564d78326820_0;
E_0x564d783276c0/1 .event posedge, v0x564d78326530_0;
E_0x564d783276c0 .event/or E_0x564d783276c0/0, E_0x564d783276c0/1;
L_0x564d7833c0f0 .array/port v0x564d78327d50, L_0x564d7833c190;
L_0x564d7833c190 .concat [ 5 2 0 0], L_0x564d7833c550, L_0x7f41d9459060;
L_0x564d7833c320 .array/port v0x564d78327d50, L_0x564d7833c3c0;
L_0x564d7833c3c0 .concat [ 5 2 0 0], L_0x564d7833c6d0, L_0x7f41d94590a8;
S_0x564d78328590 .scope module, "SE" "Sign_Extend" 3 100, 13 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x564d7833cb90 .functor BUFZ 16, L_0x564d7833d0a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564d78328770_0 .net *"_s3", 15 0, L_0x564d7833cb90;  1 drivers
v0x564d78328870_0 .net *"_s8", 0 0, L_0x564d7833cd20;  1 drivers
v0x564d78328950_0 .net *"_s9", 15 0, L_0x564d7833ce40;  1 drivers
v0x564d78328a40_0 .net "data_i", 15 0, L_0x564d7833d0a0;  1 drivers
v0x564d78328b20_0 .net "data_o", 31 0, L_0x564d7833cc30;  alias, 1 drivers
L_0x564d7833cc30 .concat8 [ 16 16 0 0], L_0x564d7833cb90, L_0x564d7833ce40;
L_0x564d7833cd20 .part L_0x564d7833d0a0, 15, 1;
LS_0x564d7833ce40_0_0 .concat [ 1 1 1 1], L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20;
LS_0x564d7833ce40_0_4 .concat [ 1 1 1 1], L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20;
LS_0x564d7833ce40_0_8 .concat [ 1 1 1 1], L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20;
LS_0x564d7833ce40_0_12 .concat [ 1 1 1 1], L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20, L_0x564d7833cd20;
L_0x564d7833ce40 .concat [ 4 4 4 4], LS_0x564d7833ce40_0_0, LS_0x564d7833ce40_0_4, LS_0x564d7833ce40_0_8, LS_0x564d7833ce40_0_12;
S_0x564d78328c70 .scope module, "ZF" "Zero_Filled" 3 105, 14 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x564d7833d140 .functor BUFZ 16, L_0x564d7833d2a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564d78328e80_0 .net *"_s3", 15 0, L_0x564d7833d140;  1 drivers
L_0x7f41d94590f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564d78328f80_0 .net/2u *"_s7", 15 0, L_0x7f41d94590f0;  1 drivers
v0x564d78329060_0 .net "data_i", 15 0, L_0x564d7833d2a0;  1 drivers
v0x564d78329150_0 .net "data_o", 31 0, L_0x564d7833d1b0;  alias, 1 drivers
L_0x564d7833d1b0 .concat8 [ 16 16 0 0], L_0x7f41d94590f0, L_0x564d7833d140;
S_0x564d78329280 .scope module, "shifter" "Shifter" 3 126, 15 1 0, S_0x564d782db180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "leftRight"
    .port_info 2 /INPUT 5 "shamt"
    .port_info 3 /INPUT 32 "sftSrc"
v0x564d78329480_0 .net *"_s0", 31 0, L_0x564d7833d8d0;  1 drivers
v0x564d78329560_0 .net *"_s2", 31 0, L_0x564d7833d970;  1 drivers
v0x564d78329640_0 .net "leftRight", 0 0, L_0x564d7833dba0;  1 drivers
v0x564d78329710_0 .net "result", 31 0, L_0x564d7833da60;  alias, 1 drivers
v0x564d78329800_0 .net "sftSrc", 31 0, L_0x564d7833d3e0;  alias, 1 drivers
v0x564d78329940_0 .net "shamt", 4 0, L_0x564d7833dd20;  1 drivers
L_0x564d7833d8d0 .shift/l 32, L_0x564d7833d3e0, L_0x564d7833dd20;
L_0x564d7833d970 .shift/r 32, L_0x564d7833d3e0, L_0x564d7833dd20;
L_0x564d7833da60 .functor MUXZ 32, L_0x564d7833d970, L_0x564d7833d8d0, L_0x564d7833dba0, C4<>;
    .scope S_0x564d783262e0;
T_0 ;
    %wait E_0x564d783264b0;
    %load/vec4 v0x564d78326820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564d78326700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564d78326610_0;
    %assign/vec4 v0x564d78326700_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564d783254e0;
T_1 ;
    %wait E_0x564d783256c0;
    %load/vec4 v0x564d783259c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x564d78325740, 4;
    %store/vec4 v0x564d78325900_0, 0, 32;
    %vpi_call 9 19 "$display", "[Instr]==> [Rs = %b, Rt = %b, Rd = %b]", &PV<v0x564d78325900_0, 21, 5>, &PV<v0x564d78325900_0, 16, 5>, &PV<v0x564d78325900_0, 11, 5> {0 0 0};
    %vpi_call 9 20 "$display", "[Instr]==> Imm = %d", &PV<v0x564d78325900_0, 0, 16> {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x564d783254e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d78325820_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x564d78325820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564d78325820_0;
    %store/vec4a v0x564d78325740, 4, 0;
    %load/vec4 v0x564d78325820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564d78325820_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x564d78325af0;
T_3 ;
    %wait E_0x564d78325e50;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564d783274a0;
T_4 ;
    %wait E_0x564d783276c0;
    %load/vec4 v0x564d783283e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x564d78327c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x564d78327820_0;
    %load/vec4 v0x564d78327740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x564d78327740_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d78327d50, 4;
    %load/vec4 v0x564d78327740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d78327d50, 0, 4;
T_4.3 ;
T_4.1 ;
    %vpi_call 12 42 "$display", "\011[Reg File]==>Rs data=%d", v0x564d783279c0_0 {0 0 0};
    %vpi_call 12 43 "$display", "\011[Reg File]==>Rt data=%d", v0x564d78327bc0_0 {0 0 0};
    %vpi_call 12 44 "$display", "RegWrite=%d [Reg File]==>Rd data=%d", v0x564d78327c80_0, v0x564d78327820_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0x564d78324550;
T_5 ;
    %wait E_0x564d78324ba0;
    %load/vec4 v0x564d78325100_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d78325380_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564d783251e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d783252c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d78324de0_0, 0, 1;
    %vpi_call 8 44 "$display", "[Decoder]==> Rtype OPcode" {0 0 0};
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d78325380_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x564d783251e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d783252c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d78324de0_0, 0, 1;
    %vpi_call 8 52 "$display", "[Decoder]==> Addi OPcode" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d78325380_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564d783251e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d783252c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d78324de0_0, 0, 1;
    %vpi_call 8 60 "$display", "[Decoder]==> Lui OPcode" {0 0 0};
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %vpi_call 8 63 "$display", "[Decoder]==> aluop = %b", v0x564d78324c00_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564d782dada0;
T_6 ;
    %wait E_0x564d78307890;
    %load/vec4 v0x564d782f1e90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 22, 0, 6;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x564d78322cf0_0;
    %cmpi/e 21, 0, 6;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
T_6.18 ;
T_6.17 ;
T_6.15 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %vpi_call 4 52 "$display", "[ALU_Ctr]==> Addi alu_op" {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564d78303e00_0, 0, 4;
    %vpi_call 4 53 "$display", "\000" {0 0 0};
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %load/vec4 v0x564d78322cf0_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %jmp T_6.28;
T_6.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.23 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.25 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.26 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.27 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x564d782f1e90_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %jmp T_6.31;
T_6.29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d78322b30_0, 0, 2;
    %jmp T_6.31;
T_6.31 ;
    %pop/vec4 1;
    %load/vec4 v0x564d78322b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %jmp T_6.35;
T_6.32 ;
    %vpi_call 4 74 "$display", "[ALU_Ctr]==> ALU result" {0 0 0};
    %jmp T_6.35;
T_6.33 ;
    %vpi_call 4 75 "$display", "[ALU_Ctr]==> Shifter result" {0 0 0};
    %jmp T_6.35;
T_6.34 ;
    %vpi_call 4 76 "$display", "[ALU_Ctr]==> Zero_filled result" {0 0 0};
    %jmp T_6.35;
T_6.35 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564d78323920;
T_7 ;
    %wait E_0x564d783078d0;
    %vpi_call 6 16 "$display", "[Mux]==> Rt data= %d", v0x564d78323da0_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564d78322e50;
T_8 ;
    %wait E_0x564d78307a10;
    %load/vec4 v0x564d783230b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564d783236c0_0, 0;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x564d783233f0_0;
    %load/vec4 v0x564d78323520_0;
    %and;
    %store/vec4 v0x564d783236c0_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x564d783233f0_0;
    %load/vec4 v0x564d78323520_0;
    %or;
    %store/vec4 v0x564d783236c0_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x564d783233f0_0;
    %load/vec4 v0x564d78323520_0;
    %add;
    %store/vec4 v0x564d783236c0_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x564d783233f0_0;
    %load/vec4 v0x564d78323520_0;
    %sub;
    %store/vec4 v0x564d783236c0_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x564d783233f0_0;
    %load/vec4 v0x564d78323520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x564d783236c0_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x564d783233f0_0;
    %load/vec4 v0x564d78323520_0;
    %or;
    %inv;
    %store/vec4 v0x564d783236c0_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %vpi_call 5 35 "$display", "[ALU]==> A= %d, B= %d, result= %d", v0x564d783233f0_0, v0x564d78323520_0, v0x564d783236c0_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x564d78326940;
T_9 ;
    %wait E_0x564d78326c20;
    %load/vec4 v0x564d78327330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %vpi_call 11 19 "$display", "[result]==> sel=%d ALU= %b", v0x564d78327330_0, v0x564d78327250_0 {0 0 0};
    %jmp T_9.3;
T_9.1 ;
    %vpi_call 11 20 "$display", "[result]==> sel=%d Shift = %b", v0x564d78327330_0, v0x564d78327250_0 {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call 11 21 "$display", "[result]==> sel=%d Zero_filled = %b", v0x564d78327330_0, v0x564d78327250_0 {0 0 0};
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564d782d0cd0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x564d7832b0c0_0;
    %inv;
    %store/vec4 v0x564d7832b0c0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564d782d0cd0;
T_11 ;
    %pushi/vec4 63, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b220, 4, 0;
    %pushi/vec4 55, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b220, 4, 0;
    %pushi/vec4 48, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b220, 4, 0;
    %pushi/vec4 59, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b220, 4, 0;
    %pushi/vec4 50, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b220, 4, 0;
    %pushi/vec4 18, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 16, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 22, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d7832b160, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b650_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x564d7832b650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564d7832b650_0;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %load/vec4 v0x564d7832b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564d7832b650_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x564d782d0cd0;
T_12 ;
    %vpi_call 2 83 "$readmemb", "CO_P2_test_data1.txt", v0x564d78325740 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b810_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x564d7832b810_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 85 "$display", "%b", &A<v0x564d78325740, v0x564d7832b810_0 > {0 0 0};
    %load/vec4 v0x564d7832b810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564d7832b810_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_func 2 87 "$fopen" 32, "CO_P2_result.txt" {0 0 0};
    %store/vec4 v0x564d7832b570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d7832b0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d7832b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b360_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x564d7832b490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b730_0, 0, 32;
    %wait E_0x564d782821a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d7832b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b810_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x564d7832b360_0;
    %cmpi/ne 25, 0, 32;
    %jmp/0xz T_12.3, 4;
    %load/vec4 v0x564d7832b8f0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x564d78325740, 4;
    %store/vec4 v0x564d7832b730_0, 0, 32;
    %load/vec4 v0x564d7832b8f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x564d7832b8f0_0, 0, 32;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %vpi_call 2 170 "$display", "ERROR: invalid op code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 172 "$stop" {0 0 0};
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x564d7832bb70_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x564d7832bc50_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x564d7832b9d0_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %vpi_call 2 141 "$display", "ERROR: invalid function code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 143 "$stop" {0 0 0};
    %jmp T_12.22;
T_12.11 ;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %add;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.12 ;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %sub;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.13 ;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %and;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.14 ;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %or;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.15 ;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.24, 8;
T_12.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.24, 8;
 ; End of false expr.
    %blend;
T_12.24;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.16 ;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x564d7832bab0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.17 ;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.18 ;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x564d7832bab0, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.19 ;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.20 ;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %inv;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %inv;
    %and;
    %load/vec4 v0x564d7832b9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x564d7832bb70_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x564d7832bc50_0, 0, 5;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x564d7832bb70_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x564d7832bc50_0, 0, 5;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %load/vec4 v0x564d7832b8f0_0;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x564d7832b8f0_0, 0, 32;
T_12.25 ;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x564d7832bb70_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x564d7832bc50_0, 0, 5;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x564d7832bb70_0, 0, 5;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x564d7832bc50_0, 0, 5;
    %load/vec4 v0x564d7832bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564d7832bab0, 4;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %add;
    %load/vec4 v0x564d7832bc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564d7832bab0, 4, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %vpi_call 2 176 "$display", "the %d th OPcode = %b", v0x564d7832b810_0, &PV<v0x564d7832b730_0, 26, 6> {0 0 0};
    %wait E_0x564d782821a0;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 6, 26, 6;
    %cmpi/e 59, 0, 6;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0x564d78326700_0;
    %load/vec4 v0x564d7832b8f0_0;
    %cmp/ne;
    %jmp/0xz  T_12.29, 6;
    %vpi_call 2 184 "$display", "ERROR: BEQ instruction fail" {0 0 0};
    %vpi_call 2 185 "$display", "The correct pc address is %d", v0x564d7832b8f0_0 {0 0 0};
    %vpi_call 2 186 "$display", "Your pc address is %d", v0x564d78326700_0 {0 0 0};
    %vpi_call 2 187 "$stop" {0 0 0};
T_12.29 ;
    %jmp T_12.28;
T_12.27 ;
    %load/vec4 v0x564d78326700_0;
    %load/vec4 v0x564d7832b8f0_0;
    %cmp/ne;
    %jmp/0xz  T_12.31, 6;
    %vpi_call 2 192 "$display", "ERROR: Your next PC points to wrong address" {0 0 0};
    %vpi_call 2 193 "$display", "The correct pc address is %d", v0x564d7832b8f0_0 {0 0 0};
    %vpi_call 2 194 "$display", "Your pc address is %d", v0x564d78326700_0 {0 0 0};
    %vpi_call 2 195 "$stop" {0 0 0};
T_12.31 ;
T_12.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d7832b650_0, 0, 32;
T_12.33 ;
    %load/vec4 v0x564d7832b650_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_12.34, 5;
    %ix/getv/s 4, v0x564d7832b650_0;
    %load/vec4a v0x564d78327d50, 4;
    %ix/getv/s 4, v0x564d7832b650_0;
    %load/vec4a v0x564d7832bab0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.35, 6;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.37 ;
    %load/vec4 v0x564d7832b730_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.51, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.52, 6;
    %jmp T_12.53;
T_12.43 ;
    %vpi_call 2 207 "$display", "ERROR: ADD instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.44 ;
    %vpi_call 2 210 "$display", "ERROR: SUB instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.45 ;
    %vpi_call 2 213 "$display", "ERROR: AND instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.46 ;
    %vpi_call 2 216 "$display", "ERROR: OR  instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.47 ;
    %vpi_call 2 219 "$display", "ERROR: SLT instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.48 ;
    %vpi_call 2 222 "$display", "ERROR: SLLV instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.49 ;
    %vpi_call 2 225 "$display", "ERROR: SLL  instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.50 ;
    %vpi_call 2 228 "$display", "ERROR: SRLV instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.51 ;
    %vpi_call 2 231 "$display", "ERROR: SRL  instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.52 ;
    %vpi_call 2 234 "$display", "ERROR: NOR  instruction fail" {0 0 0};
    %jmp T_12.53;
T_12.53 ;
    %pop/vec4 1;
    %jmp T_12.42;
T_12.38 ;
    %vpi_call 2 239 "$display", "ERROR: ADDI instruction fail" {0 0 0};
    %jmp T_12.42;
T_12.39 ;
    %vpi_call 2 242 "$display", "ERROR: BEQ  instruction fail" {0 0 0};
    %jmp T_12.42;
T_12.40 ;
    %vpi_call 2 245 "$display", "ERROR: ORI  instruction fail" {0 0 0};
    %jmp T_12.42;
T_12.41 ;
    %vpi_call 2 248 "$display", "ERROR: LUI  instruction fail" {0 0 0};
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %vpi_call 2 251 "$display", "Register %d contains wrong answer", v0x564d7832b650_0 {0 0 0};
    %vpi_call 2 252 "$display", "The correct value is %d ", &A<v0x564d7832bab0, v0x564d7832b650_0 > {0 0 0};
    %vpi_call 2 253 "$display", "Your wrong value is %d ", &A<v0x564d78327d50, v0x564d7832b650_0 > {0 0 0};
    %vpi_call 2 254 "$stop" {0 0 0};
T_12.35 ;
    %load/vec4 v0x564d7832b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564d7832b650_0, 0, 32;
    %jmp T_12.33;
T_12.34 ;
    %load/vec4 v0x564d7832b8f0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x564d78325740, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.54, 4;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x564d7832b360_0, 0, 32;
    %delay 20000, 0;
    %jmp T_12.55;
T_12.54 ;
    %load/vec4 v0x564d7832b360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564d7832b360_0, 0, 32;
T_12.55 ;
    %load/vec4 v0x564d7832b810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564d7832b810_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 266 "$display", "============================================" {0 0 0};
    %vpi_call 2 267 "$display", "   Congratulation. You pass  TA's pattern   " {0 0 0};
    %vpi_call 2 268 "$display", "============================================" {0 0 0};
    %vpi_call 2 270 "$fdisplay", v0x564d7832b570_0, "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d, r8=%d, r9=%d, r10=%d, r11=%d, r12=%d, r13=%d, r14=%d ", &A<v0x564d78327d50, 0>, &A<v0x564d78327d50, 1>, &A<v0x564d78327d50, 2>, &A<v0x564d78327d50, 3>, &A<v0x564d78327d50, 4>, &A<v0x564d78327d50, 5>, &A<v0x564d78327d50, 6>, &A<v0x564d78327d50, 7>, &A<v0x564d78327d50, 8>, &A<v0x564d78327d50, 9>, &A<v0x564d78327d50, 10>, &A<v0x564d78327d50, 11>, &A<v0x564d78327d50, 12>, &A<v0x564d78327d50, 13>, &A<v0x564d78327d50, 14> {0 0 0};
    %vpi_call 2 275 "$fclose", v0x564d7832b570_0 {0 0 0};
    %vpi_call 2 275 "$stop" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x564d782d0cd0;
T_13 ;
    %vpi_call 2 279 "$dumpfile", "www.vcd" {0 0 0};
    %vpi_call 2 280 "$dumpvars" {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 281 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "myTestBench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Mux2to1.v";
    "Adder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "Program_Counter.v";
    "Mux3to1.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Zero_Filled.v";
    "Shifter.v";
