0.7
2020.1
May 27 2020
19:59:15
/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.sim/sim_1/synth/timing/xsim/my_testbench_time_synth.v,1645457895,verilog,,,,glbl;my_and,,,,,,,,
/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/sim_1/new/my_testbench.vhd,1645457821,vhdl,,,,my_testbench,,,,,,,,
