// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        bytes_plane0_V_V_dout,
        bytes_plane0_V_V_empty_n,
        bytes_plane0_V_V_read,
        bytes_plane1_V_V_dout,
        bytes_plane1_V_V_empty_n,
        bytes_plane1_V_V_read,
        img_V_val_0_V_din,
        img_V_val_0_V_full_n,
        img_V_val_0_V_write,
        img_V_val_1_V_din,
        img_V_val_1_V_full_n,
        img_V_val_1_V_write,
        img_V_val_2_V_din,
        img_V_val_2_V_full_n,
        img_V_val_2_V_write,
        img_V_val_3_V_din,
        img_V_val_3_V_full_n,
        img_V_val_3_V_write,
        img_V_val_4_V_din,
        img_V_val_4_V_full_n,
        img_V_val_4_V_write,
        img_V_val_5_V_din,
        img_V_val_5_V_full_n,
        img_V_val_5_V_write,
        Height,
        HwReg_width,
        tmp_2_loc_dout,
        tmp_2_loc_empty_n,
        tmp_2_loc_read,
        tmp_3_loc_dout,
        tmp_3_loc_empty_n,
        tmp_3_loc_read
);

parameter    ap_ST_fsm_state1 = 69'd1;
parameter    ap_ST_fsm_state2 = 69'd2;
parameter    ap_ST_fsm_state3 = 69'd4;
parameter    ap_ST_fsm_state4 = 69'd8;
parameter    ap_ST_fsm_state5 = 69'd16;
parameter    ap_ST_fsm_state6 = 69'd32;
parameter    ap_ST_fsm_state7 = 69'd64;
parameter    ap_ST_fsm_state8 = 69'd128;
parameter    ap_ST_fsm_state9 = 69'd256;
parameter    ap_ST_fsm_state10 = 69'd512;
parameter    ap_ST_fsm_state11 = 69'd1024;
parameter    ap_ST_fsm_state12 = 69'd2048;
parameter    ap_ST_fsm_state13 = 69'd4096;
parameter    ap_ST_fsm_state14 = 69'd8192;
parameter    ap_ST_fsm_state15 = 69'd16384;
parameter    ap_ST_fsm_state16 = 69'd32768;
parameter    ap_ST_fsm_state17 = 69'd65536;
parameter    ap_ST_fsm_state18 = 69'd131072;
parameter    ap_ST_fsm_state19 = 69'd262144;
parameter    ap_ST_fsm_pp0_stage0 = 69'd524288;
parameter    ap_ST_fsm_pp0_stage1 = 69'd1048576;
parameter    ap_ST_fsm_pp0_stage2 = 69'd2097152;
parameter    ap_ST_fsm_pp0_stage3 = 69'd4194304;
parameter    ap_ST_fsm_pp0_stage4 = 69'd8388608;
parameter    ap_ST_fsm_pp0_stage5 = 69'd16777216;
parameter    ap_ST_fsm_state27 = 69'd33554432;
parameter    ap_ST_fsm_state28 = 69'd67108864;
parameter    ap_ST_fsm_pp1_stage0 = 69'd134217728;
parameter    ap_ST_fsm_pp1_stage1 = 69'd268435456;
parameter    ap_ST_fsm_pp1_stage2 = 69'd536870912;
parameter    ap_ST_fsm_pp1_stage3 = 69'd1073741824;
parameter    ap_ST_fsm_pp1_stage4 = 69'd2147483648;
parameter    ap_ST_fsm_pp1_stage5 = 69'd4294967296;
parameter    ap_ST_fsm_pp1_stage6 = 69'd8589934592;
parameter    ap_ST_fsm_pp1_stage7 = 69'd17179869184;
parameter    ap_ST_fsm_state38 = 69'd34359738368;
parameter    ap_ST_fsm_state39 = 69'd68719476736;
parameter    ap_ST_fsm_state40 = 69'd137438953472;
parameter    ap_ST_fsm_state41 = 69'd274877906944;
parameter    ap_ST_fsm_state42 = 69'd549755813888;
parameter    ap_ST_fsm_state43 = 69'd1099511627776;
parameter    ap_ST_fsm_state44 = 69'd2199023255552;
parameter    ap_ST_fsm_state45 = 69'd4398046511104;
parameter    ap_ST_fsm_state46 = 69'd8796093022208;
parameter    ap_ST_fsm_state47 = 69'd17592186044416;
parameter    ap_ST_fsm_state48 = 69'd35184372088832;
parameter    ap_ST_fsm_state49 = 69'd70368744177664;
parameter    ap_ST_fsm_state50 = 69'd140737488355328;
parameter    ap_ST_fsm_state51 = 69'd281474976710656;
parameter    ap_ST_fsm_state52 = 69'd562949953421312;
parameter    ap_ST_fsm_state53 = 69'd1125899906842624;
parameter    ap_ST_fsm_state54 = 69'd2251799813685248;
parameter    ap_ST_fsm_pp2_stage0 = 69'd4503599627370496;
parameter    ap_ST_fsm_pp2_stage1 = 69'd9007199254740992;
parameter    ap_ST_fsm_pp2_stage2 = 69'd18014398509481984;
parameter    ap_ST_fsm_pp2_stage3 = 69'd36028797018963968;
parameter    ap_ST_fsm_pp2_stage4 = 69'd72057594037927936;
parameter    ap_ST_fsm_pp2_stage5 = 69'd144115188075855872;
parameter    ap_ST_fsm_state63 = 69'd288230376151711744;
parameter    ap_ST_fsm_state64 = 69'd576460752303423488;
parameter    ap_ST_fsm_pp3_stage0 = 69'd1152921504606846976;
parameter    ap_ST_fsm_pp3_stage1 = 69'd2305843009213693952;
parameter    ap_ST_fsm_pp3_stage2 = 69'd4611686018427387904;
parameter    ap_ST_fsm_pp3_stage3 = 69'd9223372036854775808;
parameter    ap_ST_fsm_pp3_stage4 = 69'd18446744073709551616;
parameter    ap_ST_fsm_pp3_stage5 = 69'd36893488147419103232;
parameter    ap_ST_fsm_pp3_stage6 = 69'd73786976294838206464;
parameter    ap_ST_fsm_pp3_stage7 = 69'd147573952589676412928;
parameter    ap_ST_fsm_state75 = 69'd295147905179352825856;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] bytes_plane0_V_V_dout;
input   bytes_plane0_V_V_empty_n;
output   bytes_plane0_V_V_read;
input  [127:0] bytes_plane1_V_V_dout;
input   bytes_plane1_V_V_empty_n;
output   bytes_plane1_V_V_read;
output  [9:0] img_V_val_0_V_din;
input   img_V_val_0_V_full_n;
output   img_V_val_0_V_write;
output  [9:0] img_V_val_1_V_din;
input   img_V_val_1_V_full_n;
output   img_V_val_1_V_write;
output  [9:0] img_V_val_2_V_din;
input   img_V_val_2_V_full_n;
output   img_V_val_2_V_write;
output  [9:0] img_V_val_3_V_din;
input   img_V_val_3_V_full_n;
output   img_V_val_3_V_write;
output  [9:0] img_V_val_4_V_din;
input   img_V_val_4_V_full_n;
output   img_V_val_4_V_write;
output  [9:0] img_V_val_5_V_din;
input   img_V_val_5_V_full_n;
output   img_V_val_5_V_write;
input  [11:0] Height;
input  [15:0] HwReg_width;
input  [13:0] tmp_2_loc_dout;
input   tmp_2_loc_empty_n;
output   tmp_2_loc_read;
input  [7:0] tmp_3_loc_dout;
input   tmp_3_loc_empty_n;
output   tmp_3_loc_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bytes_plane0_V_V_read;
reg bytes_plane1_V_V_read;
reg[9:0] img_V_val_0_V_din;
reg[9:0] img_V_val_1_V_din;
reg[9:0] img_V_val_2_V_din;
reg[9:0] img_V_val_3_V_din;
reg[9:0] img_V_val_4_V_din;
reg[9:0] img_V_val_5_V_din;
reg tmp_2_loc_read;
reg tmp_3_loc_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [68:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    bytes_plane0_V_V_blk_n;
wire    ap_CS_fsm_pp3_stage2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage2;
reg   [0:0] exitcond3_reg_3149;
wire    ap_CS_fsm_pp2_stage2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage2;
reg   [0:0] exitcond2_reg_3085;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond1_reg_2994;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_reg_2952;
reg    bytes_plane1_V_V_blk_n;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_pp3_stage1;
reg   [0:0] tmp_78_reg_3158;
reg   [0:0] tmp_67_reg_3136;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_pp2_stage1;
reg   [0:0] tmp_86_reg_3094;
reg   [0:0] tmp_72_reg_2939;
reg    img_V_val_0_V_blk_n;
reg   [0:0] or_cond_i_i_reg_3162;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_pp3_stage3;
reg   [0:0] or_cond_1_i_i_reg_3166;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_pp3_stage4;
reg   [0:0] or_cond_2_i_i_reg_3170;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_pp3_stage5;
reg   [0:0] or_cond_3_i_i_reg_3174;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_pp3_stage6;
reg   [0:0] or_cond_4_i_i_reg_3178;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_pp3_stage7;
reg   [0:0] or_cond_5_i_i_reg_3182;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] or_cond_6_i_i_reg_3186;
reg   [0:0] or_cond_7_i_i_reg_3190;
reg   [0:0] or_cond_7_i_i_reg_3190_pp3_iter1_reg;
reg   [0:0] or_cond1_i_i_reg_3098;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_cond1_1_i_i_reg_3102;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_pp2_stage4;
reg   [0:0] or_cond1_2_i_i_reg_3106;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_pp2_stage5;
reg   [0:0] or_cond1_3_i_i_reg_3110;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_cond1_4_i_i_reg_3114;
reg   [0:0] or_cond1_5_i_i_reg_3118;
reg   [0:0] or_cond1_5_i_i_reg_3118_pp2_iter1_reg;
reg   [0:0] or_cond2_i_i_reg_3003;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_cond2_1_i_i_reg_3007;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_cond2_2_i_i_reg_3011;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
reg   [0:0] or_cond2_3_i_i_reg_3015;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg   [0:0] or_cond2_4_i_i_reg_3019;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
reg   [0:0] or_cond2_5_i_i_reg_3023;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
reg   [0:0] or_cond2_6_i_i_reg_3027;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_cond2_7_i_i_reg_3031;
reg   [0:0] or_cond3_i_i_reg_2961;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_cond3_1_i_i_reg_2965;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_cond3_2_i_i_reg_2969;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_cond3_3_i_i_reg_2973;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_cond3_4_i_i_reg_2977;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond3_5_i_i_reg_2981;
reg    img_V_val_1_V_blk_n;
reg    img_V_val_2_V_blk_n;
reg    img_V_val_3_V_blk_n;
reg    img_V_val_4_V_blk_n;
reg    img_V_val_5_V_blk_n;
reg    tmp_2_loc_blk_n;
reg    tmp_3_loc_blk_n;
reg   [12:0] x3_i_i_reg_534;
reg   [12:0] x2_i_i_reg_556;
reg   [12:0] x6_i_i_reg_567;
reg   [12:0] x_i_i_reg_589;
reg   [2:0] reg_903;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state53;
reg   [9:0] reg_907;
wire    img_V_val_0_V1_status;
reg    ap_predicate_op262_write_state21;
reg    ap_block_state21_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op454_write_state57;
reg    ap_block_state57_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
reg   [9:0] reg_912;
reg   [9:0] reg_917;
reg   [9:0] reg_922;
reg   [9:0] reg_927;
reg   [9:0] reg_932;
reg   [9:0] reg_937;
reg   [9:0] reg_942;
reg   [9:0] reg_947;
reg   [9:0] reg_952;
reg   [7:0] reg_957;
reg    ap_predicate_op328_write_state30;
reg    ap_block_state30_pp1_stage1_iter0;
reg    ap_block_pp1_stage1_11001;
reg    ap_predicate_op546_write_state67;
reg    ap_block_state67_pp3_stage2_iter0;
reg    ap_block_pp3_stage2_11001;
reg   [7:0] reg_961;
reg   [7:0] reg_965;
reg   [7:0] reg_969;
reg   [7:0] reg_973;
reg   [7:0] reg_977;
reg   [7:0] reg_981;
reg   [7:0] reg_985;
reg   [7:0] reg_989;
reg   [7:0] reg_993;
reg   [7:0] reg_997;
reg   [7:0] reg_1001;
reg   [7:0] reg_1005;
reg   [7:0] reg_1009;
reg   [13:0] tmp_2_loc_read_reg_2679;
reg    ap_block_state1;
reg   [7:0] tmp_3_loc_read_reg_2690;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_fu_1033_p2;
reg   [0:0] icmp_reg_2718;
wire   [0:0] icmp3_fu_1054_p2;
reg   [0:0] icmp3_reg_2722;
wire   [0:0] tmp_23_i_i_fu_1060_p2;
reg   [0:0] tmp_23_i_i_reg_2726;
wire   [0:0] tmp_27_i_i_fu_1065_p2;
reg   [0:0] tmp_27_i_i_reg_2730;
wire   [0:0] icmp5_fu_1085_p2;
reg   [0:0] icmp5_reg_2734;
wire   [0:0] tmp_34_i_i_fu_1091_p2;
reg   [0:0] tmp_34_i_i_reg_2738;
wire   [0:0] icmp6_fu_1111_p2;
reg   [0:0] icmp6_reg_2742;
wire   [0:0] icmp7_fu_1132_p2;
reg   [0:0] icmp7_reg_2746;
wire   [0:0] tmp_39_i_i_fu_1138_p2;
reg   [0:0] tmp_39_i_i_reg_2750;
wire   [0:0] tmp_45_i_i_fu_1143_p2;
reg   [0:0] tmp_45_i_i_reg_2754;
wire   [12:0] loopWidth_2_cast62_i_fu_1170_p1;
reg   [12:0] loopWidth_2_cast62_i_reg_2758;
wire   [0:0] tmp_41_i_i_fu_1174_p2;
reg   [0:0] tmp_41_i_i_reg_2763;
wire   [16:0] tmp_43_cast_i_i_fu_1192_p1;
reg   [16:0] tmp_43_cast_i_i_reg_2768;
wire  signed [13:0] tmp_44_cast_i_i_fu_1202_p1;
reg  signed [13:0] tmp_44_cast_i_i_reg_2773;
wire   [0:0] tmp_90_i_i_fu_1206_p2;
reg   [0:0] tmp_90_i_i_reg_2778;
wire   [0:0] icmp8_fu_1222_p2;
reg   [0:0] icmp8_reg_2783;
wire   [0:0] tmp_90_2_i_i_fu_1228_p2;
reg   [0:0] tmp_90_2_i_i_reg_2788;
wire   [0:0] icmp9_fu_1244_p2;
reg   [0:0] icmp9_reg_2793;
wire   [0:0] tmp_90_4_i_i_fu_1250_p2;
reg   [0:0] tmp_90_4_i_i_reg_2798;
wire   [0:0] tmp_90_5_i_i_fu_1256_p2;
reg   [0:0] tmp_90_5_i_i_reg_2803;
wire   [0:0] tmp_90_6_i_i_fu_1262_p2;
reg   [0:0] tmp_90_6_i_i_reg_2808;
wire   [12:0] loopWidth_cast68_i_i_fu_1290_p1;
reg   [12:0] loopWidth_cast68_i_i_reg_2825;
wire   [0:0] tmp_i_i_118_fu_1294_p2;
reg   [0:0] tmp_i_i_118_reg_2830;
wire   [16:0] tmp_14_cast_i_i_fu_1312_p1;
reg   [16:0] tmp_14_cast_i_i_reg_2835;
wire  signed [13:0] tmp_15_cast_i_i_fu_1322_p1;
reg  signed [13:0] tmp_15_cast_i_i_reg_2840;
wire   [0:0] tmp_67_i_i_fu_1326_p2;
reg   [0:0] tmp_67_i_i_reg_2845;
wire   [0:0] icmp1_fu_1342_p2;
reg   [0:0] icmp1_reg_2850;
wire   [0:0] tmp_67_2_i_i_fu_1348_p2;
reg   [0:0] tmp_67_2_i_i_reg_2855;
wire   [0:0] icmp2_fu_1364_p2;
reg   [0:0] icmp2_reg_2860;
wire   [0:0] tmp_67_4_i_i_fu_1370_p2;
reg   [0:0] tmp_67_4_i_i_reg_2865;
wire   [0:0] tmp_67_5_i_i_fu_1376_p2;
reg   [0:0] tmp_67_5_i_i_reg_2870;
wire   [0:0] tmp_67_6_i_i_fu_1382_p2;
reg   [0:0] tmp_67_6_i_i_reg_2875;
wire   [0:0] tmp_49_i_i_fu_1392_p2;
reg   [0:0] tmp_49_i_i_reg_2880;
wire   [12:0] loopWidth_3_cast61_i_fu_1417_p1;
reg   [12:0] loopWidth_3_cast61_i_reg_2885;
wire    ap_CS_fsm_state18;
wire   [16:0] tmp_51_cast_i_i_fu_1428_p1;
reg   [16:0] tmp_51_cast_i_i_reg_2890;
wire  signed [13:0] tmp_52_cast_i_i_fu_1437_p1;
reg  signed [13:0] tmp_52_cast_i_i_reg_2895;
wire   [0:0] tmp_100_i_i_fu_1441_p2;
reg   [0:0] tmp_100_i_i_reg_2900;
wire   [0:0] icmp10_fu_1457_p2;
reg   [0:0] icmp10_reg_2905;
wire   [0:0] tmp_100_2_i_i_fu_1463_p2;
reg   [0:0] tmp_100_2_i_i_reg_2910;
reg   [0:0] tmp_98_reg_2915;
wire   [0:0] tmp_100_4_i_i_fu_1477_p2;
reg   [0:0] tmp_100_4_i_i_reg_2920;
wire   [0:0] tmp_100_5_i_i_fu_1483_p2;
reg   [0:0] tmp_100_5_i_i_reg_2925;
wire   [0:0] exitcond2_i_i_fu_1493_p2;
wire    ap_CS_fsm_state19;
wire   [15:0] y_3_fu_1498_p2;
reg   [15:0] y_3_reg_2934;
wire   [0:0] tmp_72_fu_1504_p1;
wire   [0:0] exitcond5_i_i_fu_1512_p2;
wire   [15:0] y_1_fu_1517_p2;
reg   [15:0] y_1_reg_2947;
wire   [0:0] exitcond_fu_1523_p2;
wire    ap_block_state20_pp0_stage0_iter0;
reg    ap_block_state26_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] x_2_fu_1528_p2;
reg   [12:0] x_2_reg_2956;
wire   [0:0] or_cond3_i_i_fu_1543_p2;
wire   [0:0] or_cond3_1_i_i_fu_1548_p2;
wire   [0:0] or_cond3_2_i_i_fu_1553_p2;
wire   [0:0] or_cond3_3_i_i_fu_1558_p2;
wire   [0:0] or_cond3_4_i_i_fu_1563_p2;
wire   [0:0] or_cond3_5_i_i_fu_1568_p2;
wire   [0:0] exitcond9_i_i_fu_1582_p2;
wire    ap_CS_fsm_state28;
wire   [15:0] y_2_fu_1587_p2;
reg   [15:0] y_2_reg_2989;
wire   [0:0] exitcond1_fu_1593_p2;
wire    ap_block_state29_pp1_stage0_iter0;
reg    ap_block_state37_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [12:0] x_3_fu_1598_p2;
reg   [12:0] x_3_reg_2998;
wire   [0:0] or_cond2_i_i_fu_1613_p2;
wire   [0:0] or_cond2_1_i_i_fu_1618_p2;
wire   [0:0] or_cond2_2_i_i_fu_1623_p2;
wire   [0:0] or_cond2_3_i_i_fu_1628_p2;
wire   [0:0] or_cond2_4_i_i_fu_1633_p2;
wire   [0:0] or_cond2_5_i_i_fu_1638_p2;
wire   [0:0] or_cond2_6_i_i_fu_1643_p2;
wire   [0:0] or_cond2_7_i_i_fu_1648_p2;
wire   [0:0] tmp_19_i_i_fu_1805_p2;
reg   [0:0] tmp_19_i_i_reg_3035;
wire   [12:0] loopWidth_1_cast66_i_fu_1830_p1;
reg   [12:0] loopWidth_1_cast66_i_reg_3040;
wire    ap_CS_fsm_state54;
wire   [16:0] tmp_21_cast_i_i_fu_1841_p1;
reg   [16:0] tmp_21_cast_i_i_reg_3045;
wire  signed [13:0] tmp_22_cast_i_i_fu_1850_p1;
reg  signed [13:0] tmp_22_cast_i_i_reg_3050;
wire   [0:0] tmp_82_i_i_fu_1854_p2;
reg   [0:0] tmp_82_i_i_reg_3055;
wire   [0:0] icmp4_fu_1870_p2;
reg   [0:0] icmp4_reg_3060;
wire   [0:0] tmp_82_2_i_i_fu_1876_p2;
reg   [0:0] tmp_82_2_i_i_reg_3065;
reg   [0:0] tmp_71_reg_3070;
wire   [0:0] tmp_82_4_i_i_fu_1890_p2;
reg   [0:0] tmp_82_4_i_i_reg_3075;
wire   [0:0] tmp_82_5_i_i_fu_1896_p2;
reg   [0:0] tmp_82_5_i_i_reg_3080;
wire   [0:0] exitcond2_fu_1902_p2;
wire    ap_block_state55_pp2_stage0_iter0;
reg    ap_block_state61_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [12:0] x_fu_1907_p2;
reg   [12:0] x_reg_3089;
wire   [0:0] tmp_86_fu_1923_p2;
wire   [0:0] or_cond1_i_i_fu_1934_p2;
wire   [0:0] or_cond1_1_i_i_fu_1939_p2;
wire   [0:0] or_cond1_2_i_i_fu_1944_p2;
wire   [0:0] or_cond1_3_i_i_fu_1949_p2;
wire   [0:0] or_cond1_4_i_i_fu_1954_p2;
wire   [0:0] or_cond1_5_i_i_fu_1959_p2;
reg   [127:0] p_Val2_6_reg_3122;
wire   [0:0] tmp_67_fu_2148_p1;
wire    ap_CS_fsm_state64;
wire   [0:0] exitcond4_i_i_fu_2156_p2;
wire   [15:0] y_fu_2161_p2;
reg   [15:0] y_reg_3144;
wire   [0:0] exitcond3_fu_2167_p2;
wire    ap_block_state65_pp3_stage0_iter0;
reg    ap_block_state73_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [12:0] x_1_fu_2172_p2;
reg   [12:0] x_1_reg_3153;
wire   [0:0] tmp_78_fu_2188_p2;
wire   [0:0] or_cond_i_i_fu_2199_p2;
wire   [0:0] or_cond_1_i_i_fu_2204_p2;
wire   [0:0] or_cond_2_i_i_fu_2209_p2;
wire   [0:0] or_cond_3_i_i_fu_2214_p2;
wire   [0:0] or_cond_4_i_i_fu_2219_p2;
wire   [0:0] or_cond_5_i_i_fu_2224_p2;
wire   [0:0] or_cond_6_i_i_fu_2229_p2;
wire   [0:0] or_cond_7_i_i_fu_2234_p2;
reg   [127:0] p_Val2_4_reg_3194;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state20;
reg    ap_predicate_op280_write_state25;
reg    ap_block_state25_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state29;
reg    ap_predicate_op366_write_state36;
reg    ap_block_state36_pp1_stage7_iter0;
reg    ap_block_pp1_stage7_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state55;
reg    ap_predicate_op476_write_state60;
reg    ap_block_state60_pp2_stage5_iter0;
reg    ap_block_pp2_stage5_subdone;
reg    ap_predicate_op438_read_state56;
reg    ap_block_state56_pp2_stage1_iter0;
reg    ap_block_state62_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_subdone;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state65;
reg    ap_predicate_op600_write_state72;
reg    ap_block_state72_pp3_stage7_iter0;
reg    ap_block_pp3_stage7_subdone;
reg    ap_predicate_op532_read_state66;
reg    ap_block_state66_pp3_stage1_iter0;
reg    ap_block_state74_pp3_stage1_iter1;
reg    ap_block_pp3_stage1_subdone;
reg   [15:0] y5_i_i_reg_512;
wire    ap_CS_fsm_state27;
reg   [15:0] y4_i_i_reg_523;
wire    ap_CS_fsm_state63;
reg   [12:0] ap_phi_mux_x3_i_i_phi_fu_538_p4;
reg   [15:0] y3_i_i_reg_545;
wire    ap_CS_fsm_state38;
reg   [12:0] ap_phi_mux_x2_i_i_phi_fu_560_p4;
reg   [12:0] ap_phi_mux_x6_i_i_phi_fu_571_p4;
reg   [15:0] y_i_i_reg_578;
wire    ap_CS_fsm_state75;
reg   [12:0] ap_phi_mux_x_i_i_phi_fu_593_p4;
reg    img_V_val_0_V1_update;
reg    ap_predicate_op274_write_state22;
reg    ap_block_state22_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op276_write_state23;
reg    ap_block_state23_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op278_write_state24;
reg    ap_block_state24_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op346_write_state31;
reg    ap_block_state31_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
reg    ap_predicate_op350_write_state32;
reg    ap_block_state32_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
reg    ap_predicate_op354_write_state33;
reg    ap_block_state33_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_11001;
reg    ap_predicate_op358_write_state34;
reg    ap_block_state34_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_11001;
reg    ap_predicate_op362_write_state35;
reg    ap_block_state35_pp1_stage6_iter0;
reg    ap_block_pp1_stage6_11001;
reg    ap_block_pp1_stage7_11001;
reg    ap_predicate_op468_write_state58;
reg    ap_block_state58_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
reg    ap_predicate_op472_write_state59;
reg    ap_block_state59_pp2_stage4_iter0;
reg    ap_block_pp2_stage4_11001;
reg    ap_block_pp2_stage5_11001;
reg    ap_block_pp2_stage1_11001;
reg    ap_predicate_op568_write_state68;
reg    ap_block_state68_pp3_stage3_iter0;
reg    ap_block_pp3_stage3_11001;
reg    ap_predicate_op576_write_state69;
reg    ap_block_state69_pp3_stage4_iter0;
reg    ap_block_pp3_stage4_11001;
reg    ap_predicate_op584_write_state70;
reg    ap_block_state70_pp3_stage5_iter0;
reg    ap_block_pp3_stage5_11001;
reg    ap_predicate_op592_write_state71;
reg    ap_block_state71_pp3_stage6_iter0;
reg    ap_block_pp3_stage6_11001;
reg    ap_block_pp3_stage7_11001;
reg    ap_block_pp3_stage1_11001;
wire   [9:0] tmp_val_0_V_16_fu_1573_p1;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] tmp_val_0_V_12_fu_1657_p3;
reg    ap_block_pp1_stage1_01001;
wire   [9:0] tmp_val_0_V_15_fu_1675_p3;
reg    ap_block_pp1_stage2_01001;
wire   [9:0] tmp_val_0_V_18_fu_1693_p3;
reg    ap_block_pp1_stage3_01001;
wire   [9:0] tmp_val_0_V_20_fu_1711_p3;
reg    ap_block_pp1_stage4_01001;
wire   [9:0] tmp_val_0_V_22_fu_1729_p3;
reg    ap_block_pp1_stage5_01001;
wire   [9:0] tmp_val_0_V_24_fu_1747_p3;
reg    ap_block_pp1_stage6_01001;
wire   [9:0] tmp_val_0_V_26_fu_1765_p3;
reg    ap_block_pp1_stage7_01001;
wire   [9:0] tmp_val_0_V_27_fu_1783_p3;
reg    ap_block_pp1_stage0_01001;
wire   [9:0] tmp_val_0_V_2_fu_2027_p1;
reg    ap_block_pp2_stage2_01001;
reg    ap_block_pp2_stage3_01001;
reg    ap_block_pp2_stage4_01001;
reg    ap_block_pp2_stage5_01001;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp2_stage1_01001;
wire   [9:0] tmp_val_0_V_fu_2251_p3;
reg    ap_block_pp3_stage2_01001;
wire   [9:0] tmp_val_0_V_1_fu_2301_p3;
reg    ap_block_pp3_stage3_01001;
wire   [9:0] tmp_val_0_V_3_fu_2355_p3;
reg    ap_block_pp3_stage4_01001;
wire   [9:0] tmp_val_0_V_5_fu_2409_p3;
reg    ap_block_pp3_stage5_01001;
wire   [9:0] tmp_val_0_V_7_fu_2463_p3;
reg    ap_block_pp3_stage6_01001;
wire   [9:0] tmp_val_0_V_9_fu_2517_p3;
reg    ap_block_pp3_stage7_01001;
wire   [9:0] tmp_val_0_V_10_fu_2571_p3;
reg    ap_block_pp3_stage0_01001;
wire   [9:0] tmp_val_0_V_13_fu_2625_p3;
reg    ap_block_pp3_stage1_01001;
wire   [9:0] tmp_val_1_V_2_fu_2032_p1;
wire   [9:0] tmp_val_1_V_fu_2264_p3;
wire   [9:0] tmp_val_1_V_1_fu_2319_p3;
wire   [9:0] tmp_val_1_V_3_fu_2373_p3;
wire   [9:0] tmp_val_1_V_5_fu_2427_p3;
wire   [9:0] tmp_val_1_V_7_fu_2481_p3;
wire   [9:0] tmp_val_1_V_9_fu_2535_p3;
wire   [9:0] tmp_val_1_V_10_fu_2589_p3;
wire   [9:0] tmp_val_1_V_12_fu_2643_p3;
wire   [9:0] tmp_val_3_V_12_fu_1666_p3;
wire   [9:0] tmp_val_3_V_16_fu_1684_p3;
wire   [9:0] tmp_val_3_V_18_fu_1702_p3;
wire   [9:0] tmp_val_3_V_20_fu_1720_p3;
wire   [9:0] tmp_val_3_V_22_fu_1738_p3;
wire   [9:0] tmp_val_3_V_24_fu_1756_p3;
wire   [9:0] tmp_val_3_V_26_fu_1774_p3;
wire   [9:0] tmp_val_3_V_27_fu_1792_p3;
wire   [9:0] tmp_val_3_V_fu_2273_p3;
wire   [9:0] tmp_val_3_V_1_fu_2328_p3;
wire   [9:0] tmp_val_3_V_3_fu_2382_p3;
wire   [9:0] tmp_val_3_V_5_fu_2436_p3;
wire   [9:0] tmp_val_3_V_7_fu_2490_p3;
wire   [9:0] tmp_val_3_V_9_fu_2544_p3;
wire   [9:0] tmp_val_3_V_10_fu_2598_p3;
wire   [9:0] tmp_val_3_V_13_fu_2652_p3;
wire   [9:0] tmp_val_4_V_fu_2292_p3;
wire   [9:0] tmp_val_4_V_1_fu_2346_p3;
wire   [9:0] tmp_val_4_V_3_fu_2400_p3;
wire   [9:0] tmp_val_4_V_5_fu_2454_p3;
wire   [9:0] tmp_val_4_V_7_fu_2508_p3;
wire   [9:0] tmp_val_4_V_9_fu_2562_p3;
wire   [9:0] tmp_val_4_V_10_fu_2616_p3;
wire   [9:0] tmp_val_4_V_12_fu_2670_p3;
reg   [127:0] p_Val2_1_fu_440;
wire   [127:0] p_Result_8_3_i_i_fu_2010_p5;
reg   [127:0] p_Val2_s_fu_444;
wire   [11:0] grp_fu_600_p0;
wire   [4:0] grp_fu_600_p1;
wire   [11:0] grp_fu_600_p2;
wire   [7:0] VideoFormat_off_i_i_fu_1018_p2;
wire   [6:0] tmp_61_fu_1023_p4;
wire   [7:0] VideoFormat_off1_i_i_fu_1039_p2;
wire   [6:0] tmp_66_fu_1044_p4;
wire   [7:0] VideoFormat_off2_i_i_fu_1070_p2;
wire   [6:0] tmp_73_fu_1075_p4;
wire   [7:0] VideoFormat_off3_i_i_fu_1096_p2;
wire   [6:0] tmp_79_fu_1101_p4;
wire   [7:0] VideoFormat_off4_i_i_fu_1117_p2;
wire   [6:0] tmp_88_fu_1122_p4;
wire   [14:0] widthInPix_1_cast63_s_fu_1148_p1;
wire   [14:0] tmp_40_i_i_fu_1154_p2;
wire   [10:0] tmp_92_fu_1160_p4;
wire   [3:0] remainPix_1_fu_1151_p1;
wire   [2:0] grp_fu_605_p4;
wire   [3:0] tmp_10_fu_1180_p1;
wire   [12:0] tmp_44_i_i_fu_1196_p2;
wire   [3:0] tmp_42_i_i_fu_1184_p3;
wire   [2:0] tmp_93_fu_1212_p4;
wire   [1:0] tmp_94_fu_1234_p4;
wire   [14:0] widthInPix_cast69_i_s_fu_1268_p1;
wire   [14:0] tmp_i_i_fu_1274_p2;
wire   [10:0] tmp_63_fu_1280_p4;
wire   [3:0] remainPix_fu_1271_p1;
wire   [3:0] tmp_fu_1300_p1;
wire   [12:0] tmp_15_i_i_fu_1316_p2;
wire   [3:0] tmp_13_i_i_fu_1304_p3;
wire   [2:0] tmp_64_fu_1332_p4;
wire   [1:0] tmp_65_fu_1354_p4;
wire   [4:0] tmp_96_fu_1388_p1;
wire   [14:0] tmp_46_cast_i_i_cast_fu_1398_p1;
wire   [14:0] tmp_47_i_i_fu_1401_p2;
wire   [10:0] tmp_95_fu_1407_p4;
wire   [12:0] tmp_52_i_i_fu_1431_p2;
wire   [2:0] tmp_50_i_i_fu_1421_p3;
wire   [1:0] tmp_97_fu_1447_p4;
wire   [16:0] y5_cast_i_i_fu_1489_p1;
wire   [16:0] y4_cast_i_i_fu_1508_p1;
wire   [13:0] x3_cast_i_i_fu_1534_p1;
wire   [0:0] tmp_60_i_i_fu_1538_p2;
wire   [16:0] y3_cast_i_i_fu_1578_p1;
wire   [13:0] x2_cast_i_i_fu_1604_p1;
wire   [0:0] tmp_57_i_i_fu_1608_p2;
wire   [7:0] tmp_99_fu_1653_p1;
wire   [7:0] grp_fu_735_p4;
wire   [4:0] tmp_69_fu_1801_p1;
wire   [14:0] tmp_16_cast_i_i_cast_fu_1811_p1;
wire   [14:0] tmp_17_i_i_fu_1814_p2;
wire   [10:0] tmp_68_fu_1820_p4;
wire   [12:0] tmp_22_i_i_fu_1844_p2;
wire   [2:0] tmp_20_i_i_fu_1834_p3;
wire   [1:0] tmp_70_fu_1860_p4;
wire   [0:0] grp_fu_890_p2;
wire   [0:0] grp_fu_885_p2;
wire   [0:0] grp_fu_895_p2;
wire   [0:0] tmp_84_fu_1917_p2;
wire   [13:0] x6_cast_i_i_fu_1913_p1;
wire   [0:0] tmp_38_i_i_fu_1929_p2;
wire   [29:0] p_Result_7_3_i_i_fu_1988_p4;
wire   [29:0] p_Result_7_2_i_i_fu_1978_p4;
wire   [29:0] p_Result_7_1_i_i_fu_1968_p4;
wire   [29:0] tmp_87_fu_1964_p1;
wire   [119:0] tmp_37_i_i_fu_1998_p5;
wire   [16:0] y_cast_i_i_fu_2152_p1;
wire   [0:0] tmp_76_fu_2182_p2;
wire   [13:0] x_cast_i_i_fu_2178_p1;
wire   [0:0] tmp_36_i_i_fu_2194_p2;
wire   [7:0] tmp_80_fu_2247_p1;
wire   [7:0] tmp_81_fu_2260_p1;
wire   [7:0] tmp_1_fu_2282_p4;
wire   [7:0] tmp_3_fu_2310_p4;
wire   [7:0] tmp_5_fu_2337_p4;
wire   [7:0] tmp_7_fu_2364_p4;
wire   [7:0] tmp_9_fu_2391_p4;
wire   [7:0] tmp_12_fu_2418_p4;
wire   [7:0] tmp_14_fu_2445_p4;
wire   [7:0] tmp_16_fu_2472_p4;
wire   [7:0] tmp_18_fu_2499_p4;
wire   [7:0] tmp_20_fu_2526_p4;
wire   [7:0] tmp_22_fu_2553_p4;
wire   [7:0] tmp_24_fu_2580_p4;
wire   [7:0] tmp_26_fu_2607_p4;
wire   [7:0] tmp_29_fu_2634_p4;
wire   [7:0] tmp_31_fu_2661_p4;
reg    grp_fu_600_ap_start;
wire    grp_fu_600_ap_done;
reg   [68:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_block_pp2_stage3_subdone;
reg    ap_block_pp2_stage4_subdone;
reg    ap_block_pp3_stage2_subdone;
reg    ap_block_pp3_stage3_subdone;
reg    ap_block_pp3_stage4_subdone;
reg    ap_block_pp3_stage5_subdone;
reg    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 69'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_600_ap_start),
    .done(grp_fu_600_ap_done),
    .din0(grp_fu_600_p0),
    .din1(grp_fu_600_p1),
    .ce(1'b1),
    .dout(grp_fu_600_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & ((icmp_reg_2718 == 1'd1) | (((((((((((exitcond5_i_i_fu_1512_p2 == 1'd1) & (icmp3_reg_2722 == 1'd1)) | ((exitcond2_i_i_fu_1493_p2 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_45_i_i_reg_2754 == 1'd0) & (icmp3_reg_2722 == 1'd0))) | ((tmp_39_i_i_reg_2750 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp7_reg_2746 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp6_reg_2742 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_34_i_i_reg_2738 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp5_reg_2734 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_27_i_i_reg_2730 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_23_i_i_reg_2726 == 1'd1) & (icmp3_reg_2722 == 1'd0)))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state20) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_45_i_i_reg_2754 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond2_i_i_fu_1493_p2 == 1'd0) & (tmp_39_i_i_reg_2750 == 1'd0) & (icmp7_reg_2746 == 1'd0) & (icmp6_reg_2742 == 1'd0) & (tmp_34_i_i_reg_2738 == 1'd0) & (icmp5_reg_2734 == 1'd0) & (tmp_27_i_i_reg_2730 == 1'd0) & (tmp_23_i_i_reg_2726 == 1'd0) & (icmp3_reg_2722 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((tmp_45_i_i_reg_2754 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond2_i_i_fu_1493_p2 == 1'd0) & (tmp_39_i_i_reg_2750 == 1'd0) & (icmp7_reg_2746 == 1'd0) & (icmp6_reg_2742 == 1'd0) & (tmp_34_i_i_reg_2738 == 1'd0) & (icmp5_reg_2734 == 1'd0) & (tmp_27_i_i_reg_2730 == 1'd0) & (tmp_23_i_i_reg_2726 == 1'd0) & (icmp3_reg_2722 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state29) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state28) & (exitcond9_i_i_fu_1582_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state28) & (exitcond9_i_i_fu_1582_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state55) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp3_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond5_i_i_fu_1512_p2 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((icmp3_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond5_i_i_fu_1512_p2 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state65) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state64) & (exitcond4_i_i_fu_2156_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (1'b0 == ap_block_pp3_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_subdone)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state64) & (exitcond4_i_i_fu_2156_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_reg_2994 == 1'd0))) begin
        x2_i_i_reg_556 <= x_3_reg_2998;
    end else if (((1'b1 == ap_CS_fsm_state28) & (exitcond9_i_i_fu_1582_p2 == 1'd0))) begin
        x2_i_i_reg_556 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_reg_2952 == 1'd0))) begin
        x3_i_i_reg_534 <= x_2_reg_2956;
    end else if (((tmp_45_i_i_reg_2754 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond2_i_i_fu_1493_p2 == 1'd0) & (tmp_39_i_i_reg_2750 == 1'd0) & (icmp7_reg_2746 == 1'd0) & (icmp6_reg_2742 == 1'd0) & (tmp_34_i_i_reg_2738 == 1'd0) & (icmp5_reg_2734 == 1'd0) & (tmp_27_i_i_reg_2730 == 1'd0) & (tmp_23_i_i_reg_2726 == 1'd0) & (icmp3_reg_2722 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
        x3_i_i_reg_534 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_reg_3085 == 1'd0))) begin
        x6_i_i_reg_567 <= x_reg_3089;
    end else if (((icmp3_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond5_i_i_fu_1512_p2 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
        x6_i_i_reg_567 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        x_i_i_reg_589 <= x_1_reg_3153;
    end else if (((1'b1 == ap_CS_fsm_state64) & (exitcond4_i_i_fu_2156_p2 == 1'd0))) begin
        x_i_i_reg_589 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        y3_i_i_reg_545 <= y_2_reg_2989;
    end else if (((tmp_39_i_i_fu_1138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        y3_i_i_reg_545 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        y4_i_i_reg_523 <= y_1_reg_2947;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        y4_i_i_reg_523 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        y5_i_i_reg_512 <= y_3_reg_2934;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y5_i_i_reg_512 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        y_i_i_reg_578 <= y_reg_3144;
    end else if (((icmp_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        y_i_i_reg_578 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond1_reg_2994 <= exitcond1_fu_1593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond2_reg_3085 <= exitcond2_fu_1902_p2;
        or_cond1_5_i_i_reg_3118_pp2_iter1_reg <= or_cond1_5_i_i_reg_3118;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond3_reg_3149 <= exitcond3_fu_2167_p2;
        or_cond_7_i_i_reg_3190_pp3_iter1_reg <= or_cond_7_i_i_reg_3190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_2952 <= exitcond_fu_1523_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp10_reg_2905 <= icmp10_fu_1457_p2;
        loopWidth_3_cast61_i_reg_2885[10 : 0] <= loopWidth_3_cast61_i_fu_1417_p1[10 : 0];
        tmp_100_2_i_i_reg_2910 <= tmp_100_2_i_i_fu_1463_p2;
        tmp_100_4_i_i_reg_2920 <= tmp_100_4_i_i_fu_1477_p2;
        tmp_100_5_i_i_reg_2925 <= tmp_100_5_i_i_fu_1483_p2;
        tmp_100_i_i_reg_2900 <= tmp_100_i_i_fu_1441_p2;
        tmp_51_cast_i_i_reg_2890[11 : 0] <= tmp_51_cast_i_i_fu_1428_p1[11 : 0];
        tmp_52_cast_i_i_reg_2895 <= tmp_52_cast_i_i_fu_1437_p1;
        tmp_98_reg_2915 <= tmp_50_i_i_fu_1421_p3[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp1_reg_2850 <= icmp1_fu_1342_p2;
        icmp2_reg_2860 <= icmp2_fu_1364_p2;
        loopWidth_cast68_i_i_reg_2825[10 : 0] <= loopWidth_cast68_i_i_fu_1290_p1[10 : 0];
        tmp_14_cast_i_i_reg_2835[11 : 0] <= tmp_14_cast_i_i_fu_1312_p1[11 : 0];
        tmp_15_cast_i_i_reg_2840 <= tmp_15_cast_i_i_fu_1322_p1;
        tmp_67_2_i_i_reg_2855 <= tmp_67_2_i_i_fu_1348_p2;
        tmp_67_4_i_i_reg_2865 <= tmp_67_4_i_i_fu_1370_p2;
        tmp_67_5_i_i_reg_2870 <= tmp_67_5_i_i_fu_1376_p2;
        tmp_67_6_i_i_reg_2875 <= tmp_67_6_i_i_fu_1382_p2;
        tmp_67_i_i_reg_2845 <= tmp_67_i_i_fu_1326_p2;
        tmp_i_i_118_reg_2830 <= tmp_i_i_118_fu_1294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_fu_1033_p2 == 1'd0))) begin
        icmp3_reg_2722 <= icmp3_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        icmp4_reg_3060 <= icmp4_fu_1870_p2;
        loopWidth_1_cast66_i_reg_3040[10 : 0] <= loopWidth_1_cast66_i_fu_1830_p1[10 : 0];
        tmp_21_cast_i_i_reg_3045[11 : 0] <= tmp_21_cast_i_i_fu_1841_p1[11 : 0];
        tmp_22_cast_i_i_reg_3050 <= tmp_22_cast_i_i_fu_1850_p1;
        tmp_71_reg_3070 <= tmp_20_i_i_fu_1834_p3[32'd2];
        tmp_82_2_i_i_reg_3065 <= tmp_82_2_i_i_fu_1876_p2;
        tmp_82_4_i_i_reg_3075 <= tmp_82_4_i_i_fu_1890_p2;
        tmp_82_5_i_i_reg_3080 <= tmp_82_5_i_i_fu_1896_p2;
        tmp_82_i_i_reg_3055 <= tmp_82_i_i_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        icmp5_reg_2734 <= icmp5_fu_1085_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        icmp6_reg_2742 <= icmp6_fu_1111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        icmp7_reg_2746 <= icmp7_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_i_i_fu_1138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        icmp8_reg_2783 <= icmp8_fu_1222_p2;
        icmp9_reg_2793 <= icmp9_fu_1244_p2;
        loopWidth_2_cast62_i_reg_2758[10 : 0] <= loopWidth_2_cast62_i_fu_1170_p1[10 : 0];
        tmp_41_i_i_reg_2763 <= tmp_41_i_i_fu_1174_p2;
        tmp_43_cast_i_i_reg_2768[11 : 0] <= tmp_43_cast_i_i_fu_1192_p1[11 : 0];
        tmp_44_cast_i_i_reg_2773 <= tmp_44_cast_i_i_fu_1202_p1;
        tmp_90_2_i_i_reg_2788 <= tmp_90_2_i_i_fu_1228_p2;
        tmp_90_4_i_i_reg_2798 <= tmp_90_4_i_i_fu_1250_p2;
        tmp_90_5_i_i_reg_2803 <= tmp_90_5_i_i_fu_1256_p2;
        tmp_90_6_i_i_reg_2808 <= tmp_90_6_i_i_fu_1262_p2;
        tmp_90_i_i_reg_2778 <= tmp_90_i_i_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_reg_2718 <= icmp_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_fu_1902_p2 == 1'd0))) begin
        or_cond1_1_i_i_reg_3102 <= or_cond1_1_i_i_fu_1939_p2;
        or_cond1_2_i_i_reg_3106 <= or_cond1_2_i_i_fu_1944_p2;
        or_cond1_3_i_i_reg_3110 <= or_cond1_3_i_i_fu_1949_p2;
        or_cond1_4_i_i_reg_3114 <= or_cond1_4_i_i_fu_1954_p2;
        or_cond1_5_i_i_reg_3118 <= or_cond1_5_i_i_fu_1959_p2;
        or_cond1_i_i_reg_3098 <= or_cond1_i_i_fu_1934_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_fu_1593_p2 == 1'd0))) begin
        or_cond2_1_i_i_reg_3007 <= or_cond2_1_i_i_fu_1618_p2;
        or_cond2_2_i_i_reg_3011 <= or_cond2_2_i_i_fu_1623_p2;
        or_cond2_3_i_i_reg_3015 <= or_cond2_3_i_i_fu_1628_p2;
        or_cond2_4_i_i_reg_3019 <= or_cond2_4_i_i_fu_1633_p2;
        or_cond2_5_i_i_reg_3023 <= or_cond2_5_i_i_fu_1638_p2;
        or_cond2_6_i_i_reg_3027 <= or_cond2_6_i_i_fu_1643_p2;
        or_cond2_7_i_i_reg_3031 <= or_cond2_7_i_i_fu_1648_p2;
        or_cond2_i_i_reg_3003 <= or_cond2_i_i_fu_1613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_fu_1523_p2 == 1'd0))) begin
        or_cond3_1_i_i_reg_2965 <= or_cond3_1_i_i_fu_1548_p2;
        or_cond3_2_i_i_reg_2969 <= or_cond3_2_i_i_fu_1553_p2;
        or_cond3_3_i_i_reg_2973 <= or_cond3_3_i_i_fu_1558_p2;
        or_cond3_4_i_i_reg_2977 <= or_cond3_4_i_i_fu_1563_p2;
        or_cond3_5_i_i_reg_2981 <= or_cond3_5_i_i_fu_1568_p2;
        or_cond3_i_i_reg_2961 <= or_cond3_i_i_fu_1543_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_fu_2167_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        or_cond_1_i_i_reg_3166 <= or_cond_1_i_i_fu_2204_p2;
        or_cond_2_i_i_reg_3170 <= or_cond_2_i_i_fu_2209_p2;
        or_cond_3_i_i_reg_3174 <= or_cond_3_i_i_fu_2214_p2;
        or_cond_4_i_i_reg_3178 <= or_cond_4_i_i_fu_2219_p2;
        or_cond_5_i_i_reg_3182 <= or_cond_5_i_i_fu_2224_p2;
        or_cond_6_i_i_reg_3186 <= or_cond_6_i_i_fu_2229_p2;
        or_cond_7_i_i_reg_3190 <= or_cond_7_i_i_fu_2234_p2;
        or_cond_i_i_reg_3162 <= or_cond_i_i_fu_2199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (((tmp_72_reg_2939 == 1'd0) & (exitcond2_reg_3085 == 1'd0)) | ((tmp_86_reg_3094 == 1'd0) & (exitcond2_reg_3085 == 1'd0))))) begin
        p_Val2_1_fu_440 <= p_Result_8_3_i_i_fu_2010_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0))) begin
        p_Val2_4_reg_3194 <= p_Val2_s_fu_444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (exitcond2_reg_3085 == 1'd0))) begin
        p_Val2_6_reg_3122 <= p_Val2_1_fu_440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (((tmp_67_reg_3136 == 1'd0) & (exitcond3_reg_3149 == 1'd0)) | ((tmp_78_reg_3158 == 1'd0) & (exitcond3_reg_3149 == 1'd0))))) begin
        p_Val2_s_fu_444 <= bytes_plane1_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0)))) begin
        reg_1001 <= {{bytes_plane0_V_V_dout[111:104]}};
        reg_1005 <= {{bytes_plane0_V_V_dout[119:112]}};
        reg_1009 <= {{bytes_plane0_V_V_dout[127:120]}};
        reg_957 <= {{bytes_plane0_V_V_dout[23:16]}};
        reg_961 <= {{bytes_plane0_V_V_dout[31:24]}};
        reg_965 <= {{bytes_plane0_V_V_dout[39:32]}};
        reg_969 <= {{bytes_plane0_V_V_dout[47:40]}};
        reg_973 <= {{bytes_plane0_V_V_dout[55:48]}};
        reg_977 <= {{bytes_plane0_V_V_dout[63:56]}};
        reg_981 <= {{bytes_plane0_V_V_dout[71:64]}};
        reg_985 <= {{bytes_plane0_V_V_dout[79:72]}};
        reg_989 <= {{bytes_plane0_V_V_dout[87:80]}};
        reg_993 <= {{bytes_plane0_V_V_dout[95:88]}};
        reg_997 <= {{bytes_plane0_V_V_dout[103:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_903 <= {{grp_fu_600_p2[3:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)))) begin
        reg_907 <= {{bytes_plane0_V_V_dout[29:20]}};
        reg_912 <= {{bytes_plane0_V_V_dout[41:32]}};
        reg_917 <= {{bytes_plane0_V_V_dout[51:42]}};
        reg_922 <= {{bytes_plane0_V_V_dout[61:52]}};
        reg_927 <= {{bytes_plane0_V_V_dout[73:64]}};
        reg_932 <= {{bytes_plane0_V_V_dout[83:74]}};
        reg_937 <= {{bytes_plane0_V_V_dout[93:84]}};
        reg_942 <= {{bytes_plane0_V_V_dout[105:96]}};
        reg_947 <= {{bytes_plane0_V_V_dout[115:106]}};
        reg_952 <= {{bytes_plane0_V_V_dout[125:116]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tmp_19_i_i_reg_3035 <= tmp_19_i_i_fu_1805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        tmp_23_i_i_reg_2726 <= tmp_23_i_i_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        tmp_27_i_i_reg_2730 <= tmp_27_i_i_fu_1065_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_3_loc_empty_n == 1'b0) | (tmp_2_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_2_loc_read_reg_2679 <= tmp_2_loc_dout;
        tmp_3_loc_read_reg_2690 <= tmp_3_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        tmp_34_i_i_reg_2738 <= tmp_34_i_i_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        tmp_39_i_i_reg_2750 <= tmp_39_i_i_fu_1138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_39_i_i_fu_1138_p2 == 1'd0) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
        tmp_45_i_i_reg_2754 <= tmp_45_i_i_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_49_i_i_reg_2880 <= tmp_49_i_i_fu_1392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        tmp_67_reg_3136 <= tmp_67_fu_2148_p1;
        y_reg_3144 <= y_fu_2161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp3_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (icmp_reg_2718 == 1'd0))) begin
        tmp_72_reg_2939 <= tmp_72_fu_1504_p1;
        y_1_reg_2947 <= y_1_fu_1517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_67_reg_3136 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_fu_2167_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_78_reg_3158 <= tmp_78_fu_2188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_72_reg_2939 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_fu_1902_p2 == 1'd0))) begin
        tmp_86_reg_3094 <= tmp_86_fu_1923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        x_1_reg_3153 <= x_1_fu_2172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_2_reg_2956 <= x_2_fu_1528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        x_3_reg_2998 <= x_3_fu_1598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_reg_3089 <= x_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        y_2_reg_2989 <= y_2_fu_1587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_i_i_reg_2754 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (tmp_39_i_i_reg_2750 == 1'd0) & (icmp7_reg_2746 == 1'd0) & (icmp6_reg_2742 == 1'd0) & (tmp_34_i_i_reg_2738 == 1'd0) & (icmp5_reg_2734 == 1'd0) & (tmp_27_i_i_reg_2730 == 1'd0) & (tmp_23_i_i_reg_2726 == 1'd0) & (icmp3_reg_2722 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
        y_3_reg_2934 <= y_3_fu_1498_p2;
    end
end

always @ (*) begin
    if ((exitcond_fu_1523_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state20 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state20 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_1593_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_1902_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state55 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state55 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_2167_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state65 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state65 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_reg_2718 == 1'd1) | (((((((((((exitcond5_i_i_fu_1512_p2 == 1'd1) & (icmp3_reg_2722 == 1'd1)) | ((exitcond2_i_i_fu_1493_p2 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_45_i_i_reg_2754 == 1'd0) & (icmp3_reg_2722 == 1'd0))) | ((tmp_39_i_i_reg_2750 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp7_reg_2746 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp6_reg_2742 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_34_i_i_reg_2738 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp5_reg_2734 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_27_i_i_reg_2730 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_23_i_i_reg_2726 == 1'd1) & (icmp3_reg_2722 == 1'd0)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_reg_2994 == 1'd0))) begin
        ap_phi_mux_x2_i_i_phi_fu_560_p4 = x_3_reg_2998;
    end else begin
        ap_phi_mux_x2_i_i_phi_fu_560_p4 = x2_i_i_reg_556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_reg_2952 == 1'd0))) begin
        ap_phi_mux_x3_i_i_phi_fu_538_p4 = x_2_reg_2956;
    end else begin
        ap_phi_mux_x3_i_i_phi_fu_538_p4 = x3_i_i_reg_534;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_reg_3085 == 1'd0))) begin
        ap_phi_mux_x6_i_i_phi_fu_571_p4 = x_reg_3089;
    end else begin
        ap_phi_mux_x6_i_i_phi_fu_571_p4 = x6_i_i_reg_567;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_reg_3149 == 1'd0))) begin
        ap_phi_mux_x_i_i_phi_fu_593_p4 = x_1_reg_3153;
    end else begin
        ap_phi_mux_x_i_i_phi_fu_593_p4 = x_i_i_reg_589;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_reg_2718 == 1'd1) | (((((((((((exitcond5_i_i_fu_1512_p2 == 1'd1) & (icmp3_reg_2722 == 1'd1)) | ((exitcond2_i_i_fu_1493_p2 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_45_i_i_reg_2754 == 1'd0) & (icmp3_reg_2722 == 1'd0))) | ((tmp_39_i_i_reg_2750 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp7_reg_2746 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp6_reg_2742 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_34_i_i_reg_2738 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp5_reg_2734 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_27_i_i_reg_2730 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_23_i_i_reg_2726 == 1'd1) & (icmp3_reg_2722 == 1'd0)))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_empty_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0)))) begin
        bytes_plane0_V_V_read = 1'b1;
    end else begin
        bytes_plane0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((tmp_72_reg_2939 == 1'd0) & (exitcond2_reg_3085 == 1'd0)) | ((tmp_86_reg_3094 == 1'd0) & (exitcond2_reg_3085 == 1'd0)))) | ((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (((tmp_67_reg_3136 == 1'd0) & (exitcond3_reg_3149 == 1'd0)) | ((tmp_78_reg_3158 == 1'd0) & (exitcond3_reg_3149 == 1'd0)))))) begin
        bytes_plane1_V_V_blk_n = bytes_plane1_V_V_empty_n;
    end else begin
        bytes_plane1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op438_read_state56 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op532_read_state66 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)))) begin
        bytes_plane1_V_V_read = 1'b1;
    end else begin
        bytes_plane1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_45_i_i_fu_1143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_39_i_i_fu_1138_p2 == 1'd0) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0)) | ((icmp3_fu_1054_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_fu_1033_p2 == 1'd0)))) begin
        grp_fu_600_ap_start = 1'b1;
    end else begin
        grp_fu_600_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op262_write_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001)) | ((ap_predicate_op328_write_state30 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op454_write_state57 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op546_write_state67 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)))) begin
        img_V_val_0_V1_update = 1'b1;
    end else begin
        img_V_val_0_V1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (or_cond3_4_i_i_reg_2977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_cond3_3_i_i_reg_2973 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_cond3_2_i_i_reg_2969 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_cond3_1_i_i_reg_2965 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((or_cond3_i_i_reg_2961 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (or_cond2_6_i_i_reg_3027 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (or_cond2_5_i_i_reg_3023 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_cond2_4_i_i_reg_3019 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_cond2_3_i_i_reg_3015 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_cond2_2_i_i_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (or_cond2_1_i_i_reg_3007 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((or_cond2_i_i_reg_3003 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_cond1_3_i_i_reg_3110 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_cond1_2_i_i_reg_3106 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_cond1_1_i_i_reg_3102 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((or_cond1_i_i_reg_3098 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (or_cond_5_i_i_reg_3182 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (or_cond_4_i_i_reg_3178 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (or_cond_3_i_i_reg_3174 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (or_cond_2_i_i_reg_3170 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3) & (or_cond_1_i_i_reg_3166 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((or_cond_i_i_reg_3162 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        img_V_val_0_V_blk_n = img_V_val_0_V_full_n;
    end else begin
        img_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_13_fu_2625_p3;
    end else if (((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_10_fu_2571_p3;
    end else if (((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_9_fu_2517_p3;
    end else if (((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_7_fu_2463_p3;
    end else if (((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_5_fu_2409_p3;
    end else if (((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_3_fu_2355_p3;
    end else if (((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_1_fu_2301_p3;
    end else if (((ap_predicate_op546_write_state67 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_fu_2251_p3;
    end else if (((ap_predicate_op454_write_state57 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_2_fu_2027_p1;
    end else if (((or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_27_fu_1783_p3;
    end else if (((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_26_fu_1765_p3;
    end else if (((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_24_fu_1747_p3;
    end else if (((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_22_fu_1729_p3;
    end else if (((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_20_fu_1711_p3;
    end else if (((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_18_fu_1693_p3;
    end else if (((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_15_fu_1675_p3;
    end else if (((ap_predicate_op328_write_state30 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_12_fu_1657_p3;
    end else if ((((or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)))) begin
        img_V_val_0_V_din = reg_947;
    end else if ((((or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)))) begin
        img_V_val_0_V_din = reg_937;
    end else if ((((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001)))) begin
        img_V_val_0_V_din = reg_927;
    end else if ((((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001)))) begin
        img_V_val_0_V_din = reg_917;
    end else if ((((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)))) begin
        img_V_val_0_V_din = reg_907;
    end else if (((ap_predicate_op262_write_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_16_fu_1573_p1;
    end else begin
        img_V_val_0_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (or_cond3_4_i_i_reg_2977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_cond3_3_i_i_reg_2973 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_cond3_2_i_i_reg_2969 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_cond3_1_i_i_reg_2965 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((or_cond3_i_i_reg_2961 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (or_cond2_6_i_i_reg_3027 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (or_cond2_5_i_i_reg_3023 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_cond2_4_i_i_reg_3019 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_cond2_3_i_i_reg_3015 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_cond2_2_i_i_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (or_cond2_1_i_i_reg_3007 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((or_cond2_i_i_reg_3003 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_cond1_3_i_i_reg_3110 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_cond1_2_i_i_reg_3106 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_cond1_1_i_i_reg_3102 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((or_cond1_i_i_reg_3098 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (or_cond_5_i_i_reg_3182 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (or_cond_4_i_i_reg_3178 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (or_cond_3_i_i_reg_3174 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (or_cond_2_i_i_reg_3170 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3) & (or_cond_1_i_i_reg_3166 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((or_cond_i_i_reg_3162 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        img_V_val_1_V_blk_n = img_V_val_1_V_full_n;
    end else begin
        img_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_12_fu_2643_p3;
    end else if (((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_10_fu_2589_p3;
    end else if (((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_9_fu_2535_p3;
    end else if (((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_7_fu_2481_p3;
    end else if (((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_5_fu_2427_p3;
    end else if (((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_3_fu_2373_p3;
    end else if (((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_1_fu_2319_p3;
    end else if (((ap_predicate_op546_write_state67 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_fu_2264_p3;
    end else if (((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_3122[109:100]}};
    end else if (((or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_3122[89:80]}};
    end else if (((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_3122[69:60]}};
    end else if (((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_3122[49:40]}};
    end else if (((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_3122[29:20]}};
    end else if (((ap_predicate_op454_write_state57 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_2_fu_2032_p1;
    end else if ((((or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op262_write_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001)) | ((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001)) | ((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001)) | ((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001)) | ((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001)) | ((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001)) | ((ap_predicate_op328_write_state30 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)))) begin
        img_V_val_1_V_din = 10'd512;
    end else begin
        img_V_val_1_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (or_cond3_4_i_i_reg_2977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_cond3_3_i_i_reg_2973 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_cond3_2_i_i_reg_2969 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_cond3_1_i_i_reg_2965 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((or_cond3_i_i_reg_2961 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (or_cond2_6_i_i_reg_3027 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (or_cond2_5_i_i_reg_3023 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_cond2_4_i_i_reg_3019 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_cond2_3_i_i_reg_3015 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_cond2_2_i_i_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (or_cond2_1_i_i_reg_3007 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((or_cond2_i_i_reg_3003 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_cond1_3_i_i_reg_3110 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_cond1_2_i_i_reg_3106 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_cond1_1_i_i_reg_3102 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((or_cond1_i_i_reg_3098 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (or_cond_5_i_i_reg_3182 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (or_cond_4_i_i_reg_3178 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (or_cond_3_i_i_reg_3174 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (or_cond_2_i_i_reg_3170 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3) & (or_cond_1_i_i_reg_3166 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((or_cond_i_i_reg_3162 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        img_V_val_2_V_blk_n = img_V_val_2_V_full_n;
    end else begin
        img_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001)) | ((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001)) | ((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001)) | ((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001)) | ((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)) | ((ap_predicate_op454_write_state57 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001)) | ((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001)) | ((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001)) | ((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001)) | ((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001)) | ((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001)) | ((ap_predicate_op546_write_state67 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_01001)))) begin
        img_V_val_2_V_din = 10'd0;
    end else if ((((or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op262_write_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001)) | ((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001)) | ((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001)) | ((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001)) | ((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001)) | ((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001)) | ((ap_predicate_op328_write_state30 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)))) begin
        img_V_val_2_V_din = 10'd512;
    end else begin
        img_V_val_2_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (or_cond3_4_i_i_reg_2977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_cond3_3_i_i_reg_2973 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_cond3_2_i_i_reg_2969 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_cond3_1_i_i_reg_2965 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((or_cond3_i_i_reg_2961 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (or_cond2_6_i_i_reg_3027 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (or_cond2_5_i_i_reg_3023 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_cond2_4_i_i_reg_3019 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_cond2_3_i_i_reg_3015 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_cond2_2_i_i_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (or_cond2_1_i_i_reg_3007 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((or_cond2_i_i_reg_3003 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_cond1_3_i_i_reg_3110 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_cond1_2_i_i_reg_3106 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_cond1_1_i_i_reg_3102 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((or_cond1_i_i_reg_3098 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (or_cond_5_i_i_reg_3182 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (or_cond_4_i_i_reg_3178 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (or_cond_3_i_i_reg_3174 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (or_cond_2_i_i_reg_3170 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3) & (or_cond_1_i_i_reg_3166 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((or_cond_i_i_reg_3162 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        img_V_val_3_V_blk_n = img_V_val_3_V_full_n;
    end else begin
        img_V_val_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_13_fu_2652_p3;
    end else if (((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_10_fu_2598_p3;
    end else if (((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_9_fu_2544_p3;
    end else if (((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_7_fu_2490_p3;
    end else if (((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_5_fu_2436_p3;
    end else if (((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_3_fu_2382_p3;
    end else if (((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_1_fu_2328_p3;
    end else if (((ap_predicate_op546_write_state67 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_fu_2273_p3;
    end else if (((or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_27_fu_1792_p3;
    end else if (((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_26_fu_1774_p3;
    end else if (((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_24_fu_1756_p3;
    end else if (((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_22_fu_1738_p3;
    end else if (((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_20_fu_1720_p3;
    end else if (((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_18_fu_1702_p3;
    end else if (((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_16_fu_1684_p3;
    end else if (((ap_predicate_op328_write_state30 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_12_fu_1666_p3;
    end else if ((((or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)))) begin
        img_V_val_3_V_din = reg_952;
    end else if ((((or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)))) begin
        img_V_val_3_V_din = reg_942;
    end else if ((((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001)))) begin
        img_V_val_3_V_din = reg_932;
    end else if ((((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001)))) begin
        img_V_val_3_V_din = reg_922;
    end else if ((((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)))) begin
        img_V_val_3_V_din = reg_912;
    end else if ((((ap_predicate_op262_write_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((ap_predicate_op454_write_state57 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001)))) begin
        img_V_val_3_V_din = {{bytes_plane0_V_V_dout[19:10]}};
    end else begin
        img_V_val_3_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (or_cond3_4_i_i_reg_2977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_cond3_3_i_i_reg_2973 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_cond3_2_i_i_reg_2969 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_cond3_1_i_i_reg_2965 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((or_cond3_i_i_reg_2961 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (or_cond2_6_i_i_reg_3027 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (or_cond2_5_i_i_reg_3023 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_cond2_4_i_i_reg_3019 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_cond2_3_i_i_reg_3015 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_cond2_2_i_i_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (or_cond2_1_i_i_reg_3007 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((or_cond2_i_i_reg_3003 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_cond1_3_i_i_reg_3110 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_cond1_2_i_i_reg_3106 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_cond1_1_i_i_reg_3102 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((or_cond1_i_i_reg_3098 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (or_cond_5_i_i_reg_3182 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (or_cond_4_i_i_reg_3178 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (or_cond_3_i_i_reg_3174 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (or_cond_2_i_i_reg_3170 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3) & (or_cond_1_i_i_reg_3166 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((or_cond_i_i_reg_3162 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        img_V_val_4_V_blk_n = img_V_val_4_V_full_n;
    end else begin
        img_V_val_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_12_fu_2670_p3;
    end else if (((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_10_fu_2616_p3;
    end else if (((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_9_fu_2562_p3;
    end else if (((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_7_fu_2508_p3;
    end else if (((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_5_fu_2454_p3;
    end else if (((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_3_fu_2400_p3;
    end else if (((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_1_fu_2346_p3;
    end else if (((ap_predicate_op546_write_state67 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_fu_2292_p3;
    end else if (((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_3122[119:110]}};
    end else if (((or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_3122[99:90]}};
    end else if (((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_3122[79:70]}};
    end else if (((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_3122[59:50]}};
    end else if (((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_3122[39:30]}};
    end else if (((ap_predicate_op454_write_state57 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_4_V_din = {{p_Val2_1_fu_440[19:10]}};
    end else if ((((or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op262_write_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001)) | ((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001)) | ((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001)) | ((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001)) | ((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001)) | ((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001)) | ((ap_predicate_op328_write_state30 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)))) begin
        img_V_val_4_V_din = 10'd512;
    end else begin
        img_V_val_4_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (or_cond3_4_i_i_reg_2977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_cond3_3_i_i_reg_2973 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_cond3_2_i_i_reg_2969 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_cond3_1_i_i_reg_2965 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_2952 == 1'd0)) | ((or_cond3_i_i_reg_2961 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_reg_2952 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (or_cond2_6_i_i_reg_3027 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (or_cond2_5_i_i_reg_3023 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_cond2_4_i_i_reg_3019 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_cond2_3_i_i_reg_3015 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_cond2_2_i_i_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (or_cond2_1_i_i_reg_3007 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_2994 == 1'd0)) | ((or_cond2_i_i_reg_3003 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond1_reg_2994 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_cond1_3_i_i_reg_3110 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_cond1_2_i_i_reg_3106 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_cond1_1_i_i_reg_3102 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_3085 == 1'd0)) | ((or_cond1_i_i_reg_3098 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (exitcond2_reg_3085 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (or_cond_5_i_i_reg_3182 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (or_cond_4_i_i_reg_3178 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (or_cond_3_i_i_reg_3174 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (or_cond_2_i_i_reg_3170 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3) & (or_cond_1_i_i_reg_3166 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_3149 == 1'd0)) | ((or_cond_i_i_reg_3162 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_3149 == 1'd0) & (1'b0 == ap_block_pp3_stage2)))) begin
        img_V_val_5_V_blk_n = img_V_val_5_V_full_n;
    end else begin
        img_V_val_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001)) | ((or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001)) | ((or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)) | ((or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001)) | ((ap_predicate_op476_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001)) | ((ap_predicate_op472_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001)) | ((ap_predicate_op468_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)) | ((ap_predicate_op454_write_state57 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001)) | ((ap_predicate_op600_write_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001)) | ((ap_predicate_op592_write_state71 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001)) | ((ap_predicate_op584_write_state70 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001)) | ((ap_predicate_op576_write_state69 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001)) | ((ap_predicate_op568_write_state68 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001)) | ((ap_predicate_op546_write_state67 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_01001)))) begin
        img_V_val_5_V_din = 10'd0;
    end else if ((((or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((ap_predicate_op280_write_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op278_write_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op276_write_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op274_write_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op262_write_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((ap_predicate_op366_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001)) | ((ap_predicate_op362_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001)) | ((ap_predicate_op358_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001)) | ((ap_predicate_op354_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001)) | ((ap_predicate_op350_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001)) | ((ap_predicate_op346_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001)) | ((ap_predicate_op328_write_state30 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)))) begin
        img_V_val_5_V_din = 10'd512;
    end else begin
        img_V_val_5_V_din = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_2_loc_blk_n = tmp_2_loc_empty_n;
    end else begin
        tmp_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_3_loc_empty_n == 1'b0) | (tmp_2_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_2_loc_read = 1'b1;
    end else begin
        tmp_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_3_loc_blk_n = tmp_3_loc_empty_n;
    end else begin
        tmp_3_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_3_loc_empty_n == 1'b0) | (tmp_2_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_3_loc_read = 1'b1;
    end else begin
        tmp_3_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_3_loc_empty_n == 1'b0) | (tmp_2_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else if (((tmp_39_i_i_fu_1138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((tmp_45_i_i_fu_1143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_39_i_i_fu_1138_p2 == 1'd0) & (icmp7_fu_1132_p2 == 1'd0) & (icmp6_fu_1111_p2 == 1'd0) & (tmp_34_i_i_fu_1091_p2 == 1'd0) & (icmp5_fu_1085_p2 == 1'd0) & (tmp_27_i_i_fu_1065_p2 == 1'd0) & (tmp_23_i_i_fu_1060_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((((((tmp_45_i_i_fu_1143_p2 == 1'd0) & (tmp_39_i_i_fu_1138_p2 == 1'd0) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0)) | ((icmp7_fu_1132_p2 == 1'd1) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) | ((icmp6_fu_1111_p2 == 1'd1) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) | ((tmp_34_i_i_fu_1091_p2 == 1'd1) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) | ((icmp5_fu_1085_p2 == 1'd1) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) | ((tmp_27_i_i_fu_1065_p2 == 1'd1) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))) | ((tmp_23_i_i_fu_1060_p2 == 1'd1) & (icmp3_fu_1054_p2 == 1'd0) & (icmp_fu_1033_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & ((icmp_reg_2718 == 1'd1) | (((((((((((exitcond5_i_i_fu_1512_p2 == 1'd1) & (icmp3_reg_2722 == 1'd1)) | ((exitcond2_i_i_fu_1493_p2 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_45_i_i_reg_2754 == 1'd0) & (icmp3_reg_2722 == 1'd0))) | ((tmp_39_i_i_reg_2750 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp7_reg_2746 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp6_reg_2742 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_34_i_i_reg_2738 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((icmp5_reg_2734 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_27_i_i_reg_2730 == 1'd1) & (icmp3_reg_2722 == 1'd0))) | ((tmp_23_i_i_reg_2726 == 1'd1) & (icmp3_reg_2722 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp3_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (exitcond5_i_i_fu_1512_p2 == 1'd0) & (icmp_reg_2718 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_fu_1523_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((exitcond_fu_1523_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state28 : begin
            if (((exitcond9_i_i_fu_1582_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond1_fu_1593_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((exitcond1_fu_1593_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond2_fu_1902_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond2_fu_1902_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state64 : begin
            if (((exitcond4_i_i_fu_2156_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (exitcond3_fu_2167_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((ap_enable_reg_pp3_iter1 == 1'b0) & (exitcond3_fu_2167_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b0 == ap_block_pp3_stage1_subdone)) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign VideoFormat_off1_i_i_fu_1039_p2 = ($signed(tmp_3_loc_read_reg_2690) + $signed(8'd234));

assign VideoFormat_off2_i_i_fu_1070_p2 = ($signed(tmp_3_loc_read_reg_2690) + $signed(8'd236));

assign VideoFormat_off3_i_i_fu_1096_p2 = ($signed(tmp_3_loc_read_reg_2690) + $signed(8'd246));

assign VideoFormat_off4_i_i_fu_1117_p2 = ($signed(tmp_3_loc_read_reg_2690) + $signed(8'd241));

assign VideoFormat_off_i_i_fu_1018_p2 = ($signed(8'd238) + $signed(tmp_3_loc_read_reg_2690));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd68];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((img_V_val_0_V1_status == 1'b0) & (or_cond3_5_i_i_reg_2981 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op262_write_state21 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond_reg_2952 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op262_write_state21 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond_reg_2952 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op262_write_state21 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond_reg_2952 == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_predicate_op274_write_state22 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op274_write_state22 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op274_write_state22 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_predicate_op276_write_state23 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op276_write_state23 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op276_write_state23 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_predicate_op278_write_state24 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_predicate_op278_write_state24 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_predicate_op278_write_state24 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_predicate_op280_write_state25 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_predicate_op280_write_state25 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_predicate_op280_write_state25 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((img_V_val_0_V1_status == 1'b0) & (or_cond2_7_i_i_reg_3031 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op328_write_state30 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond1_reg_2994 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op328_write_state30 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond1_reg_2994 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op328_write_state30 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond1_reg_2994 == 1'd0))));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_01001 = ((ap_predicate_op346_write_state31 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_predicate_op346_write_state31 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_predicate_op346_write_state31 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_01001 = ((ap_predicate_op350_write_state32 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op350_write_state32 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op350_write_state32 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_01001 = ((ap_predicate_op354_write_state33 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_predicate_op354_write_state33 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_predicate_op354_write_state33 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_01001 = ((ap_predicate_op358_write_state34 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_predicate_op358_write_state34 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_predicate_op358_write_state34 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_01001 = ((ap_predicate_op362_write_state35 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((ap_predicate_op362_write_state35 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((ap_predicate_op362_write_state35 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_01001 = ((ap_predicate_op366_write_state36 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((ap_predicate_op366_write_state36 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((ap_predicate_op366_write_state36 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((img_V_val_0_V1_status == 1'b0) & (or_cond1_4_i_i_reg_3114 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((img_V_val_0_V1_status == 1'b0) & (or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_predicate_op438_read_state56 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((img_V_val_0_V1_status == 1'b0) & (or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_predicate_op438_read_state56 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((img_V_val_0_V1_status == 1'b0) & (or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_predicate_op438_read_state56 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_01001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op454_write_state57 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond2_reg_3085 == 1'd0))));
end

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op454_write_state57 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond2_reg_3085 == 1'd0))));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op454_write_state57 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond2_reg_3085 == 1'd0))));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_01001 = ((ap_predicate_op468_write_state58 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_predicate_op468_write_state58 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_predicate_op468_write_state58 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage4_01001 = ((ap_predicate_op472_write_state59 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_11001 = ((ap_predicate_op472_write_state59 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_subdone = ((ap_predicate_op472_write_state59 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage5_01001 = ((ap_predicate_op476_write_state60 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_11001 = ((ap_predicate_op476_write_state60 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_subdone = ((ap_predicate_op476_write_state60 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((img_V_val_0_V1_status == 1'b0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((img_V_val_0_V1_status == 1'b0) & (or_cond_6_i_i_reg_3186 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage1_01001 = (((img_V_val_0_V1_status == 1'b0) & (or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_predicate_op532_read_state66 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage1_11001 = (((img_V_val_0_V1_status == 1'b0) & (or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_predicate_op532_read_state66 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage1_subdone = (((img_V_val_0_V1_status == 1'b0) & (or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_predicate_op532_read_state66 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage2_01001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op546_write_state67 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond3_reg_3149 == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage2_11001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op546_write_state67 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond3_reg_3149 == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage2_subdone = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op546_write_state67 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond3_reg_3149 == 1'd0))));
end

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage3_01001 = ((ap_predicate_op568_write_state68 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage3_11001 = ((ap_predicate_op568_write_state68 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage3_subdone = ((ap_predicate_op568_write_state68 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage4_01001 = ((ap_predicate_op576_write_state69 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage4_11001 = ((ap_predicate_op576_write_state69 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage4_subdone = ((ap_predicate_op576_write_state69 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage5_01001 = ((ap_predicate_op584_write_state70 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage5_11001 = ((ap_predicate_op584_write_state70 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage5_subdone = ((ap_predicate_op584_write_state70 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage6_01001 = ((ap_predicate_op592_write_state71 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage6_11001 = ((ap_predicate_op592_write_state71 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage6_subdone = ((ap_predicate_op592_write_state71 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage7_01001 = ((ap_predicate_op600_write_state72 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage7_11001 = ((ap_predicate_op600_write_state72 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage7_subdone = ((ap_predicate_op600_write_state72 == 1'b1) & (img_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_3_loc_empty_n == 1'b0) | (tmp_2_loc_empty_n == 1'b0));
end

assign ap_block_state20_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage1_iter0 = (((ap_predicate_op262_write_state21 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond_reg_2952 == 1'd0)));
end

always @ (*) begin
    ap_block_state22_pp0_stage2_iter0 = ((ap_predicate_op274_write_state22 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage3_iter0 = ((ap_predicate_op276_write_state23 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage4_iter0 = ((ap_predicate_op278_write_state24 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage5_iter0 = ((ap_predicate_op280_write_state25 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage0_iter1 = ((img_V_val_0_V1_status == 1'b0) & (or_cond3_5_i_i_reg_2981 == 1'd1));
end

assign ap_block_state29_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp1_stage1_iter0 = (((ap_predicate_op328_write_state30 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond1_reg_2994 == 1'd0)));
end

always @ (*) begin
    ap_block_state31_pp1_stage2_iter0 = ((ap_predicate_op346_write_state31 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp1_stage3_iter0 = ((ap_predicate_op350_write_state32 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp1_stage4_iter0 = ((ap_predicate_op354_write_state33 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp1_stage5_iter0 = ((ap_predicate_op358_write_state34 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp1_stage6_iter0 = ((ap_predicate_op362_write_state35 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp1_stage7_iter0 = ((ap_predicate_op366_write_state36 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp1_stage0_iter1 = ((img_V_val_0_V1_status == 1'b0) & (or_cond2_7_i_i_reg_3031 == 1'd1));
end

assign ap_block_state55_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state56_pp2_stage1_iter0 = ((ap_predicate_op438_read_state56 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state57_pp2_stage2_iter0 = (((ap_predicate_op454_write_state57 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond2_reg_3085 == 1'd0)));
end

always @ (*) begin
    ap_block_state58_pp2_stage3_iter0 = ((ap_predicate_op468_write_state58 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state59_pp2_stage4_iter0 = ((ap_predicate_op472_write_state59 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state60_pp2_stage5_iter0 = ((ap_predicate_op476_write_state60 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state61_pp2_stage0_iter1 = ((img_V_val_0_V1_status == 1'b0) & (or_cond1_4_i_i_reg_3114 == 1'd1));
end

always @ (*) begin
    ap_block_state62_pp2_stage1_iter1 = ((img_V_val_0_V1_status == 1'b0) & (or_cond1_5_i_i_reg_3118_pp2_iter1_reg == 1'd1));
end

assign ap_block_state65_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state66_pp3_stage1_iter0 = ((ap_predicate_op532_read_state66 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state67_pp3_stage2_iter0 = (((ap_predicate_op546_write_state67 == 1'b1) & (img_V_val_0_V1_status == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (exitcond3_reg_3149 == 1'd0)));
end

always @ (*) begin
    ap_block_state68_pp3_stage3_iter0 = ((ap_predicate_op568_write_state68 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state69_pp3_stage4_iter0 = ((ap_predicate_op576_write_state69 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state70_pp3_stage5_iter0 = ((ap_predicate_op584_write_state70 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state71_pp3_stage6_iter0 = ((ap_predicate_op592_write_state71 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state72_pp3_stage7_iter0 = ((ap_predicate_op600_write_state72 == 1'b1) & (img_V_val_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state73_pp3_stage0_iter1 = ((img_V_val_0_V1_status == 1'b0) & (or_cond_6_i_i_reg_3186 == 1'd1));
end

always @ (*) begin
    ap_block_state74_pp3_stage1_iter1 = ((img_V_val_0_V1_status == 1'b0) & (or_cond_7_i_i_reg_3190_pp3_iter1_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_predicate_op262_write_state21 = ((or_cond3_i_i_reg_2961 == 1'd1) & (exitcond_reg_2952 == 1'd0));
end

always @ (*) begin
    ap_predicate_op274_write_state22 = ((or_cond3_1_i_i_reg_2965 == 1'd1) & (exitcond_reg_2952 == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_write_state23 = ((or_cond3_2_i_i_reg_2969 == 1'd1) & (exitcond_reg_2952 == 1'd0));
end

always @ (*) begin
    ap_predicate_op278_write_state24 = ((or_cond3_3_i_i_reg_2973 == 1'd1) & (exitcond_reg_2952 == 1'd0));
end

always @ (*) begin
    ap_predicate_op280_write_state25 = ((or_cond3_4_i_i_reg_2977 == 1'd1) & (exitcond_reg_2952 == 1'd0));
end

always @ (*) begin
    ap_predicate_op328_write_state30 = ((or_cond2_i_i_reg_3003 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op346_write_state31 = ((or_cond2_1_i_i_reg_3007 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op350_write_state32 = ((or_cond2_2_i_i_reg_3011 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op354_write_state33 = ((or_cond2_3_i_i_reg_3015 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op358_write_state34 = ((or_cond2_4_i_i_reg_3019 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op362_write_state35 = ((or_cond2_5_i_i_reg_3023 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op366_write_state36 = ((or_cond2_6_i_i_reg_3027 == 1'd1) & (exitcond1_reg_2994 == 1'd0));
end

always @ (*) begin
    ap_predicate_op438_read_state56 = (((tmp_72_reg_2939 == 1'd0) & (exitcond2_reg_3085 == 1'd0)) | ((tmp_86_reg_3094 == 1'd0) & (exitcond2_reg_3085 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op454_write_state57 = ((or_cond1_i_i_reg_3098 == 1'd1) & (exitcond2_reg_3085 == 1'd0));
end

always @ (*) begin
    ap_predicate_op468_write_state58 = ((or_cond1_1_i_i_reg_3102 == 1'd1) & (exitcond2_reg_3085 == 1'd0));
end

always @ (*) begin
    ap_predicate_op472_write_state59 = ((or_cond1_2_i_i_reg_3106 == 1'd1) & (exitcond2_reg_3085 == 1'd0));
end

always @ (*) begin
    ap_predicate_op476_write_state60 = ((or_cond1_3_i_i_reg_3110 == 1'd1) & (exitcond2_reg_3085 == 1'd0));
end

always @ (*) begin
    ap_predicate_op532_read_state66 = (((tmp_67_reg_3136 == 1'd0) & (exitcond3_reg_3149 == 1'd0)) | ((tmp_78_reg_3158 == 1'd0) & (exitcond3_reg_3149 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op546_write_state67 = ((or_cond_i_i_reg_3162 == 1'd1) & (exitcond3_reg_3149 == 1'd0));
end

always @ (*) begin
    ap_predicate_op568_write_state68 = ((or_cond_1_i_i_reg_3166 == 1'd1) & (exitcond3_reg_3149 == 1'd0));
end

always @ (*) begin
    ap_predicate_op576_write_state69 = ((or_cond_2_i_i_reg_3170 == 1'd1) & (exitcond3_reg_3149 == 1'd0));
end

always @ (*) begin
    ap_predicate_op584_write_state70 = ((or_cond_3_i_i_reg_3174 == 1'd1) & (exitcond3_reg_3149 == 1'd0));
end

always @ (*) begin
    ap_predicate_op592_write_state71 = ((or_cond_4_i_i_reg_3178 == 1'd1) & (exitcond3_reg_3149 == 1'd0));
end

always @ (*) begin
    ap_predicate_op600_write_state72 = ((or_cond_5_i_i_reg_3182 == 1'd1) & (exitcond3_reg_3149 == 1'd0));
end

assign exitcond1_fu_1593_p2 = ((ap_phi_mux_x2_i_i_phi_fu_560_p4 == loopWidth_2_cast62_i_reg_2758) ? 1'b1 : 1'b0);

assign exitcond2_fu_1902_p2 = ((ap_phi_mux_x6_i_i_phi_fu_571_p4 == loopWidth_1_cast66_i_reg_3040) ? 1'b1 : 1'b0);

assign exitcond2_i_i_fu_1493_p2 = ((y5_cast_i_i_fu_1489_p1 == tmp_51_cast_i_i_reg_2890) ? 1'b1 : 1'b0);

assign exitcond3_fu_2167_p2 = ((ap_phi_mux_x_i_i_phi_fu_593_p4 == loopWidth_cast68_i_i_reg_2825) ? 1'b1 : 1'b0);

assign exitcond4_i_i_fu_2156_p2 = ((y_cast_i_i_fu_2152_p1 == tmp_14_cast_i_i_reg_2835) ? 1'b1 : 1'b0);

assign exitcond5_i_i_fu_1512_p2 = ((y4_cast_i_i_fu_1508_p1 == tmp_21_cast_i_i_reg_3045) ? 1'b1 : 1'b0);

assign exitcond9_i_i_fu_1582_p2 = ((y3_cast_i_i_fu_1578_p1 == tmp_43_cast_i_i_reg_2768) ? 1'b1 : 1'b0);

assign exitcond_fu_1523_p2 = ((ap_phi_mux_x3_i_i_phi_fu_538_p4 == loopWidth_3_cast61_i_reg_2885) ? 1'b1 : 1'b0);

assign grp_fu_600_p0 = HwReg_width[11:0];

assign grp_fu_600_p1 = 12'd12;

assign grp_fu_605_p4 = {{tmp_2_loc_read_reg_2679[3:1]}};

assign grp_fu_735_p4 = {{bytes_plane0_V_V_dout[15:8]}};

assign grp_fu_885_p2 = ((tmp_3_loc_read_reg_2690 == 8'd23) ? 1'b1 : 1'b0);

assign grp_fu_890_p2 = ((tmp_3_loc_read_reg_2690 == 8'd19) ? 1'b1 : 1'b0);

assign grp_fu_895_p2 = ((tmp_3_loc_read_reg_2690 == 8'd3) ? 1'b1 : 1'b0);

assign icmp10_fu_1457_p2 = ((tmp_97_fu_1447_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp1_fu_1342_p2 = ((tmp_64_fu_1332_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1364_p2 = ((tmp_65_fu_1354_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_1054_p2 = ((tmp_66_fu_1044_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_1870_p2 = ((tmp_70_fu_1860_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1085_p2 = ((tmp_73_fu_1075_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_1111_p2 = ((tmp_79_fu_1101_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_1132_p2 = ((tmp_88_fu_1122_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_1222_p2 = ((tmp_93_fu_1212_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp9_fu_1244_p2 = ((tmp_94_fu_1234_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1033_p2 = ((tmp_61_fu_1023_p4 == 7'd0) ? 1'b1 : 1'b0);

assign img_V_val_0_V1_status = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign img_V_val_0_V_write = img_V_val_0_V1_update;

assign img_V_val_1_V_write = img_V_val_0_V1_update;

assign img_V_val_2_V_write = img_V_val_0_V1_update;

assign img_V_val_3_V_write = img_V_val_0_V1_update;

assign img_V_val_4_V_write = img_V_val_0_V1_update;

assign img_V_val_5_V_write = img_V_val_0_V1_update;

assign loopWidth_1_cast66_i_fu_1830_p1 = tmp_68_fu_1820_p4;

assign loopWidth_2_cast62_i_fu_1170_p1 = tmp_92_fu_1160_p4;

assign loopWidth_3_cast61_i_fu_1417_p1 = tmp_95_fu_1407_p4;

assign loopWidth_cast68_i_i_fu_1290_p1 = tmp_63_fu_1280_p4;

assign or_cond1_1_i_i_fu_1939_p2 = (tmp_38_i_i_fu_1929_p2 | icmp4_reg_3060);

assign or_cond1_2_i_i_fu_1944_p2 = (tmp_82_2_i_i_reg_3065 | tmp_38_i_i_fu_1929_p2);

assign or_cond1_3_i_i_fu_1949_p2 = (tmp_71_reg_3070 | tmp_38_i_i_fu_1929_p2);

assign or_cond1_4_i_i_fu_1954_p2 = (tmp_82_4_i_i_reg_3075 | tmp_38_i_i_fu_1929_p2);

assign or_cond1_5_i_i_fu_1959_p2 = (tmp_82_5_i_i_reg_3080 | tmp_38_i_i_fu_1929_p2);

assign or_cond1_i_i_fu_1934_p2 = (tmp_82_i_i_reg_3055 | tmp_38_i_i_fu_1929_p2);

assign or_cond2_1_i_i_fu_1618_p2 = (tmp_57_i_i_fu_1608_p2 | icmp8_reg_2783);

assign or_cond2_2_i_i_fu_1623_p2 = (tmp_90_2_i_i_reg_2788 | tmp_57_i_i_fu_1608_p2);

assign or_cond2_3_i_i_fu_1628_p2 = (tmp_57_i_i_fu_1608_p2 | icmp9_reg_2793);

assign or_cond2_4_i_i_fu_1633_p2 = (tmp_90_4_i_i_reg_2798 | tmp_57_i_i_fu_1608_p2);

assign or_cond2_5_i_i_fu_1638_p2 = (tmp_90_5_i_i_reg_2803 | tmp_57_i_i_fu_1608_p2);

assign or_cond2_6_i_i_fu_1643_p2 = (tmp_90_6_i_i_reg_2808 | tmp_57_i_i_fu_1608_p2);

assign or_cond2_7_i_i_fu_1648_p2 = (tmp_57_i_i_fu_1608_p2 | tmp_41_i_i_reg_2763);

assign or_cond2_i_i_fu_1613_p2 = (tmp_90_i_i_reg_2778 | tmp_57_i_i_fu_1608_p2);

assign or_cond3_1_i_i_fu_1548_p2 = (tmp_60_i_i_fu_1538_p2 | icmp10_reg_2905);

assign or_cond3_2_i_i_fu_1553_p2 = (tmp_60_i_i_fu_1538_p2 | tmp_100_2_i_i_reg_2910);

assign or_cond3_3_i_i_fu_1558_p2 = (tmp_98_reg_2915 | tmp_60_i_i_fu_1538_p2);

assign or_cond3_4_i_i_fu_1563_p2 = (tmp_60_i_i_fu_1538_p2 | tmp_100_4_i_i_reg_2920);

assign or_cond3_5_i_i_fu_1568_p2 = (tmp_60_i_i_fu_1538_p2 | tmp_100_5_i_i_reg_2925);

assign or_cond3_i_i_fu_1543_p2 = (tmp_60_i_i_fu_1538_p2 | tmp_100_i_i_reg_2900);

assign or_cond_1_i_i_fu_2204_p2 = (tmp_36_i_i_fu_2194_p2 | icmp1_reg_2850);

assign or_cond_2_i_i_fu_2209_p2 = (tmp_67_2_i_i_reg_2855 | tmp_36_i_i_fu_2194_p2);

assign or_cond_3_i_i_fu_2214_p2 = (tmp_36_i_i_fu_2194_p2 | icmp2_reg_2860);

assign or_cond_4_i_i_fu_2219_p2 = (tmp_67_4_i_i_reg_2865 | tmp_36_i_i_fu_2194_p2);

assign or_cond_5_i_i_fu_2224_p2 = (tmp_67_5_i_i_reg_2870 | tmp_36_i_i_fu_2194_p2);

assign or_cond_6_i_i_fu_2229_p2 = (tmp_67_6_i_i_reg_2875 | tmp_36_i_i_fu_2194_p2);

assign or_cond_7_i_i_fu_2234_p2 = (tmp_i_i_118_reg_2830 | tmp_36_i_i_fu_2194_p2);

assign or_cond_i_i_fu_2199_p2 = (tmp_67_i_i_reg_2845 | tmp_36_i_i_fu_2194_p2);

assign p_Result_7_1_i_i_fu_1968_p4 = {{bytes_plane1_V_V_dout[61:32]}};

assign p_Result_7_2_i_i_fu_1978_p4 = {{bytes_plane1_V_V_dout[93:64]}};

assign p_Result_7_3_i_i_fu_1988_p4 = {{bytes_plane1_V_V_dout[125:96]}};

assign p_Result_8_3_i_i_fu_2010_p5 = {{p_Val2_1_fu_440[127:120]}, {tmp_37_i_i_fu_1998_p5}};

assign remainPix_1_fu_1151_p1 = tmp_2_loc_read_reg_2679[3:0];

assign remainPix_fu_1271_p1 = tmp_2_loc_read_reg_2679[3:0];

assign tmp_100_2_i_i_fu_1463_p2 = ((tmp_50_i_i_fu_1421_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_100_4_i_i_fu_1477_p2 = ((tmp_50_i_i_fu_1421_p3 > 3'd4) ? 1'b1 : 1'b0);

assign tmp_100_5_i_i_fu_1483_p2 = ((tmp_50_i_i_fu_1421_p3 > 3'd5) ? 1'b1 : 1'b0);

assign tmp_100_i_i_fu_1441_p2 = ((tmp_50_i_i_fu_1421_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1180_p1 = grp_fu_605_p4;

assign tmp_12_fu_2418_p4 = {{p_Val2_4_reg_3194[55:48]}};

assign tmp_13_i_i_fu_1304_p3 = ((tmp_i_i_118_fu_1294_p2[0:0] === 1'b1) ? 4'd8 : tmp_fu_1300_p1);

assign tmp_14_cast_i_i_fu_1312_p1 = Height;

assign tmp_14_fu_2445_p4 = {{p_Val2_4_reg_3194[63:56]}};

assign tmp_15_cast_i_i_fu_1322_p1 = $signed(tmp_15_i_i_fu_1316_p2);

assign tmp_15_i_i_fu_1316_p2 = ($signed(13'd8191) + $signed(loopWidth_cast68_i_i_fu_1290_p1));

assign tmp_16_cast_i_i_cast_fu_1811_p1 = tmp_2_loc_read_reg_2679;

assign tmp_16_fu_2472_p4 = {{p_Val2_4_reg_3194[71:64]}};

assign tmp_17_i_i_fu_1814_p2 = (15'd15 + tmp_16_cast_i_i_cast_fu_1811_p1);

assign tmp_18_fu_2499_p4 = {{p_Val2_4_reg_3194[79:72]}};

assign tmp_19_i_i_fu_1805_p2 = ((tmp_69_fu_1801_p1 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_1_fu_2282_p4 = {{p_Val2_s_fu_444[15:8]}};

assign tmp_20_fu_2526_p4 = {{p_Val2_4_reg_3194[87:80]}};

assign tmp_20_i_i_fu_1834_p3 = ((tmp_19_i_i_reg_3035[0:0] === 1'b1) ? 3'd6 : reg_903);

assign tmp_21_cast_i_i_fu_1841_p1 = Height;

assign tmp_22_cast_i_i_fu_1850_p1 = $signed(tmp_22_i_i_fu_1844_p2);

assign tmp_22_fu_2553_p4 = {{p_Val2_4_reg_3194[95:88]}};

assign tmp_22_i_i_fu_1844_p2 = ($signed(13'd8191) + $signed(loopWidth_1_cast66_i_fu_1830_p1));

assign tmp_23_i_i_fu_1060_p2 = ((tmp_3_loc_read_reg_2690 == 8'd12) ? 1'b1 : 1'b0);

assign tmp_24_fu_2580_p4 = {{p_Val2_4_reg_3194[103:96]}};

assign tmp_26_fu_2607_p4 = {{p_Val2_4_reg_3194[111:104]}};

assign tmp_27_i_i_fu_1065_p2 = ((tmp_3_loc_read_reg_2690 == 8'd28) ? 1'b1 : 1'b0);

assign tmp_29_fu_2634_p4 = {{p_Val2_4_reg_3194[119:112]}};

assign tmp_31_fu_2661_p4 = {{p_Val2_4_reg_3194[127:120]}};

assign tmp_34_i_i_fu_1091_p2 = ((tmp_3_loc_read_reg_2690 == 8'd29) ? 1'b1 : 1'b0);

assign tmp_36_i_i_fu_2194_p2 = (($signed(x_cast_i_i_fu_2178_p1) < $signed(tmp_15_cast_i_i_reg_2840)) ? 1'b1 : 1'b0);

assign tmp_37_i_i_fu_1998_p5 = {{{{p_Result_7_3_i_i_fu_1988_p4}, {p_Result_7_2_i_i_fu_1978_p4}}, {p_Result_7_1_i_i_fu_1968_p4}}, {tmp_87_fu_1964_p1}};

assign tmp_38_i_i_fu_1929_p2 = (($signed(x6_cast_i_i_fu_1913_p1) < $signed(tmp_22_cast_i_i_reg_3050)) ? 1'b1 : 1'b0);

assign tmp_39_i_i_fu_1138_p2 = ((tmp_3_loc_read_reg_2690 == 8'd24) ? 1'b1 : 1'b0);

assign tmp_3_fu_2310_p4 = {{p_Val2_4_reg_3194[23:16]}};

assign tmp_40_i_i_fu_1154_p2 = (15'd15 + widthInPix_1_cast63_s_fu_1148_p1);

assign tmp_41_i_i_fu_1174_p2 = ((remainPix_1_fu_1151_p1 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_42_i_i_fu_1184_p3 = ((tmp_41_i_i_fu_1174_p2[0:0] === 1'b1) ? 4'd8 : tmp_10_fu_1180_p1);

assign tmp_43_cast_i_i_fu_1192_p1 = Height;

assign tmp_44_cast_i_i_fu_1202_p1 = $signed(tmp_44_i_i_fu_1196_p2);

assign tmp_44_i_i_fu_1196_p2 = ($signed(13'd8191) + $signed(loopWidth_2_cast62_i_fu_1170_p1));

assign tmp_45_i_i_fu_1143_p2 = ((tmp_3_loc_read_reg_2690 == 8'd25) ? 1'b1 : 1'b0);

assign tmp_46_cast_i_i_cast_fu_1398_p1 = tmp_2_loc_read_reg_2679;

assign tmp_47_i_i_fu_1401_p2 = (15'd15 + tmp_46_cast_i_i_cast_fu_1398_p1);

assign tmp_49_i_i_fu_1392_p2 = ((tmp_96_fu_1388_p1 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_50_i_i_fu_1421_p3 = ((tmp_49_i_i_reg_2880[0:0] === 1'b1) ? 3'd6 : reg_903);

assign tmp_51_cast_i_i_fu_1428_p1 = Height;

assign tmp_52_cast_i_i_fu_1437_p1 = $signed(tmp_52_i_i_fu_1431_p2);

assign tmp_52_i_i_fu_1431_p2 = ($signed(13'd8191) + $signed(loopWidth_3_cast61_i_fu_1417_p1));

assign tmp_57_i_i_fu_1608_p2 = (($signed(x2_cast_i_i_fu_1604_p1) < $signed(tmp_44_cast_i_i_reg_2773)) ? 1'b1 : 1'b0);

assign tmp_5_fu_2337_p4 = {{p_Val2_4_reg_3194[31:24]}};

assign tmp_60_i_i_fu_1538_p2 = (($signed(x3_cast_i_i_fu_1534_p1) < $signed(tmp_52_cast_i_i_reg_2895)) ? 1'b1 : 1'b0);

assign tmp_61_fu_1023_p4 = {{VideoFormat_off_i_i_fu_1018_p2[7:1]}};

assign tmp_63_fu_1280_p4 = {{tmp_i_i_fu_1274_p2[14:4]}};

assign tmp_64_fu_1332_p4 = {{tmp_13_i_i_fu_1304_p3[3:1]}};

assign tmp_65_fu_1354_p4 = {{tmp_13_i_i_fu_1304_p3[3:2]}};

assign tmp_66_fu_1044_p4 = {{VideoFormat_off1_i_i_fu_1039_p2[7:1]}};

assign tmp_67_2_i_i_fu_1348_p2 = ((tmp_13_i_i_fu_1304_p3 > 4'd2) ? 1'b1 : 1'b0);

assign tmp_67_4_i_i_fu_1370_p2 = ((tmp_13_i_i_fu_1304_p3 > 4'd4) ? 1'b1 : 1'b0);

assign tmp_67_5_i_i_fu_1376_p2 = ((tmp_13_i_i_fu_1304_p3 > 4'd5) ? 1'b1 : 1'b0);

assign tmp_67_6_i_i_fu_1382_p2 = ((tmp_13_i_i_fu_1304_p3 > 4'd6) ? 1'b1 : 1'b0);

assign tmp_67_fu_2148_p1 = y_i_i_reg_578[0:0];

assign tmp_67_i_i_fu_1326_p2 = ((tmp_13_i_i_fu_1304_p3 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_68_fu_1820_p4 = {{tmp_17_i_i_fu_1814_p2[14:4]}};

assign tmp_69_fu_1801_p1 = grp_fu_600_p2[4:0];

assign tmp_70_fu_1860_p4 = {{tmp_20_i_i_fu_1834_p3[2:1]}};

assign tmp_72_fu_1504_p1 = y4_i_i_reg_523[0:0];

assign tmp_73_fu_1075_p4 = {{VideoFormat_off2_i_i_fu_1070_p2[7:1]}};

assign tmp_76_fu_2182_p2 = (grp_fu_890_p2 | grp_fu_885_p2);

assign tmp_78_fu_2188_p2 = (tmp_76_fu_2182_p2 | grp_fu_895_p2);

assign tmp_79_fu_1101_p4 = {{VideoFormat_off3_i_i_fu_1096_p2[7:1]}};

assign tmp_7_fu_2364_p4 = {{p_Val2_4_reg_3194[39:32]}};

assign tmp_80_fu_2247_p1 = bytes_plane0_V_V_dout[7:0];

assign tmp_81_fu_2260_p1 = p_Val2_s_fu_444[7:0];

assign tmp_82_2_i_i_fu_1876_p2 = ((tmp_20_i_i_fu_1834_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_82_4_i_i_fu_1890_p2 = ((tmp_20_i_i_fu_1834_p3 > 3'd4) ? 1'b1 : 1'b0);

assign tmp_82_5_i_i_fu_1896_p2 = ((tmp_20_i_i_fu_1834_p3 > 3'd5) ? 1'b1 : 1'b0);

assign tmp_82_i_i_fu_1854_p2 = ((tmp_20_i_i_fu_1834_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_84_fu_1917_p2 = (grp_fu_890_p2 | grp_fu_885_p2);

assign tmp_86_fu_1923_p2 = (tmp_84_fu_1917_p2 | grp_fu_895_p2);

assign tmp_87_fu_1964_p1 = bytes_plane1_V_V_dout[29:0];

assign tmp_88_fu_1122_p4 = {{VideoFormat_off4_i_i_fu_1117_p2[7:1]}};

assign tmp_90_2_i_i_fu_1228_p2 = ((tmp_42_i_i_fu_1184_p3 > 4'd2) ? 1'b1 : 1'b0);

assign tmp_90_4_i_i_fu_1250_p2 = ((tmp_42_i_i_fu_1184_p3 > 4'd4) ? 1'b1 : 1'b0);

assign tmp_90_5_i_i_fu_1256_p2 = ((tmp_42_i_i_fu_1184_p3 > 4'd5) ? 1'b1 : 1'b0);

assign tmp_90_6_i_i_fu_1262_p2 = ((tmp_42_i_i_fu_1184_p3 > 4'd6) ? 1'b1 : 1'b0);

assign tmp_90_i_i_fu_1206_p2 = ((tmp_42_i_i_fu_1184_p3 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_92_fu_1160_p4 = {{tmp_40_i_i_fu_1154_p2[14:4]}};

assign tmp_93_fu_1212_p4 = {{tmp_42_i_i_fu_1184_p3[3:1]}};

assign tmp_94_fu_1234_p4 = {{tmp_42_i_i_fu_1184_p3[3:2]}};

assign tmp_95_fu_1407_p4 = {{tmp_47_i_i_fu_1401_p2[14:4]}};

assign tmp_96_fu_1388_p1 = grp_fu_600_p2[4:0];

assign tmp_97_fu_1447_p4 = {{tmp_50_i_i_fu_1421_p3[2:1]}};

assign tmp_99_fu_1653_p1 = bytes_plane0_V_V_dout[7:0];

assign tmp_9_fu_2391_p4 = {{p_Val2_4_reg_3194[47:40]}};

assign tmp_fu_1300_p1 = grp_fu_605_p4;

assign tmp_i_i_118_fu_1294_p2 = ((remainPix_fu_1271_p1 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1274_p2 = (15'd15 + widthInPix_cast69_i_s_fu_1268_p1);

assign tmp_val_0_V_10_fu_2571_p3 = {{reg_997}, {2'd0}};

assign tmp_val_0_V_12_fu_1657_p3 = {{tmp_99_fu_1653_p1}, {2'd0}};

assign tmp_val_0_V_13_fu_2625_p3 = {{reg_1005}, {2'd0}};

assign tmp_val_0_V_15_fu_1675_p3 = {{reg_957}, {2'd0}};

assign tmp_val_0_V_16_fu_1573_p1 = bytes_plane0_V_V_dout[9:0];

assign tmp_val_0_V_18_fu_1693_p3 = {{reg_965}, {2'd0}};

assign tmp_val_0_V_1_fu_2301_p3 = {{reg_957}, {2'd0}};

assign tmp_val_0_V_20_fu_1711_p3 = {{reg_973}, {2'd0}};

assign tmp_val_0_V_22_fu_1729_p3 = {{reg_981}, {2'd0}};

assign tmp_val_0_V_24_fu_1747_p3 = {{reg_989}, {2'd0}};

assign tmp_val_0_V_26_fu_1765_p3 = {{reg_997}, {2'd0}};

assign tmp_val_0_V_27_fu_1783_p3 = {{reg_1005}, {2'd0}};

assign tmp_val_0_V_2_fu_2027_p1 = bytes_plane0_V_V_dout[9:0];

assign tmp_val_0_V_3_fu_2355_p3 = {{reg_965}, {2'd0}};

assign tmp_val_0_V_5_fu_2409_p3 = {{reg_973}, {2'd0}};

assign tmp_val_0_V_7_fu_2463_p3 = {{reg_981}, {2'd0}};

assign tmp_val_0_V_9_fu_2517_p3 = {{reg_989}, {2'd0}};

assign tmp_val_0_V_fu_2251_p3 = {{tmp_80_fu_2247_p1}, {2'd0}};

assign tmp_val_1_V_10_fu_2589_p3 = {{tmp_24_fu_2580_p4}, {2'd0}};

assign tmp_val_1_V_12_fu_2643_p3 = {{tmp_29_fu_2634_p4}, {2'd0}};

assign tmp_val_1_V_1_fu_2319_p3 = {{tmp_3_fu_2310_p4}, {2'd0}};

assign tmp_val_1_V_2_fu_2032_p1 = p_Val2_1_fu_440[9:0];

assign tmp_val_1_V_3_fu_2373_p3 = {{tmp_7_fu_2364_p4}, {2'd0}};

assign tmp_val_1_V_5_fu_2427_p3 = {{tmp_12_fu_2418_p4}, {2'd0}};

assign tmp_val_1_V_7_fu_2481_p3 = {{tmp_16_fu_2472_p4}, {2'd0}};

assign tmp_val_1_V_9_fu_2535_p3 = {{tmp_20_fu_2526_p4}, {2'd0}};

assign tmp_val_1_V_fu_2264_p3 = {{tmp_81_fu_2260_p1}, {2'd0}};

assign tmp_val_3_V_10_fu_2598_p3 = {{reg_1001}, {2'd0}};

assign tmp_val_3_V_12_fu_1666_p3 = {{grp_fu_735_p4}, {2'd0}};

assign tmp_val_3_V_13_fu_2652_p3 = {{reg_1009}, {2'd0}};

assign tmp_val_3_V_16_fu_1684_p3 = {{reg_961}, {2'd0}};

assign tmp_val_3_V_18_fu_1702_p3 = {{reg_969}, {2'd0}};

assign tmp_val_3_V_1_fu_2328_p3 = {{reg_961}, {2'd0}};

assign tmp_val_3_V_20_fu_1720_p3 = {{reg_977}, {2'd0}};

assign tmp_val_3_V_22_fu_1738_p3 = {{reg_985}, {2'd0}};

assign tmp_val_3_V_24_fu_1756_p3 = {{reg_993}, {2'd0}};

assign tmp_val_3_V_26_fu_1774_p3 = {{reg_1001}, {2'd0}};

assign tmp_val_3_V_27_fu_1792_p3 = {{reg_1009}, {2'd0}};

assign tmp_val_3_V_3_fu_2382_p3 = {{reg_969}, {2'd0}};

assign tmp_val_3_V_5_fu_2436_p3 = {{reg_977}, {2'd0}};

assign tmp_val_3_V_7_fu_2490_p3 = {{reg_985}, {2'd0}};

assign tmp_val_3_V_9_fu_2544_p3 = {{reg_993}, {2'd0}};

assign tmp_val_3_V_fu_2273_p3 = {{grp_fu_735_p4}, {2'd0}};

assign tmp_val_4_V_10_fu_2616_p3 = {{tmp_26_fu_2607_p4}, {2'd0}};

assign tmp_val_4_V_12_fu_2670_p3 = {{tmp_31_fu_2661_p4}, {2'd0}};

assign tmp_val_4_V_1_fu_2346_p3 = {{tmp_5_fu_2337_p4}, {2'd0}};

assign tmp_val_4_V_3_fu_2400_p3 = {{tmp_9_fu_2391_p4}, {2'd0}};

assign tmp_val_4_V_5_fu_2454_p3 = {{tmp_14_fu_2445_p4}, {2'd0}};

assign tmp_val_4_V_7_fu_2508_p3 = {{tmp_18_fu_2499_p4}, {2'd0}};

assign tmp_val_4_V_9_fu_2562_p3 = {{tmp_22_fu_2553_p4}, {2'd0}};

assign tmp_val_4_V_fu_2292_p3 = {{tmp_1_fu_2282_p4}, {2'd0}};

assign widthInPix_1_cast63_s_fu_1148_p1 = tmp_2_loc_read_reg_2679;

assign widthInPix_cast69_i_s_fu_1268_p1 = tmp_2_loc_read_reg_2679;

assign x2_cast_i_i_fu_1604_p1 = ap_phi_mux_x2_i_i_phi_fu_560_p4;

assign x3_cast_i_i_fu_1534_p1 = ap_phi_mux_x3_i_i_phi_fu_538_p4;

assign x6_cast_i_i_fu_1913_p1 = ap_phi_mux_x6_i_i_phi_fu_571_p4;

assign x_1_fu_2172_p2 = (ap_phi_mux_x_i_i_phi_fu_593_p4 + 13'd1);

assign x_2_fu_1528_p2 = (ap_phi_mux_x3_i_i_phi_fu_538_p4 + 13'd1);

assign x_3_fu_1598_p2 = (ap_phi_mux_x2_i_i_phi_fu_560_p4 + 13'd1);

assign x_cast_i_i_fu_2178_p1 = ap_phi_mux_x_i_i_phi_fu_593_p4;

assign x_fu_1907_p2 = (ap_phi_mux_x6_i_i_phi_fu_571_p4 + 13'd1);

assign y3_cast_i_i_fu_1578_p1 = y3_i_i_reg_545;

assign y4_cast_i_i_fu_1508_p1 = y4_i_i_reg_523;

assign y5_cast_i_i_fu_1489_p1 = y5_i_i_reg_512;

assign y_1_fu_1517_p2 = (16'd1 + y4_i_i_reg_523);

assign y_2_fu_1587_p2 = (y3_i_i_reg_545 + 16'd1);

assign y_3_fu_1498_p2 = (y5_i_i_reg_512 + 16'd1);

assign y_cast_i_i_fu_2152_p1 = y_i_i_reg_578;

assign y_fu_2161_p2 = (16'd1 + y_i_i_reg_578);

always @ (posedge ap_clk) begin
    loopWidth_2_cast62_i_reg_2758[12:11] <= 2'b00;
    tmp_43_cast_i_i_reg_2768[16:12] <= 5'b00000;
    loopWidth_cast68_i_i_reg_2825[12:11] <= 2'b00;
    tmp_14_cast_i_i_reg_2835[16:12] <= 5'b00000;
    loopWidth_3_cast61_i_reg_2885[12:11] <= 2'b00;
    tmp_51_cast_i_i_reg_2890[16:12] <= 5'b00000;
    loopWidth_1_cast66_i_reg_3040[12:11] <= 2'b00;
    tmp_21_cast_i_i_reg_3045[16:12] <= 5'b00000;
end

endmodule //design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream
