module mux(o,i0,i1,i2,i3,s0,s1);
input i0,i1,i2,i3,s0,s1;
output o;

wire a1,a2,a3,a4,n1,n0;

not(n0,s0);
not(n1,s1);

and(a1,i0,n0,n1);
and(a1,i0,n0,s1);
and(a3,i2,s0,n1);
and(a4,i3,s0,s1);
or(o,a1,a2,a3,a4);

endmodule
