

================================================================
== Vitis HLS Report for 'fpsub503_1_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:36:06 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |       24|       24|         3|          3|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    620|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     79|    -|
|Register         |        -|    -|     268|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     332|    707|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_127_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_179_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_168_p2         |         +|   0|  0|  71|          64|          64|
    |and_ln54_5_fu_223_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_fu_174_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln53_fu_121_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln54_5_fu_234_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln54_fu_193_p2         |        or|   0|  0|  64|          64|          64|
    |sext_ln45_cast_fu_105_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln54_13_fu_189_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_14_fu_206_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_15_fu_228_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_fu_184_p2        |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 620|         586|         586|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i    |   9|          2|    4|          8|
    |borrow_reg_94         |   9|          2|    1|          2|
    |coeff_address0_local  |  14|          3|    6|         18|
    |coeff_we0_local       |   9|          2|    8|         16|
    |i_32_fu_58            |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  79|         17|   25|         58|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |and_ln54_reg_287        |  64|   0|   64|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |borrow_reg_94           |   1|   0|    1|          0|
    |coeff_addr_reg_263      |   3|   0|    6|          3|
    |coeff_load_reg_273      |  64|   0|   64|          0|
    |i_32_fu_58              |   4|   0|    4|          0|
    |sext_ln45_cast_reg_255  |  64|   0|   64|          0|
    |tempReg_reg_278         |  64|   0|   64|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 268|   0|  271|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fpsub503.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fpsub503.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fpsub503.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fpsub503.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fpsub503.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fpsub503.1_Pipeline_VITIS_LOOP_53_2|  return value|
|coeff_address0  |  out|    6|   ap_memory|                                coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|                                coeff|         array|
|coeff_we0       |  out|    8|   ap_memory|                                coeff|         array|
|coeff_d0        |  out|   64|   ap_memory|                                coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|                                coeff|         array|
|sext_ln45       |   in|    1|     ap_none|                            sext_ln45|        scalar|
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_32 = alloca i32 1" [src/generic/fp_generic.c:44]   --->   Operation 6 'alloca' 'i_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln45"   --->   Operation 8 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.99ns)   --->   "%sext_ln45_cast = select i1 %sext_ln45_read, i64 18446744073709551615, i64 0"   --->   Operation 9 'select' 'sext_ln45_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 0, i4 %i_32" [src/generic/fp_generic.c:44]   --->   Operation 10 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc32.split" [src/generic/fp_generic.c:53]   --->   Operation 12 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %i_32" [src/generic/fp_generic.c:54]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln53 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:53]   --->   Operation 14 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln53 = add i4 %i, i4 1" [src/generic/fp_generic.c:53]   --->   Operation 15 'add' 'add_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc32.split, void %for.end34.exitStub" [src/generic/fp_generic.c:53]   --->   Operation 16 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %i" [src/generic/fp_generic.c:54]   --->   Operation 17 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %trunc_ln54" [src/generic/fp_generic.c:54]   --->   Operation 18 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln54_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %zext_ln54" [src/generic/fp_generic.c:54]   --->   Operation 19 'bitconcatenate' 'zext_ln54_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i5 %zext_ln54_s" [src/generic/fp_generic.c:54]   --->   Operation 20 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln54_6" [src/generic/fp_generic.c:54]   --->   Operation 21 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:54]   --->   Operation 22 'load' 'coeff_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i3 %trunc_ln54" [src/generic/fp_generic.c:54]   --->   Operation 23 'zext' 'zext_ln54_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln54_8" [src/generic/fp_generic.c:54]   --->   Operation 24 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:54]   --->   Operation 25 'load' 'p503x2_1_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %add_ln53, i4 %i_32" [src/generic/fp_generic.c:44]   --->   Operation 26 'store' 'store_ln44' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:54]   --->   Operation 27 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i1 %borrow" [src/generic/fp_generic.c:54]   --->   Operation 28 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.52ns)   --->   "%tempReg = add i64 %coeff_load, i64 %zext_ln54_7" [src/generic/fp_generic.c:54]   --->   Operation 29 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:54]   --->   Operation 30 'load' 'p503x2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%and_ln54 = and i64 %p503x2_1_load, i64 %sext_ln45_cast" [src/generic/fp_generic.c:54]   --->   Operation 31 'and' 'and_ln54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:44]   --->   Operation 32 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:44]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/generic/fp_generic.c:53]   --->   Operation 34 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.52ns)   --->   "%add_ln54 = add i64 %and_ln54, i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 35 'add' 'add_ln54' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln54 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %add_ln54, i8 255" [src/generic/fp_generic.c:54]   --->   Operation 36 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_15)   --->   "%xor_ln54 = xor i64 %add_ln54, i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 37 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_15)   --->   "%xor_ln54_13 = xor i64 %and_ln54, i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 38 'xor' 'xor_ln54_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_15)   --->   "%or_ln54 = or i64 %xor_ln54, i64 %xor_ln54_13" [src/generic/fp_generic.c:54]   --->   Operation 39 'or' 'or_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_5)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:54]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_5)   --->   "%xor_ln54_14 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:54]   --->   Operation 41 'xor' 'xor_ln54_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_5)   --->   "%trunc_ln54_6 = trunc i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 42 'trunc' 'trunc_ln54_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_5)   --->   "%xor_ln54_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln54_14, i63 %trunc_ln54_6" [src/generic/fp_generic.c:54]   --->   Operation 43 'bitconcatenate' 'xor_ln54_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_5)   --->   "%and_ln54_5 = and i64 %coeff_load, i64 %xor_ln54_s" [src/generic/fp_generic.c:54]   --->   Operation 44 'and' 'and_ln54_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_15 = xor i64 %or_ln54, i64 %add_ln54" [src/generic/fp_generic.c:54]   --->   Operation 45 'xor' 'xor_ln54_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln54_5 = or i64 %xor_ln54_15, i64 %and_ln54_5" [src/generic/fp_generic.c:54]   --->   Operation 46 'or' 'or_ln54_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln54_5, i32 63" [src/generic/fp_generic.c:53]   --->   Operation 47 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc32" [src/generic/fp_generic.c:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_32                       (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
sext_ln45_read             (read                  ) [ 0000]
sext_ln45_cast             (select                ) [ 0010]
store_ln44                 (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
borrow                     (phi                   ) [ 0110]
i                          (load                  ) [ 0000]
icmp_ln53                  (icmp                  ) [ 0100]
add_ln53                   (add                   ) [ 0000]
br_ln53                    (br                    ) [ 0000]
trunc_ln54                 (trunc                 ) [ 0000]
zext_ln54                  (zext                  ) [ 0000]
zext_ln54_s                (bitconcatenate        ) [ 0000]
zext_ln54_6                (zext                  ) [ 0000]
coeff_addr                 (getelementptr         ) [ 0011]
zext_ln54_8                (zext                  ) [ 0000]
p503x2_1_addr              (getelementptr         ) [ 0010]
store_ln44                 (store                 ) [ 0000]
coeff_load                 (load                  ) [ 0001]
zext_ln54_7                (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0001]
p503x2_1_load              (load                  ) [ 0000]
and_ln54                   (and                   ) [ 0001]
specpipeline_ln44          (specpipeline          ) [ 0000]
speclooptripcount_ln44     (speclooptripcount     ) [ 0000]
specloopname_ln53          (specloopname          ) [ 0000]
add_ln54                   (add                   ) [ 0000]
store_ln54                 (store                 ) [ 0000]
xor_ln54                   (xor                   ) [ 0000]
xor_ln54_13                (xor                   ) [ 0000]
or_ln54                    (or                    ) [ 0000]
bit_sel                    (bitselect             ) [ 0000]
xor_ln54_14                (xor                   ) [ 0000]
trunc_ln54_6               (trunc                 ) [ 0000]
xor_ln54_s                 (bitconcatenate        ) [ 0000]
and_ln54_5                 (and                   ) [ 0000]
xor_ln54_15                (xor                   ) [ 0000]
or_ln54_5                  (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0101]
br_ln53                    (br                    ) [ 0101]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coeff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_32_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_32/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln45_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="coeff_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="coeff_load/1 store_ln54/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p503x2_1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="borrow_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="borrow_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln45_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln44_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln53_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln53_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln54_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln54_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln54_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln54_s/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln54_6_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_6/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln54_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_8/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln44_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln54_7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_7/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tempReg_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="and_ln54_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln54_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="0" index="1" bw="64" slack="1"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln54_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="1"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln54_13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="0" index="1" bw="64" slack="1"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_13/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln54_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bit_sel_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="1"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln54_14_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_14/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln54_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_6/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xor_ln54_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="63" slack="0"/>
<pin id="219" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln54_s/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln54_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_5/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln54_15_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_15/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln54_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_5/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_32_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_32 "/>
</bind>
</comp>

<comp id="255" class="1005" name="sext_ln45_cast_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="263" class="1005" name="coeff_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="p503x2_1_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="1"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="coeff_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="tempReg_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="287" class="1005" name="and_ln54_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln54 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="118" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="157"><net_src comp="133" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="163"><net_src comp="127" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="94" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="75" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="88" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="179" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="197"><net_src comp="184" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="206" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="193" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="179" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="223" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="58" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="258"><net_src comp="105" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="266"><net_src comp="68" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="271"><net_src comp="81" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="276"><net_src comp="75" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="281"><net_src comp="168" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="290"><net_src comp="174" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="296"><net_src comp="240" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff | {3 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpsub503.1_Pipeline_VITIS_LOOP_53_2 : coeff | {1 2 }
	Port: fpsub503.1_Pipeline_VITIS_LOOP_53_2 : sext_ln45 | {1 }
	Port: fpsub503.1_Pipeline_VITIS_LOOP_53_2 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		borrow : 1
		i : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		trunc_ln54 : 2
		zext_ln54 : 3
		zext_ln54_s : 4
		zext_ln54_6 : 5
		coeff_addr : 6
		coeff_load : 7
		zext_ln54_8 : 3
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln44 : 3
	State 2
		tempReg : 1
		and_ln54 : 1
	State 3
		store_ln54 : 1
		xor_ln54 : 1
		or_ln54 : 1
		xor_ln54_14 : 1
		xor_ln54_s : 1
		and_ln54_5 : 2
		xor_ln54_15 : 1
		or_ln54_5 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln54_fu_184      |    0    |    64   |
|    xor   |     xor_ln54_13_fu_189    |    0    |    64   |
|          |     xor_ln54_14_fu_206    |    0    |    2    |
|          |     xor_ln54_15_fu_228    |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln53_fu_127      |    0    |    13   |
|    add   |       tempReg_fu_168      |    0    |    71   |
|          |      add_ln54_fu_179      |    0    |    71   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln54_fu_174      |    0    |    64   |
|          |     and_ln54_5_fu_223     |    0    |    64   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln54_fu_193      |    0    |    64   |
|          |      or_ln54_5_fu_234     |    0    |    64   |
|----------|---------------------------|---------|---------|
|  select  |   sext_ln45_cast_fu_105   |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln53_fu_121     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_62 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln54_fu_133     |    0    |    0    |
|          |    trunc_ln54_6_fu_212    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln54_fu_137     |    0    |    0    |
|   zext   |     zext_ln54_6_fu_149    |    0    |    0    |
|          |     zext_ln54_8_fu_154    |    0    |    0    |
|          |     zext_ln54_7_fu_164    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     zext_ln54_s_fu_141    |    0    |    0    |
|          |     xor_ln54_s_fu_215     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       bit_sel_fu_199      |    0    |    0    |
|          |         tmp_fu_240        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   682   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln54_reg_287   |   64   |
|     borrow_reg_94    |    1   |
|  coeff_addr_reg_263  |    6   |
|  coeff_load_reg_273  |   64   |
|     i_32_reg_248     |    4   |
| p503x2_1_addr_reg_268|    3   |
|sext_ln45_cast_reg_255|   64   |
|    tempReg_reg_278   |   64   |
|      tmp_reg_293     |    1   |
+----------------------+--------+
|         Total        |   271  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_88 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   682  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   271  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   271  |   700  |
+-----------+--------+--------+--------+
