<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4765" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4765{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4765{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4765{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4765{left:70px;bottom:824px;letter-spacing:0.15px;}
#t5_4765{left:152px;bottom:824px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4765{left:721px;bottom:824px;letter-spacing:0.16px;}
#t7_4765{left:70px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_4765{left:237px;bottom:807px;}
#t9_4765{left:252px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_4765{left:70px;bottom:784px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#tb_4765{left:70px;bottom:767px;letter-spacing:-0.25px;word-spacing:-0.36px;}
#tc_4765{left:82px;bottom:998px;letter-spacing:-0.17px;}
#td_4765{left:139px;bottom:998px;letter-spacing:-0.16px;}
#te_4765{left:190px;bottom:998px;letter-spacing:-0.15px;}
#tf_4765{left:446px;bottom:998px;letter-spacing:-0.13px;}
#tg_4765{left:540px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4765{left:82px;bottom:973px;letter-spacing:-0.17px;}
#ti_4765{left:139px;bottom:973px;letter-spacing:-0.16px;}
#tj_4765{left:190px;bottom:973px;letter-spacing:-0.15px;}
#tk_4765{left:446px;bottom:973px;letter-spacing:-0.13px;}
#tl_4765{left:540px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4765{left:82px;bottom:949px;letter-spacing:-0.17px;}
#tn_4765{left:139px;bottom:949px;letter-spacing:-0.16px;}
#to_4765{left:190px;bottom:949px;letter-spacing:-0.15px;}
#tp_4765{left:446px;bottom:949px;letter-spacing:-0.13px;}
#tq_4765{left:540px;bottom:949px;letter-spacing:-0.12px;}
#tr_4765{left:82px;bottom:924px;letter-spacing:-0.17px;}
#ts_4765{left:139px;bottom:924px;letter-spacing:-0.16px;}
#tt_4765{left:190px;bottom:924px;letter-spacing:-0.15px;}
#tu_4765{left:446px;bottom:924px;letter-spacing:-0.13px;}
#tv_4765{left:540px;bottom:924px;letter-spacing:-0.12px;}
#tw_4765{left:76px;bottom:900px;letter-spacing:-0.11px;}
#tx_4765{left:76px;bottom:883px;letter-spacing:-0.12px;}
#ty_4765{left:119px;bottom:722px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_4765{left:205px;bottom:722px;letter-spacing:0.13px;}
#t10_4765{left:246px;bottom:704px;letter-spacing:0.13px;}
#t11_4765{left:101px;bottom:681px;letter-spacing:-0.12px;}
#t12_4765{left:102px;bottom:664px;letter-spacing:-0.14px;}
#t13_4765{left:224px;bottom:664px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t14_4765{left:454px;bottom:664px;letter-spacing:-0.15px;}
#t15_4765{left:641px;bottom:664px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t16_4765{left:88px;bottom:640px;letter-spacing:-0.17px;}
#t17_4765{left:144px;bottom:640px;letter-spacing:-0.16px;}
#t18_4765{left:87px;bottom:616px;letter-spacing:-0.17px;}
#t19_4765{left:143px;bottom:616px;letter-spacing:-0.17px;}
#t1a_4765{left:190px;bottom:616px;letter-spacing:-0.14px;}
#t1b_4765{left:432px;bottom:616px;letter-spacing:-0.13px;}
#t1c_4765{left:526px;bottom:616px;letter-spacing:-0.11px;}
#t1d_4765{left:526px;bottom:594px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1e_4765{left:526px;bottom:577px;letter-spacing:-0.12px;}
#t1f_4765{left:526px;bottom:561px;letter-spacing:-0.12px;}
#t1g_4765{left:526px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.1px;}
#t1h_4765{left:190px;bottom:515px;letter-spacing:-0.1px;}
#t1i_4765{left:526px;bottom:515px;letter-spacing:-0.12px;}
#t1j_4765{left:526px;bottom:493px;letter-spacing:-0.11px;}
#t1k_4765{left:526px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.57px;}
#t1l_4765{left:526px;bottom:460px;letter-spacing:-0.11px;}
#t1m_4765{left:526px;bottom:443px;letter-spacing:-0.09px;}
#t1n_4765{left:526px;bottom:422px;letter-spacing:-0.11px;}
#t1o_4765{left:526px;bottom:405px;letter-spacing:-0.12px;}
#t1p_4765{left:526px;bottom:383px;letter-spacing:-0.12px;}
#t1q_4765{left:526px;bottom:362px;letter-spacing:-0.13px;}
#t1r_4765{left:526px;bottom:341px;letter-spacing:-0.13px;}
#t1s_4765{left:526px;bottom:319px;letter-spacing:-0.13px;}
#t1t_4765{left:526px;bottom:298px;letter-spacing:-0.13px;}
#t1u_4765{left:526px;bottom:276px;letter-spacing:-0.13px;}
#t1v_4765{left:526px;bottom:255px;letter-spacing:-0.13px;}
#t1w_4765{left:526px;bottom:234px;letter-spacing:-0.13px;}
#t1x_4765{left:526px;bottom:212px;letter-spacing:-0.13px;}
#t1y_4765{left:190px;bottom:188px;letter-spacing:-0.11px;}
#t1z_4765{left:526px;bottom:188px;letter-spacing:-0.14px;}
#t20_4765{left:190px;bottom:163px;letter-spacing:-0.18px;}
#t21_4765{left:526px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4765{left:190px;bottom:139px;letter-spacing:-0.14px;}
#t23_4765{left:526px;bottom:139px;letter-spacing:-0.14px;}
#t24_4765{left:190px;bottom:114px;letter-spacing:-0.18px;}
#t25_4765{left:526px;bottom:114px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_4765{left:92px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t27_4765{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t28_4765{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t29_4765{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2a_4765{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2b_4765{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t2c_4765{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2d_4765{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2e_4765{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4765{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4765{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4765{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4765{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4765{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4765{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4765{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4765{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4765" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4765Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4765" style="-webkit-user-select: none;"><object width="935" height="1210" data="4765/4765.svg" type="image/svg+xml" id="pdf4765" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4765" class="t s1_4765">Vol. 4 </span><span id="t2_4765" class="t s1_4765">2-243 </span>
<span id="t3_4765" class="t s2_4765">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4765" class="t s3_4765">2.13.2 </span><span id="t5_4765" class="t s3_4765">Additional Residency MSRs Supported in 4th Generation Intel® Core™ </span><span id="t6_4765" class="t s3_4765">Processors </span>
<span id="t7_4765" class="t s4_4765">The 4th generation Intel </span>
<span id="t8_4765" class="t s5_4765">® </span>
<span id="t9_4765" class="t s4_4765">Core™ processor family (based on Haswell microarchitecture) with a CPUID Signature </span>
<span id="ta_4765" class="t s4_4765">DisplayFamily_DisplayModel value of 06_45H supports the MSR interfaces listed in Table 2-20, Table 2-21, Table </span>
<span id="tb_4765" class="t s4_4765">2-29, Table 2-30, and Table 2-31. </span>
<span id="tc_4765" class="t s6_4765">730H </span><span id="td_4765" class="t s6_4765">1840 </span><span id="te_4765" class="t s6_4765">MSR_UNC_CBO_3_PERFEVTSEL0 </span><span id="tf_4765" class="t s6_4765">Package </span><span id="tg_4765" class="t s6_4765">Uncore C-Box 3, Counter 0 Event Select MSR </span>
<span id="th_4765" class="t s6_4765">731H </span><span id="ti_4765" class="t s6_4765">1841 </span><span id="tj_4765" class="t s6_4765">MSR_UNC_CBO_3_PERFEVTSEL1 </span><span id="tk_4765" class="t s6_4765">Package </span><span id="tl_4765" class="t s6_4765">Uncore C-Box 3, Counter 1 Event Select MSR </span>
<span id="tm_4765" class="t s6_4765">736H </span><span id="tn_4765" class="t s6_4765">1846 </span><span id="to_4765" class="t s6_4765">MSR_UNC_CBO_3_PERFCTR0 </span><span id="tp_4765" class="t s6_4765">Package </span><span id="tq_4765" class="t s6_4765">Uncore C-Box 3, Performance Counter 0 </span>
<span id="tr_4765" class="t s6_4765">737H </span><span id="ts_4765" class="t s6_4765">1847 </span><span id="tt_4765" class="t s6_4765">MSR_UNC_CBO_3_PERFCTR1 </span><span id="tu_4765" class="t s6_4765">Package </span><span id="tv_4765" class="t s6_4765">Uncore C-Box 3, Performance Counter 1 </span>
<span id="tw_4765" class="t s6_4765">See Table 2-20, Table 2-21, Table 2-22, Table 2-25, and Table 2-29 for other MSR definitions applicable to processors with a CPUID </span>
<span id="tx_4765" class="t s6_4765">Signature DisplayFamily_DisplayModel value of 063CH or 06_46H. </span>
<span id="ty_4765" class="t s7_4765">Table 2-31. </span><span id="tz_4765" class="t s7_4765">Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with a </span>
<span id="t10_4765" class="t s7_4765">CPUID Signature DisplayFamily_DisplayModel Value of 06_45H </span>
<span id="t11_4765" class="t s8_4765">Register </span>
<span id="t12_4765" class="t s8_4765">Address </span><span id="t13_4765" class="t s8_4765">Register Name / Bit Fields </span><span id="t14_4765" class="t s8_4765">Scope </span><span id="t15_4765" class="t s8_4765">Bit Description </span>
<span id="t16_4765" class="t s8_4765">Hex </span><span id="t17_4765" class="t s8_4765">Dec </span>
<span id="t18_4765" class="t s6_4765">E2H </span><span id="t19_4765" class="t s6_4765">226 </span><span id="t1a_4765" class="t s6_4765">MSR_PKG_CST_CONFIG_CONTROL </span><span id="t1b_4765" class="t s6_4765">Core </span><span id="t1c_4765" class="t s6_4765">C-State Configuration Control (R/W) </span>
<span id="t1d_4765" class="t s6_4765">Note: C-state values are processor specific C-state code </span>
<span id="t1e_4765" class="t s6_4765">names, unrelated to MWAIT extension C-state </span>
<span id="t1f_4765" class="t s6_4765">parameters or ACPI C-states. </span>
<span id="t1g_4765" class="t s6_4765">See http://biosbits.org. </span>
<span id="t1h_4765" class="t s6_4765">3:0 </span><span id="t1i_4765" class="t s6_4765">Package C-State Limit (R/W) </span>
<span id="t1j_4765" class="t s6_4765">Specifies the lowest processor-specific C-state code </span>
<span id="t1k_4765" class="t s6_4765">name (consuming the least power) for the package. The </span>
<span id="t1l_4765" class="t s6_4765">default is set as factory-configured package C-state </span>
<span id="t1m_4765" class="t s6_4765">limit. </span>
<span id="t1n_4765" class="t s6_4765">The following C-state code name encodings are </span>
<span id="t1o_4765" class="t s6_4765">supported: </span>
<span id="t1p_4765" class="t s6_4765">0000b: C0/C1 (no package C-state support) </span>
<span id="t1q_4765" class="t s6_4765">0001b: C2 </span>
<span id="t1r_4765" class="t s6_4765">0010b: C3 </span>
<span id="t1s_4765" class="t s6_4765">0011b: C6 </span>
<span id="t1t_4765" class="t s6_4765">0100b: C7 </span>
<span id="t1u_4765" class="t s6_4765">0101b: C7s </span>
<span id="t1v_4765" class="t s6_4765">0110b: C8 </span>
<span id="t1w_4765" class="t s6_4765">0111b: C9 </span>
<span id="t1x_4765" class="t s6_4765">1000b: C10 </span>
<span id="t1y_4765" class="t s6_4765">9:4 </span><span id="t1z_4765" class="t s6_4765">Reserved </span>
<span id="t20_4765" class="t s6_4765">10 </span><span id="t21_4765" class="t s6_4765">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t22_4765" class="t s6_4765">14:11 </span><span id="t23_4765" class="t s6_4765">Reserved </span>
<span id="t24_4765" class="t s6_4765">15 </span><span id="t25_4765" class="t s6_4765">CFG Lock (R/WO) </span>
<span id="t26_4765" class="t s7_4765">Table 2-30. </span><span id="t27_4765" class="t s7_4765">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t28_4765" class="t s8_4765">Register </span>
<span id="t29_4765" class="t s8_4765">Address </span><span id="t2a_4765" class="t s8_4765">Register Name / Bit Fields </span><span id="t2b_4765" class="t s8_4765">Scope </span><span id="t2c_4765" class="t s8_4765">Bit Description </span>
<span id="t2d_4765" class="t s8_4765">Hex </span><span id="t2e_4765" class="t s8_4765">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
