// Seed: 2260277007
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wire id_6
);
  assign id_4 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output logic id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wand id_5,
    input wand id_6,
    input wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    output tri id_11,
    input tri0 id_12,
    input wand id_13
);
  assign id_2 = -1;
  always if (-1) id_2 <= -1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_1,
      id_9,
      id_6
  );
endmodule
