# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: BHARATHI M K 
RegisterNumber: 23010873 
## Code:
![ex2 code](https://github.com/BHARATHI20MK/Experiment--02-Implementation-of-combinational-logic-/assets/147474125/5eb7c850-2e9b-4294-8a04-b0a3ddf28505)

## Truth Table:
![WhatsApp Image 2023-11-26 at 19 45 52_6023d2f3](https://github.com/BHARATHI20MK/Experiment--02-Implementation-of-combinational-logic-/assets/147474125/c73f7c84-0b7e-4685-a3b7-007b3ec743fc)

## RTL Diagram:
![ex2 rtl](https://github.com/BHARATHI20MK/Experiment--02-Implementation-of-combinational-logic-/assets/147474125/dbfee3ec-b99f-4d55-8140-610d83269fa7)

## Timing Diagram:
![emp 2 wf](https://github.com/BHARATHI20MK/Experiment--02-Implementation-of-combinational-logic-/assets/147474125/1284c6c2-674d-4075-9063-edcf487a033d)

##Result
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
