Violated 1001: Signals "test.R" cannot be in UPPER CASE.
Violated 1127: signal name "R" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1001: Signals "test.R1" cannot be in UPPER CASE.
Violated 1127: signal name "R1" does not match to regular expression s_.
Violated 1187: wire "R1" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < a >.
Violated 1097: violation as Direct Connection from Input "a" to Output "R".
Violated 1127: signal name "a" does not match to regular expression s_.
Violated 1301: no Escape should be used on < c >.
Violated 1127: signal name "c" does not match to regular expression s_.
Violated 1187: wire "c" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < clk >.
Violated 1127: signal name "clk" does not match to regular expression s_.
Violated 1301: no Escape should be used on < d >.
Violated 1004: Signals test.d is driven by 2 devices.
Violated 1127: signal name "d" does not match to regular expression s_.
Violated 1187: wire "d" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < tri_ >.
Violated 1033: Keyword "tri_" is part of Verilog Reserved Word.
Violated 1127: signal name "tri_" does not match to regular expression s_.
Violated 1175: gate name "_s0" does not match to regular expression gate_.
Violated 1175: gate name "_s14" does not match to regular expression gate_.
Violated 1179: Tri-state ouput signal name "d" does not match to regular expression .*_z.
Violated 1190: tri-state buffer "d" should not be mixed with other combinational logics in the module "test".
Violated 1193: tri-state logic is inferred on signal "d".
Violated 1003: Clock signals "test.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1113: Combinational Path Too Long.
Violated 1113: Combinational Path Too Long.
Violated 1168: register ouput name "R" does not match to regular expression .*_r.
Violated 1168: register ouput name "R1" does not match to regular expression .*_r.
Violated 1169: register Input name "d" does not match to regular expression .*_nxt.
Violated 1169: register Input name "a" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clk".
Violated 1147: State register name "R" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d" not in library.
Violated 1199: next register name "d" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1003: Clock signals "test.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1102: more than one clock signal in a module.
Violated 1113: Combinational Path Too Long.
Violated 1113: Combinational Path Too Long.
Violated 1168: register ouput name "R" does not match to regular expression .*_r.
Violated 1168: register ouput name "R1" does not match to regular expression .*_r.
Violated 1169: register Input name "d" does not match to regular expression .*_nxt.
Violated 1169: register Input name "a" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clk".
Violated 1147: State register name "R1" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "a" not in library.
Violated 1199: next register name "a" does not match to regular expression .*_ns.
Violated 1209: reconverged clock "test.clk" found.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration input clk, a, tri_; 
Violated 1255: comment is not found following port declaration output R; 
Violated 1257: signals should be declared one per line with a comment at the end R1. File: 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end a. File: 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end c. File: 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end clk. File: 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end d. File: 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end tri_. File: 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v , Line: 0
Violated 1328: the lines of a source file < 1113_Combinational_Path_Between_Two_Registers_is_Too_Long.v > hould not exceed 10 lines.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 75.