# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../Names_7seg_FPGA/Names.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
