// Seed: 966825436
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2
);
  wire id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    input logic id_2,
    output wor id_3,
    output logic id_4,
    output supply0 id_5,
    output wand id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output logic id_12,
    input uwire id_13,
    input uwire id_14
);
  always id_4 <= 1;
  uwire id_16;
  module_0(
      id_6, id_9, id_14
  ); id_17(
      id_1, id_4
  );
  initial if (0) #1 if (id_16) id_12 <= #1 id_2;
  supply1 id_18 = id_16;
  assign id_4 = 1;
endmodule : id_19
