ARM GAS  /tmp/cct747Z9.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"MCP3914.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/MCP3914.c"
  20              		.section	.text.MCP3914_ReadRegister,"ax",%progbits
  21              		.align	1
  22              		.global	MCP3914_ReadRegister
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MCP3914_ReadRegister:
  28              	.LVL0:
  29              	.LFB135:
   1:Core/Src/MCP3914.c **** #include "MCP3914.h"
   2:Core/Src/MCP3914.c **** 
   3:Core/Src/MCP3914.c **** 
   4:Core/Src/MCP3914.c **** /*
   5:Core/Src/MCP3914.c ****     INITIALISE STRUCT
   6:Core/Src/MCP3914.c **** */
   7:Core/Src/MCP3914.c **** 
   8:Core/Src/MCP3914.c **** void MCP3914_Initialise(MCP3914 *dev, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *Port, uint16_t Pi
   9:Core/Src/MCP3914.c **** 
  10:Core/Src/MCP3914.c ****     dev->spiHandle   =   spiHandle;
  11:Core/Src/MCP3914.c ****     dev->Port        =   Port;
  12:Core/Src/MCP3914.c ****     dev->Pin         =   Pin;
  13:Core/Src/MCP3914.c ****     dev->adcData[0]  =   0x00;
  14:Core/Src/MCP3914.c ****     dev->adcData[1]  =   0x00;
  15:Core/Src/MCP3914.c ****     dev->adcData[2]  =   0x00;
  16:Core/Src/MCP3914.c ****     
  17:Core/Src/MCP3914.c ****     // for(int i=0; i<BUFFER_SIZE; i++)
  18:Core/Src/MCP3914.c ****     // {
  19:Core/Src/MCP3914.c ****     //     dev->dmaData[i] = 0x00;
  20:Core/Src/MCP3914.c ****     // }
  21:Core/Src/MCP3914.c **** 
  22:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
  23:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_CLKINTEN[3] =   {0x00, 0x00, 0x00}; //WRITE THIS TO CONFIG1 TO ENABLE I
  24:Core/Src/MCP3914.c **** 
  25:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_RESET); //RESETS ADC
  26:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_CLKINTEN); //ENABLES INTERNAL C
  27:Core/Src/MCP3914.c **** 
  28:Core/Src/MCP3914.c **** }
  29:Core/Src/MCP3914.c **** 
ARM GAS  /tmp/cct747Z9.s 			page 2


  30:Core/Src/MCP3914.c **** 
  31:Core/Src/MCP3914.c **** /*
  32:Core/Src/MCP3914.c ****     LOW LEVEL FUNCTIONS
  33:Core/Src/MCP3914.c **** */
  34:Core/Src/MCP3914.c **** 
  35:Core/Src/MCP3914.c **** void MCP3914_ReadRegister(MCP3914 *dev, uint8_t reg){
  30              		.loc 1 35 53 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 35 53 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 84B0     		sub	sp, sp, #16
  40              		.cfi_def_cfa_offset 24
  41 0004 0446     		mov	r4, r0
  36:Core/Src/MCP3914.c ****     uint8_t REG = 0x41 | (reg << 1);
  42              		.loc 1 36 5 is_stmt 1 view .LVU2
  43              		.loc 1 36 24 is_stmt 0 view .LVU3
  44 0006 4900     		lsls	r1, r1, #1
  45              	.LVL1:
  46              		.loc 1 36 24 view .LVU4
  47 0008 41F04101 		orr	r1, r1, #65
  48              	.LVL2:
  37:Core/Src/MCP3914.c ****     uint8_t sendData[4] = {REG, 0x00, 0x00, 0x00};
  49              		.loc 1 37 5 is_stmt 1 view .LVU5
  50              		.loc 1 37 13 is_stmt 0 view .LVU6
  51 000c 8DF80C10 		strb	r1, [sp, #12]
  52 0010 0022     		movs	r2, #0
  53 0012 8DF80D20 		strb	r2, [sp, #13]
  54 0016 8DF80E20 		strb	r2, [sp, #14]
  55 001a 8DF80F20 		strb	r2, [sp, #15]
  38:Core/Src/MCP3914.c ****     uint8_t receiveData[4];
  56              		.loc 1 38 5 is_stmt 1 view .LVU7
  39:Core/Src/MCP3914.c **** 
  40:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
  57              		.loc 1 40 5 view .LVU8
  58 001e 0189     		ldrh	r1, [r0, #8]
  59              	.LVL3:
  60              		.loc 1 40 5 is_stmt 0 view .LVU9
  61 0020 4068     		ldr	r0, [r0, #4]
  62              	.LVL4:
  63              		.loc 1 40 5 view .LVU10
  64 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
  65              	.LVL5:
  41:Core/Src/MCP3914.c ****     HAL_SPI_TransmitReceive(dev->spiHandle, sendData, receiveData, 4, HAL_MAX_DELAY);
  66              		.loc 1 41 5 is_stmt 1 view .LVU11
  67 0026 4FF0FF33 		mov	r3, #-1
  68 002a 0093     		str	r3, [sp]
  69 002c 0423     		movs	r3, #4
  70 002e 02AA     		add	r2, sp, #8
  71 0030 03A9     		add	r1, sp, #12
  72 0032 2068     		ldr	r0, [r4]
  73 0034 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
  74              	.LVL6:
ARM GAS  /tmp/cct747Z9.s 			page 3


  42:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high
  75              		.loc 1 42 5 view .LVU12
  76 0038 0122     		movs	r2, #1
  77 003a 2189     		ldrh	r1, [r4, #8]
  78 003c 6068     		ldr	r0, [r4, #4]
  79 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  80              	.LVL7:
  43:Core/Src/MCP3914.c **** 
  44:Core/Src/MCP3914.c ****     dev->adcData[0] =   receiveData[1];
  81              		.loc 1 44 5 view .LVU13
  82              		.loc 1 44 36 is_stmt 0 view .LVU14
  83 0042 9DF80930 		ldrb	r3, [sp, #9]	@ zero_extendqisi2
  84              		.loc 1 44 21 view .LVU15
  85 0046 A372     		strb	r3, [r4, #10]
  45:Core/Src/MCP3914.c ****     dev->adcData[1] =   receiveData[2];
  86              		.loc 1 45 5 is_stmt 1 view .LVU16
  87              		.loc 1 45 36 is_stmt 0 view .LVU17
  88 0048 9DF80A30 		ldrb	r3, [sp, #10]	@ zero_extendqisi2
  89              		.loc 1 45 21 view .LVU18
  90 004c E372     		strb	r3, [r4, #11]
  46:Core/Src/MCP3914.c ****     dev->adcData[2] =   receiveData[3];
  91              		.loc 1 46 5 is_stmt 1 view .LVU19
  92              		.loc 1 46 36 is_stmt 0 view .LVU20
  93 004e 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
  94              		.loc 1 46 21 view .LVU21
  95 0052 2373     		strb	r3, [r4, #12]
  47:Core/Src/MCP3914.c **** }
  96              		.loc 1 47 1 view .LVU22
  97 0054 04B0     		add	sp, sp, #16
  98              		.cfi_def_cfa_offset 8
  99              		@ sp needed
 100 0056 10BD     		pop	{r4, pc}
 101              		.loc 1 47 1 view .LVU23
 102              		.cfi_endproc
 103              	.LFE135:
 105              		.section	.text.MCP3914_ReadRegister_Buffer,"ax",%progbits
 106              		.align	1
 107              		.global	MCP3914_ReadRegister_Buffer
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	MCP3914_ReadRegister_Buffer:
 113              	.LVL8:
 114              	.LFB136:
  48:Core/Src/MCP3914.c **** 
  49:Core/Src/MCP3914.c **** void MCP3914_ReadRegister_Buffer(MCP3914 *dev, uint8_t reg, uint8_t BUFFER_SIZE){
 115              		.loc 1 49 81 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 1, uses_anonymous_args = 0
 119              		.loc 1 49 81 is_stmt 0 view .LVU25
 120 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 121              		.cfi_def_cfa_offset 28
 122              		.cfi_offset 4, -28
 123              		.cfi_offset 5, -24
 124              		.cfi_offset 6, -20
 125              		.cfi_offset 7, -16
ARM GAS  /tmp/cct747Z9.s 			page 4


 126              		.cfi_offset 8, -12
 127              		.cfi_offset 9, -8
 128              		.cfi_offset 14, -4
 129 0004 83B0     		sub	sp, sp, #12
 130              		.cfi_def_cfa_offset 40
 131 0006 02AF     		add	r7, sp, #8
 132              		.cfi_def_cfa 7, 32
 133 0008 0446     		mov	r4, r0
 134 000a 1546     		mov	r5, r2
  50:Core/Src/MCP3914.c ****     uint8_t REG = 0x41 | (reg << 1);
 135              		.loc 1 50 5 is_stmt 1 view .LVU26
 136              		.loc 1 50 24 is_stmt 0 view .LVU27
 137 000c 4900     		lsls	r1, r1, #1
 138              	.LVL9:
 139              		.loc 1 50 24 view .LVU28
 140 000e 41F04101 		orr	r1, r1, #65
 141              	.LVL10:
  51:Core/Src/MCP3914.c ****     uint8_t sendData[BUFFER_SIZE+1];
 142              		.loc 1 51 5 is_stmt 1 view .LVU29
 143              		.loc 1 51 33 is_stmt 0 view .LVU30
 144 0012 02F10108 		add	r8, r2, #1
 145              	.LVL11:
 146              		.loc 1 51 13 view .LVU31
 147 0016 02F10803 		add	r3, r2, #8
 148 001a 03F4FC73 		and	r3, r3, #504
 149 001e ADEB030D 		sub	sp, sp, r3
 150 0022 0DF10809 		add	r9, sp, #8
 151              	.LVL12:
  52:Core/Src/MCP3914.c ****     sendData[0] = REG;
 152              		.loc 1 52 5 is_stmt 1 view .LVU32
 153              		.loc 1 52 17 is_stmt 0 view .LVU33
 154 0026 8DF80810 		strb	r1, [sp, #8]
  53:Core/Src/MCP3914.c ****     // for(int i=0; i<BUFFER_SIZE+1; i+=4)
  54:Core/Src/MCP3914.c ****     // {
  55:Core/Src/MCP3914.c ****     //     sendData[i] = REG;
  56:Core/Src/MCP3914.c ****     //     sendData[i+1] = 0x00;
  57:Core/Src/MCP3914.c ****     //     sendData[i+2] = 0x00;
  58:Core/Src/MCP3914.c ****     //     sendData[i+3] = 0x00;
  59:Core/Src/MCP3914.c ****     // }
  60:Core/Src/MCP3914.c ****     uint8_t receiveData[BUFFER_SIZE+1];
 155              		.loc 1 60 5 is_stmt 1 view .LVU34
 156              	.LVL13:
 157              		.loc 1 60 13 is_stmt 0 view .LVU35
 158 002a ADEB030D 		sub	sp, sp, r3
 159 002e 02AE     		add	r6, sp, #8
 160              	.LVL14:
  61:Core/Src/MCP3914.c **** 
  62:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
 161              		.loc 1 62 5 is_stmt 1 view .LVU36
 162 0030 0022     		movs	r2, #0
 163              	.LVL15:
 164              		.loc 1 62 5 is_stmt 0 view .LVU37
 165 0032 0189     		ldrh	r1, [r0, #8]
 166              	.LVL16:
 167              		.loc 1 62 5 view .LVU38
 168 0034 4068     		ldr	r0, [r0, #4]
 169              	.LVL17:
ARM GAS  /tmp/cct747Z9.s 			page 5


 170              		.loc 1 62 5 view .LVU39
 171 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL18:
  63:Core/Src/MCP3914.c ****     if(HAL_SPI_TransmitReceive(dev->spiHandle, sendData, receiveData, BUFFER_SIZE + 1, HAL_MAX_DELA
 173              		.loc 1 63 5 is_stmt 1 view .LVU40
 174              		.loc 1 63 8 is_stmt 0 view .LVU41
 175 003a 4FF0FF33 		mov	r3, #-1
 176 003e 0093     		str	r3, [sp]
 177 0040 4346     		mov	r3, r8
 178 0042 3246     		mov	r2, r6
 179 0044 4946     		mov	r1, r9
 180 0046 2068     		ldr	r0, [r4]
 181 0048 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 182              	.LVL19:
 183              		.loc 1 63 7 discriminator 1 view .LVU42
 184 004c 30B9     		cbnz	r0, .L8
 185              	.L4:
  64:Core/Src/MCP3914.c ****     {
  65:Core/Src/MCP3914.c ****         Error_Handler();
  66:Core/Src/MCP3914.c ****     }
  67:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high
 186              		.loc 1 67 5 is_stmt 1 view .LVU43
 187 004e 0122     		movs	r2, #1
 188 0050 2189     		ldrh	r1, [r4, #8]
 189 0052 6068     		ldr	r0, [r4, #4]
 190 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 191              	.LVL20:
  68:Core/Src/MCP3914.c **** 
  69:Core/Src/MCP3914.c ****     // //dev->dmaData = receiveData;
  70:Core/Src/MCP3914.c ****     for(int i=0; i<BUFFER_SIZE; i++)
 192              		.loc 1 70 5 view .LVU44
 193              	.LBB2:
 194              		.loc 1 70 9 view .LVU45
 195              		.loc 1 70 13 is_stmt 0 view .LVU46
 196 0058 0023     		movs	r3, #0
 197              		.loc 1 70 5 view .LVU47
 198 005a 09E0     		b	.L5
 199              	.LVL21:
 200              	.L8:
 201              		.loc 1 70 5 view .LVU48
 202              	.LBE2:
 203              	.LBB3:
  65:Core/Src/MCP3914.c ****     }
 204              		.loc 1 65 9 is_stmt 1 view .LVU49
 205 005c FFF7FEFF 		bl	Error_Handler
 206              	.LVL22:
 207 0060 F5E7     		b	.L4
 208              	.LVL23:
 209              	.L6:
  65:Core/Src/MCP3914.c ****     }
 210              		.loc 1 65 9 is_stmt 0 view .LVU50
 211              	.LBE3:
 212              	.LBB4:
  71:Core/Src/MCP3914.c ****     {
  72:Core/Src/MCP3914.c ****         dev->dmaData[i] = receiveData[i+1];
 213              		.loc 1 72 9 is_stmt 1 view .LVU51
 214              		.loc 1 72 40 is_stmt 0 view .LVU52
ARM GAS  /tmp/cct747Z9.s 			page 6


 215 0062 591C     		adds	r1, r3, #1
 216              		.loc 1 72 38 view .LVU53
 217 0064 16F801C0 		ldrb	ip, [r6, r1]	@ zero_extendqisi2
 218              		.loc 1 72 25 view .LVU54
 219 0068 2344     		add	r3, r3, r4
 220              	.LVL24:
 221              		.loc 1 72 25 view .LVU55
 222 006a 83F80DC0 		strb	ip, [r3, #13]
  70:Core/Src/MCP3914.c ****     {
 223              		.loc 1 70 34 is_stmt 1 discriminator 3 view .LVU56
 224              	.LVL25:
  70:Core/Src/MCP3914.c ****     {
 225              		.loc 1 70 34 is_stmt 0 discriminator 3 view .LVU57
 226 006e 0B46     		mov	r3, r1
 227              	.LVL26:
 228              	.L5:
  70:Core/Src/MCP3914.c ****     {
 229              		.loc 1 70 19 is_stmt 1 discriminator 1 view .LVU58
 230 0070 9D42     		cmp	r5, r3
 231 0072 F6DC     		bgt	.L6
 232              	.LBE4:
  73:Core/Src/MCP3914.c ****     }
  74:Core/Src/MCP3914.c **** }
 233              		.loc 1 74 1 is_stmt 0 view .LVU59
 234 0074 0437     		adds	r7, r7, #4
 235              		.cfi_def_cfa_offset 28
 236 0076 BD46     		mov	sp, r7
 237              		.cfi_def_cfa_register 13
 238              		@ sp needed
 239 0078 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 240              		.loc 1 74 1 view .LVU60
 241              		.cfi_endproc
 242              	.LFE136:
 244              		.section	.text.MCP3914_ReadRegister_DMA,"ax",%progbits
 245              		.align	1
 246              		.global	MCP3914_ReadRegister_DMA
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	MCP3914_ReadRegister_DMA:
 252              	.LVL27:
 253              	.LFB137:
  75:Core/Src/MCP3914.c **** 
  76:Core/Src/MCP3914.c **** void MCP3914_ReadRegister_DMA(MCP3914 *dev, uint8_t reg, uint8_t BUFFER_SIZE){
 254              		.loc 1 76 78 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 1, uses_anonymous_args = 0
 258              		.loc 1 76 78 is_stmt 0 view .LVU62
 259 0000 B0B5     		push	{r4, r5, r7, lr}
 260              		.cfi_def_cfa_offset 16
 261              		.cfi_offset 4, -16
 262              		.cfi_offset 5, -12
 263              		.cfi_offset 7, -8
 264              		.cfi_offset 14, -4
 265 0002 00AF     		add	r7, sp, #0
 266              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cct747Z9.s 			page 7


 267 0004 0446     		mov	r4, r0
  77:Core/Src/MCP3914.c ****     uint8_t REG = 0x41 | (reg << 1);
 268              		.loc 1 77 5 is_stmt 1 view .LVU63
 269              		.loc 1 77 24 is_stmt 0 view .LVU64
 270 0006 4900     		lsls	r1, r1, #1
 271              	.LVL28:
 272              		.loc 1 77 24 view .LVU65
 273 0008 41F04101 		orr	r1, r1, #65
 274              	.LVL29:
  78:Core/Src/MCP3914.c ****     uint8_t sendData[BUFFER_SIZE+1];
 275              		.loc 1 78 5 is_stmt 1 view .LVU66
 276              		.loc 1 78 33 is_stmt 0 view .LVU67
 277 000c 551C     		adds	r5, r2, #1
 278              	.LVL30:
 279              		.loc 1 78 13 view .LVU68
 280 000e 0832     		adds	r2, r2, #8
 281              	.LVL31:
 282              		.loc 1 78 13 view .LVU69
 283 0010 02F4FC72 		and	r2, r2, #504
 284              	.LVL32:
 285              		.loc 1 78 13 view .LVU70
 286 0014 ADEB020D 		sub	sp, sp, r2
 287              	.LVL33:
  79:Core/Src/MCP3914.c ****     sendData[0] = REG;
 288              		.loc 1 79 5 is_stmt 1 view .LVU71
 289              		.loc 1 79 17 is_stmt 0 view .LVU72
 290 0018 8DF80010 		strb	r1, [sp]
  80:Core/Src/MCP3914.c ****     // for(int i=0; i<BUFFER_SIZE+1; i+=4)
  81:Core/Src/MCP3914.c ****     // {
  82:Core/Src/MCP3914.c ****     //     sendData[i] = REG;
  83:Core/Src/MCP3914.c ****     //     sendData[i+1] = 0x00;
  84:Core/Src/MCP3914.c ****     //     sendData[i+2] = 0x00;
  85:Core/Src/MCP3914.c ****     //     sendData[i+3] = 0x00;
  86:Core/Src/MCP3914.c ****     // }
  87:Core/Src/MCP3914.c ****     uint8_t receiveData[BUFFER_SIZE+1];
 291              		.loc 1 87 5 is_stmt 1 view .LVU73
 292              	.LVL34:
  88:Core/Src/MCP3914.c **** 
  89:Core/Src/MCP3914.c ****     //HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high
  90:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
 293              		.loc 1 90 5 view .LVU74
 294 001c 0022     		movs	r2, #0
 295 001e 0189     		ldrh	r1, [r0, #8]
 296              	.LVL35:
 297              		.loc 1 90 5 is_stmt 0 view .LVU75
 298 0020 4068     		ldr	r0, [r0, #4]
 299              	.LVL36:
 300              		.loc 1 90 5 view .LVU76
 301 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 302              	.LVL37:
  91:Core/Src/MCP3914.c ****     if(HAL_SPI_TransmitReceive_DMA(dev->spiHandle, sendData, dev->dmaData, BUFFER_SIZE + 1) != HAL_
 303              		.loc 1 91 5 is_stmt 1 view .LVU77
 304              		.loc 1 91 65 is_stmt 0 view .LVU78
 305 0026 2246     		mov	r2, r4
 306              		.loc 1 91 8 view .LVU79
 307 0028 52F80D0B 		ldr	r0, [r2], #13
 308 002c 2B46     		mov	r3, r5
ARM GAS  /tmp/cct747Z9.s 			page 8


 309 002e 6946     		mov	r1, sp
 310 0030 FFF7FEFF 		bl	HAL_SPI_TransmitReceive_DMA
 311              	.LVL38:
 312              		.loc 1 91 7 discriminator 1 view .LVU80
 313 0034 30B9     		cbnz	r0, .L12
 314              	.L10:
  92:Core/Src/MCP3914.c ****     {
  93:Core/Src/MCP3914.c ****         Error_Handler();
  94:Core/Src/MCP3914.c ****     }
  95:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high
 315              		.loc 1 95 5 is_stmt 1 view .LVU81
 316 0036 0122     		movs	r2, #1
 317 0038 2189     		ldrh	r1, [r4, #8]
 318 003a 6068     		ldr	r0, [r4, #4]
 319 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 320              	.LVL39:
  96:Core/Src/MCP3914.c ****     
  97:Core/Src/MCP3914.c **** 
  98:Core/Src/MCP3914.c ****     //dev->dmaData = receiveData;
  99:Core/Src/MCP3914.c ****     // for(int i=0; i<BUFFER_SIZE; i++)
 100:Core/Src/MCP3914.c ****     // {
 101:Core/Src/MCP3914.c ****     //     dev->dmaData[i] = receiveData[i+1];
 102:Core/Src/MCP3914.c ****     // }
 103:Core/Src/MCP3914.c **** }
 321              		.loc 1 103 1 is_stmt 0 view .LVU82
 322 0040 BD46     		mov	sp, r7
 323              		.cfi_remember_state
 324              		.cfi_def_cfa_register 13
 325              	.LVL40:
 326              		.loc 1 103 1 view .LVU83
 327              		@ sp needed
 328 0042 B0BD     		pop	{r4, r5, r7, pc}
 329              	.LVL41:
 330              	.L12:
 331              		.cfi_restore_state
 332              	.LBB5:
  93:Core/Src/MCP3914.c ****     }
 333              		.loc 1 93 9 is_stmt 1 view .LVU84
 334 0044 FFF7FEFF 		bl	Error_Handler
 335              	.LVL42:
 336 0048 F5E7     		b	.L10
 337              	.LBE5:
 338              		.cfi_endproc
 339              	.LFE137:
 341              		.section	.text.MCP3914_WriteRegister,"ax",%progbits
 342              		.align	1
 343              		.global	MCP3914_WriteRegister
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	MCP3914_WriteRegister:
 349              	.LVL43:
 350              	.LFB138:
 104:Core/Src/MCP3914.c **** 
 105:Core/Src/MCP3914.c **** void MCP3914_WriteRegister(MCP3914 *dev, uint8_t reg, uint8_t *data){
 351              		.loc 1 105 69 view -0
 352              		.cfi_startproc
ARM GAS  /tmp/cct747Z9.s 			page 9


 353              		@ args = 0, pretend = 0, frame = 8
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		.loc 1 105 69 is_stmt 0 view .LVU86
 356 0000 10B5     		push	{r4, lr}
 357              		.cfi_def_cfa_offset 8
 358              		.cfi_offset 4, -8
 359              		.cfi_offset 14, -4
 360 0002 82B0     		sub	sp, sp, #8
 361              		.cfi_def_cfa_offset 16
 362 0004 0446     		mov	r4, r0
 106:Core/Src/MCP3914.c ****     uint8_t REG = 0x40 | (reg << 1);
 363              		.loc 1 106 5 is_stmt 1 view .LVU87
 364              		.loc 1 106 24 is_stmt 0 view .LVU88
 365 0006 4900     		lsls	r1, r1, #1
 366              	.LVL44:
 367              		.loc 1 106 24 view .LVU89
 368 0008 41F04001 		orr	r1, r1, #64
 369              	.LVL45:
 107:Core/Src/MCP3914.c ****     uint8_t sendData[4] = {REG, data[0], data[1], data[2]};
 370              		.loc 1 107 5 is_stmt 1 view .LVU90
 371              		.loc 1 107 13 is_stmt 0 view .LVU91
 372 000c 8DF80410 		strb	r1, [sp, #4]
 373              		.loc 1 107 37 view .LVU92
 374 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 375              		.loc 1 107 13 view .LVU93
 376 0012 8DF80530 		strb	r3, [sp, #5]
 377 0016 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 378 0018 8DF80630 		strb	r3, [sp, #6]
 379 001c 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 380 001e 8DF80730 		strb	r3, [sp, #7]
 108:Core/Src/MCP3914.c **** 
 109:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
 381              		.loc 1 109 5 is_stmt 1 view .LVU94
 382 0022 0022     		movs	r2, #0
 383              	.LVL46:
 384              		.loc 1 109 5 is_stmt 0 view .LVU95
 385 0024 0189     		ldrh	r1, [r0, #8]
 386              	.LVL47:
 387              		.loc 1 109 5 view .LVU96
 388 0026 4068     		ldr	r0, [r0, #4]
 389              	.LVL48:
 390              		.loc 1 109 5 view .LVU97
 391 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 392              	.LVL49:
 110:Core/Src/MCP3914.c ****     HAL_SPI_Transmit(dev->spiHandle, sendData, 4, HAL_MAX_DELAY);
 393              		.loc 1 110 5 is_stmt 1 view .LVU98
 394 002c 4FF0FF33 		mov	r3, #-1
 395 0030 0422     		movs	r2, #4
 396 0032 0DEB0201 		add	r1, sp, r2
 397 0036 2068     		ldr	r0, [r4]
 398 0038 FFF7FEFF 		bl	HAL_SPI_Transmit
 399              	.LVL50:
 111:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high    
 400              		.loc 1 111 5 view .LVU99
 401 003c 0122     		movs	r2, #1
 402 003e 2189     		ldrh	r1, [r4, #8]
 403 0040 6068     		ldr	r0, [r4, #4]
ARM GAS  /tmp/cct747Z9.s 			page 10


 404 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
 405              	.LVL51:
 112:Core/Src/MCP3914.c **** 
 113:Core/Src/MCP3914.c **** }...
 406              		.loc 1 113 1 is_stmt 0 view .LVU100
 407 0046 02B0     		add	sp, sp, #8
 408              		.cfi_def_cfa_offset 8
 409              		@ sp needed
 410 0048 10BD     		pop	{r4, pc}
 411              		.loc 1 113 1 view .LVU101
 412              		.cfi_endproc
 413              	.LFE138:
 415              		.section	.rodata.MCP3914_Initialise.str1.4,"aMS",%progbits,1
 416              		.align	2
 417              	.LC0:
 418 0000 FFFF00   		.ascii	"\377\377\000"
 419              		.section	.text.MCP3914_Initialise,"ax",%progbits
 420              		.align	1
 421              		.global	MCP3914_Initialise
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	MCP3914_Initialise:
 427              	.LVL52:
 428              	.LFB134:
   8:Core/Src/MCP3914.c **** void MCP3914_Initialise(MCP3914 *dev, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *Port, uint16_t Pi
 429              		.loc 1 8 123 is_stmt 1 view -0
 430              		.cfi_startproc
 431              		@ args = 4, pretend = 0, frame = 8
 432              		@ frame_needed = 0, uses_anonymous_args = 0
   8:Core/Src/MCP3914.c **** void MCP3914_Initialise(MCP3914 *dev, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *Port, uint16_t Pi
 433              		.loc 1 8 123 is_stmt 0 view .LVU103
 434 0000 10B5     		push	{r4, lr}
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 4, -8
 437              		.cfi_offset 14, -4
 438 0002 82B0     		sub	sp, sp, #8
 439              		.cfi_def_cfa_offset 16
 440 0004 0446     		mov	r4, r0
  10:Core/Src/MCP3914.c ****     dev->spiHandle   =   spiHandle;
 441              		.loc 1 10 5 is_stmt 1 view .LVU104
  10:Core/Src/MCP3914.c ****     dev->spiHandle   =   spiHandle;
 442              		.loc 1 10 22 is_stmt 0 view .LVU105
 443 0006 0160     		str	r1, [r0]
  11:Core/Src/MCP3914.c ****     dev->Port        =   Port;
 444              		.loc 1 11 5 is_stmt 1 view .LVU106
  11:Core/Src/MCP3914.c ****     dev->Port        =   Port;
 445              		.loc 1 11 22 is_stmt 0 view .LVU107
 446 0008 4260     		str	r2, [r0, #4]
  12:Core/Src/MCP3914.c ****     dev->Pin         =   Pin;
 447              		.loc 1 12 5 is_stmt 1 view .LVU108
  12:Core/Src/MCP3914.c ****     dev->Pin         =   Pin;
 448              		.loc 1 12 22 is_stmt 0 view .LVU109
 449 000a 0381     		strh	r3, [r0, #8]	@ movhi
  13:Core/Src/MCP3914.c ****     dev->adcData[0]  =   0x00;
 450              		.loc 1 13 5 is_stmt 1 view .LVU110
  13:Core/Src/MCP3914.c ****     dev->adcData[0]  =   0x00;
ARM GAS  /tmp/cct747Z9.s 			page 11


 451              		.loc 1 13 22 is_stmt 0 view .LVU111
 452 000c 0023     		movs	r3, #0
 453              	.LVL53:
  13:Core/Src/MCP3914.c ****     dev->adcData[0]  =   0x00;
 454              		.loc 1 13 22 view .LVU112
 455 000e 8372     		strb	r3, [r0, #10]
  14:Core/Src/MCP3914.c ****     dev->adcData[1]  =   0x00;
 456              		.loc 1 14 5 is_stmt 1 view .LVU113
  14:Core/Src/MCP3914.c ****     dev->adcData[1]  =   0x00;
 457              		.loc 1 14 22 is_stmt 0 view .LVU114
 458 0010 C372     		strb	r3, [r0, #11]
  15:Core/Src/MCP3914.c ****     dev->adcData[2]  =   0x00;
 459              		.loc 1 15 5 is_stmt 1 view .LVU115
  15:Core/Src/MCP3914.c ****     dev->adcData[2]  =   0x00;
 460              		.loc 1 15 22 is_stmt 0 view .LVU116
 461 0012 0373     		strb	r3, [r0, #12]
  22:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
 462              		.loc 1 22 5 is_stmt 1 view .LVU117
  22:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
 463              		.loc 1 22 13 is_stmt 0 view .LVU118
 464 0014 0A4A     		ldr	r2, .L17
 465              	.LVL54:
  22:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
 466              		.loc 1 22 13 view .LVU119
 467 0016 1268     		ldr	r2, [r2]
 468 0018 ADF80420 		strh	r2, [sp, #4]	@ movhi
 469 001c 120C     		lsrs	r2, r2, #16
 470 001e 8DF80620 		strb	r2, [sp, #6]
  23:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_CLKINTEN[3] =   {0x00, 0x00, 0x00}; //WRITE THIS TO CONFIG1 TO ENABLE I
 471              		.loc 1 23 5 is_stmt 1 view .LVU120
  23:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_CLKINTEN[3] =   {0x00, 0x00, 0x00}; //WRITE THIS TO CONFIG1 TO ENABLE I
 472              		.loc 1 23 13 is_stmt 0 view .LVU121
 473 0022 ADF80030 		strh	r3, [sp]	@ movhi
 474 0026 8DF80230 		strb	r3, [sp, #2]
  25:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_RESET); //RESETS ADC
 475              		.loc 1 25 5 is_stmt 1 view .LVU122
 476 002a 01AA     		add	r2, sp, #4
 477 002c 0E21     		movs	r1, #14
 478              	.LVL55:
  25:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_RESET); //RESETS ADC
 479              		.loc 1 25 5 is_stmt 0 view .LVU123
 480 002e FFF7FEFF 		bl	MCP3914_WriteRegister
 481              	.LVL56:
  26:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_CLKINTEN); //ENABLES INTERNAL C
 482              		.loc 1 26 5 is_stmt 1 view .LVU124
 483 0032 6A46     		mov	r2, sp
 484 0034 0E21     		movs	r1, #14
 485 0036 2046     		mov	r0, r4
 486 0038 FFF7FEFF 		bl	MCP3914_WriteRegister
 487              	.LVL57:
  28:Core/Src/MCP3914.c **** }
 488              		.loc 1 28 1 is_stmt 0 view .LVU125
 489 003c 02B0     		add	sp, sp, #8
 490              		.cfi_def_cfa_offset 8
 491              		@ sp needed
 492 003e 10BD     		pop	{r4, pc}
 493              	.LVL58:
ARM GAS  /tmp/cct747Z9.s 			page 12


 494              	.L18:
  28:Core/Src/MCP3914.c **** }
 495              		.loc 1 28 1 view .LVU126
 496              		.align	2
 497              	.L17:
 498 0040 00000000 		.word	.LC0
 499              		.cfi_endproc
 500              	.LFE134:
 502              		.text
 503              	.Letext0:
 504              		.file 2 "/home/mishay/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 505              		.file 3 "/home/mishay/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 506              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 507              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 508              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 509              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 510              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 511              		.file 9 "Core/Inc/MCP3914.h"
ARM GAS  /tmp/cct747Z9.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 MCP3914.c
     /tmp/cct747Z9.s:21     .text.MCP3914_ReadRegister:00000000 $t
     /tmp/cct747Z9.s:27     .text.MCP3914_ReadRegister:00000000 MCP3914_ReadRegister
     /tmp/cct747Z9.s:106    .text.MCP3914_ReadRegister_Buffer:00000000 $t
     /tmp/cct747Z9.s:112    .text.MCP3914_ReadRegister_Buffer:00000000 MCP3914_ReadRegister_Buffer
     /tmp/cct747Z9.s:245    .text.MCP3914_ReadRegister_DMA:00000000 $t
     /tmp/cct747Z9.s:251    .text.MCP3914_ReadRegister_DMA:00000000 MCP3914_ReadRegister_DMA
     /tmp/cct747Z9.s:342    .text.MCP3914_WriteRegister:00000000 $t
     /tmp/cct747Z9.s:348    .text.MCP3914_WriteRegister:00000000 MCP3914_WriteRegister
     /tmp/cct747Z9.s:416    .rodata.MCP3914_Initialise.str1.4:00000000 $d
     /tmp/cct747Z9.s:420    .text.MCP3914_Initialise:00000000 $t
     /tmp/cct747Z9.s:426    .text.MCP3914_Initialise:00000000 MCP3914_Initialise
     /tmp/cct747Z9.s:498    .text.MCP3914_Initialise:00000040 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_TransmitReceive
Error_Handler
HAL_SPI_TransmitReceive_DMA
HAL_SPI_Transmit
