<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/impl/gwsynthesis/cpu_wrapper_RT2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 13 18:10:12 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2824</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1571</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>600</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
<tr>
<td>_Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>_Clk_LUT3_F/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>274.140(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>54.882(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>_Clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">62.411(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>_Clk</td>
<td>Setup</td>
<td>-1909.485</td>
<td>482</td>
</tr>
<tr>
<td>_Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.602</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.109</td>
<td>18.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.242</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.071</td>
<td>18.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.425</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.086</td>
<td>17.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.274</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.8/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.090</td>
<td>17.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.119</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.9/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.081</td>
<td>16.969</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.982</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.7/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.081</td>
<td>16.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.878</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.5/AD[8]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.081</td>
<td>16.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.780</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.6/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.072</td>
<td>16.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.635</td>
<td>Memory.0.0/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.073</td>
<td>16.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.620</td>
<td>Memory.0.0/DO[0]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.064</td>
<td>16.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.439</td>
<td>Memory.0.0/DO[0]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.081</td>
<td>16.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.435</td>
<td>Memory.0.0/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.073</td>
<td>16.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.379</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.4/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.081</td>
<td>16.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.363</td>
<td>Memory.0.0/DO[0]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.072</td>
<td>16.336</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.362</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.107</td>
<td>16.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.329</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.13/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.072</td>
<td>16.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.312</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.13/AD[8]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.072</td>
<td>16.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.269</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.0/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.072</td>
<td>16.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.245</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.095</td>
<td>16.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.196</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.30/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.090</td>
<td>16.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.166</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.29/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>16.034</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.149</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.0/AD[8]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.072</td>
<td>16.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.148</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.15/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.081</td>
<td>15.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.132</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.15/AD[8]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.081</td>
<td>15.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.047</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.2/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.072</td>
<td>15.906</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.296</td>
<td>Kbd_In[2]_DFFE_Q/Q</td>
<td>Kbd_In[2]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.296</td>
<td>Kbd_In[1]_DFFE_Q/Q</td>
<td>Kbd_In[1]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.304</td>
<td>Kbd_In[4]_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.327</td>
<td>Kbd_Wr_DFFE_Q/Q</td>
<td>Kbd_Wr0_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.383</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>Kbd_In[5]_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>Kbd_In[3]_DFFE_Q/Q</td>
<td>Kbd_In[3]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>Kbd_Wr0_DFFC_D/Q</td>
<td>Set_Kbd_Ctl_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[4][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[3][7]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[15]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>Kbd_In[7]_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>Kbd_In[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>Kbd_In[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>stimIn[0][5]_DFFE_Q/Q</td>
<td>Dsp_Rd_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.339</td>
<td>Kbd_In[0]_DFFE_Q/Q</td>
<td>Kbd_In[0]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.366</td>
<td>stimIn[4][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.366</td>
<td>stimIn[5][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.366</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>22</td>
<td>0.368</td>
<td>stimIn[2][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.385</td>
</tr>
<tr>
<td>23</td>
<td>0.369</td>
<td>Kbd_Wr0_DFFC_Q/Q</td>
<td>Kbd_Wr0_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>24</td>
<td>0.370</td>
<td>stimIn[4][7]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.370</td>
<td>stimIn[3][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>2</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>3</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>4</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>5</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>6</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>7</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.716</td>
</tr>
<tr>
<td>8</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I3_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>2.727</td>
</tr>
<tr>
<td>9</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.722</td>
</tr>
<tr>
<td>10</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>2.727</td>
</tr>
<tr>
<td>11</td>
<td>996.877</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>2.727</td>
</tr>
<tr>
<td>12</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>13</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_LUT3_F_I0_LUT4_I0_1_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.001</td>
<td>2.735</td>
</tr>
<tr>
<td>14</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.731</td>
</tr>
<tr>
<td>15</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>16</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>17</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[15]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>18</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>19</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>20</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.731</td>
</tr>
<tr>
<td>21</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.729</td>
</tr>
<tr>
<td>22</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>2.733</td>
</tr>
<tr>
<td>23</td>
<td>996.881</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>2.733</td>
</tr>
<tr>
<td>24</td>
<td>996.883</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.033</td>
<td>2.767</td>
</tr>
<tr>
<td>25</td>
<td>996.883</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I2_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.033</td>
<td>2.767</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.167</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.157</td>
</tr>
<tr>
<td>2</td>
<td>1.171</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.176</td>
</tr>
<tr>
<td>3</td>
<td>1.173</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.170</td>
</tr>
<tr>
<td>4</td>
<td>1.173</td>
<td>reset_DFFE_Q/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.171</td>
</tr>
<tr>
<td>5</td>
<td>1.173</td>
<td>reset_DFFE_Q/Q</td>
<td>NMI_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.171</td>
</tr>
<tr>
<td>6</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.037</td>
<td>1.193</td>
</tr>
<tr>
<td>7</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>8</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.181</td>
</tr>
<tr>
<td>9</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>10</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>11</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>12</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>13</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>14</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>15</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.176</td>
</tr>
<tr>
<td>16</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.181</td>
</tr>
<tr>
<td>17</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.181</td>
</tr>
<tr>
<td>18</td>
<td>1.174</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.157</td>
</tr>
<tr>
<td>19</td>
<td>1.176</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.165</td>
</tr>
<tr>
<td>20</td>
<td>1.176</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.165</td>
</tr>
<tr>
<td>21</td>
<td>1.176</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.169</td>
</tr>
<tr>
<td>22</td>
<td>1.176</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.169</td>
</tr>
<tr>
<td>23</td>
<td>1.176</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.169</td>
</tr>
<tr>
<td>24</td>
<td>1.177</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_LUT3_I0_F_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.170</td>
</tr>
<tr>
<td>25</td>
<td>1.177</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>1.171</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.909</td>
<td>3.909</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>2</td>
<td>2.909</td>
<td>3.909</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>3</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>4</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.12</td>
</tr>
<tr>
<td>5</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td>6</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>7</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.2</td>
</tr>
<tr>
<td>8</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.27</td>
</tr>
<tr>
<td>9</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.28</td>
</tr>
<tr>
<td>10</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.20</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>994.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>996.360</td>
<td>2.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.014</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.267</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.022</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.619</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.325</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1000.578</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1001.268</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>1003.495</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>1004.412</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>1005.969</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1006.222</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1008.082</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1008.334</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1008.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>1008.420</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1009.515</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1/I0</td>
</tr>
<tr>
<td>1010.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>1010.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>1010.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>1010.342</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>1010.594</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1010.597</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.994</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.351, 23.286%; route: 12.075, 64.620%; tC2Q: 2.260, 12.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>994.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>996.360</td>
<td>2.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.014</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.267</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.022</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.619</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.325</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1000.578</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1001.268</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>1003.495</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>1004.412</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>1005.969</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1006.222</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1008.082</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1008.334</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1008.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>1008.420</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1010.124</td>
<td>1.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td>1001.882</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.465, 19.024%; route: 12.489, 68.568%; tC2Q: 2.260, 12.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>994.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>996.360</td>
<td>2.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.014</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.267</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.022</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.619</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.325</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1000.578</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1001.268</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>1003.495</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>1004.412</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>1005.969</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1006.222</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1008.343</td>
<td>2.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>1008.804</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>1008.807</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>1009.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F/F</td>
</tr>
<tr>
<td>1009.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.996</td>
<td>1.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>1001.898</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.104, 23.568%; route: 11.049, 63.453%; tC2Q: 2.260, 12.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.189%; route: 1.314, 65.811%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.105</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.901</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 21.795%; route: 13.001, 75.970%; tC2Q: 0.382, 2.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.960</td>
<td>3.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 21.982%; route: 12.856, 75.764%; tC2Q: 0.382, 2.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.823</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td style=" font-weight:bold;">Memory.0.7/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.7/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.7</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 22.161%; route: 12.719, 75.566%; tC2Q: 0.382, 2.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>6.150</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/I0</td>
</tr>
<tr>
<td>6.611</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C48[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.731</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.229</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C49[3][A]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>8.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>AB[0]_LUT3_F_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.782</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.361</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.504</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.030</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.187</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[2][B]</td>
<td>AB[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.649</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C51[2][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F/F</td>
</tr>
<tr>
<td>14.636</td>
<td>1.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>_Address[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.152</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">_Address[8]_LUT3_F/F</td>
</tr>
<tr>
<td>18.719</td>
<td>3.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">Memory.0.5/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.5/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.5</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 23.420%; route: 12.427, 74.294%; tC2Q: 0.382, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.630</td>
<td>3.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">Memory.0.6/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>Memory.0.6/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 22.418%; route: 12.526, 75.284%; tC2Q: 0.382, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>994.180</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/DO[0]</td>
</tr>
<tr>
<td>996.235</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.078</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.331</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.115</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.612</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.748</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.792</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_cpu.IRHOLD[0]_LUT4_I0/I3</td>
</tr>
<tr>
<td>1001.253</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[0]_LUT4_I0/F</td>
</tr>
<tr>
<td>1002.848</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I0</td>
</tr>
<tr>
<td>1003.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>1003.472</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>1003.988</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1004.536</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>1005.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>1006.330</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>1006.851</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/F</td>
</tr>
<tr>
<td>1007.011</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/I3</td>
</tr>
<tr>
<td>1007.527</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/F</td>
</tr>
<tr>
<td>1007.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>1007.663</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>1008.013</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1/I1</td>
</tr>
<tr>
<td>1008.530</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1/F</td>
</tr>
<tr>
<td>1008.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1001.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.048, 30.388%; route: 9.303, 56.005%; tC2Q: 2.260, 13.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>994.180</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/DO[0]</td>
</tr>
<tr>
<td>996.235</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.078</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.331</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.115</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.612</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.748</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.792</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_cpu.IRHOLD[0]_LUT4_I0/I3</td>
</tr>
<tr>
<td>1001.253</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[0]_LUT4_I0/F</td>
</tr>
<tr>
<td>1002.848</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I0</td>
</tr>
<tr>
<td>1003.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>1003.472</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>1003.988</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1004.536</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>1005.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>1006.140</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>1006.666</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2_I3_LUT3_F/F</td>
</tr>
<tr>
<td>1007.151</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>1007.386</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C49[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1007.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F_MUX2_LUT5_S0_O_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>1007.582</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F_MUX2_LUT5_S0_O_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1007.913</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>1008.440</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1008.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>1008.578</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1001.959</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.977, 29.879%; route: 9.421, 56.554%; tC2Q: 2.260, 13.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>994.180</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/DO[0]</td>
</tr>
<tr>
<td>996.235</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.078</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.331</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.115</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.612</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.748</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.792</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_cpu.IRHOLD[0]_LUT4_I0/I3</td>
</tr>
<tr>
<td>1001.253</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[0]_LUT4_I0/F</td>
</tr>
<tr>
<td>1002.848</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I0</td>
</tr>
<tr>
<td>1003.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>1003.472</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>1003.988</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1004.536</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>1005.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>1006.140</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>1006.666</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2_I3_LUT3_F/F</td>
</tr>
<tr>
<td>1007.016</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>1007.532</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_I3_LUT4_F/F</td>
</tr>
<tr>
<td>1007.880</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>1008.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0/F</td>
</tr>
<tr>
<td>1008.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.001</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.861, 29.603%; route: 9.300, 56.634%; tC2Q: 2.260, 13.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.114%; route: 1.318, 65.886%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>994.180</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/DO[0]</td>
</tr>
<tr>
<td>996.235</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.078</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.331</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.115</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.612</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.748</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.792</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_cpu.IRHOLD[0]_LUT4_I0/I3</td>
</tr>
<tr>
<td>1001.253</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[0]_LUT4_I0/F</td>
</tr>
<tr>
<td>1002.848</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I0</td>
</tr>
<tr>
<td>1003.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>1003.472</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>1003.988</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1004.536</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>1005.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>1006.330</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>1006.851</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/F</td>
</tr>
<tr>
<td>1007.011</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/I3</td>
</tr>
<tr>
<td>1007.527</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/F</td>
</tr>
<tr>
<td>1007.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>1007.663</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>1008.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>1008.401</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1008.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>1001.968</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.784, 29.021%; route: 9.440, 57.269%; tC2Q: 2.260, 13.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.220</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">Memory.0.4/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>Memory.0.4/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.4</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>Memory.0.4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 22.984%; route: 12.116, 74.659%; tC2Q: 0.382, 2.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>994.180</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/DO[0]</td>
</tr>
<tr>
<td>996.235</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.078</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.331</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.0_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.115</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.612</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.748</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.792</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_cpu.IRHOLD[0]_LUT4_I0/I3</td>
</tr>
<tr>
<td>1001.253</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[0]_LUT4_I0/F</td>
</tr>
<tr>
<td>1002.848</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I0</td>
</tr>
<tr>
<td>1003.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>1003.472</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>1003.988</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1004.536</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>1005.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>1006.140</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>1006.666</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2_I3_LUT3_F/F</td>
</tr>
<tr>
<td>1007.151</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>1007.386</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C49[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT3_I0_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1007.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F_MUX2_LUT5_S0_O_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>1007.582</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F_MUX2_LUT5_S0_O_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1007.730</td>
<td>0.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>1008.256</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1008.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td>1001.893</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.841, 29.635%; route: 9.235, 56.531%; tC2Q: 2.260, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>994.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>996.360</td>
<td>2.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.014</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.267</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.022</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.619</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.325</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1000.578</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1001.268</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>1003.495</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>1004.412</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>1005.969</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1006.222</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1007.754</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT2_F/I1</td>
</tr>
<tr>
<td>1008.280</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT2_F/F</td>
</tr>
<tr>
<td>1008.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.919</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.107</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.653, 22.312%; route: 10.458, 63.882%; tC2Q: 2.260, 13.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R16C49[2][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.766</td>
<td>2.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.297</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>5.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.250</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I2_LUT4_F_I1_LUT2_I1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>8.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C52[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I2_LUT4_F_I1_LUT2_I1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>8.940</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C52[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>10.202</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.719</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.299</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.681</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.197</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C49[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>14.085</td>
<td>1.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.500</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>18.179</td>
<td>3.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">Memory.0.13/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.13/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.13</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.268, 20.185%; route: 12.537, 77.452%; tC2Q: 0.382, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>6.150</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/I0</td>
</tr>
<tr>
<td>6.611</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C48[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.731</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.229</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C49[3][A]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>8.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>AB[0]_LUT3_F_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.782</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.361</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.504</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.030</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.187</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[2][B]</td>
<td>AB[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.649</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C51[2][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F/F</td>
</tr>
<tr>
<td>14.636</td>
<td>1.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>_Address[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.152</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">_Address[8]_LUT3_F/F</td>
</tr>
<tr>
<td>18.162</td>
<td>3.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">Memory.0.13/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.13/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.13</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 24.225%; route: 11.871, 73.410%; tC2Q: 0.382, 2.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.119</td>
<td>2.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 23.128%; route: 12.015, 74.500%; tC2Q: 0.382, 2.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>991.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>994.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>996.360</td>
<td>2.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>996.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>997.014</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.267</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.022</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.619</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.325</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1000.578</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1001.268</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1001.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>1003.495</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>1004.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1004.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1004.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>1004.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>1004.412</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>1005.969</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>1006.222</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1007.889</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT4_F/I3</td>
</tr>
<tr>
<td>1008.152</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT4_F/F</td>
</tr>
<tr>
<td>1008.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.006</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.971</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>1001.907</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.389, 20.865%; route: 10.593, 65.220%; tC2Q: 2.260, 13.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.029%; route: 1.323, 65.971%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.30</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.028</td>
<td>2.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">Memory.0.30/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.901</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>Memory.0.30/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.30</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>Memory.0.30</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 23.260%; route: 11.924, 74.355%; tC2Q: 0.382, 2.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>18.025</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">Memory.0.29/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>Memory.0.29/CLK</td>
</tr>
<tr>
<td>11.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>11.859</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 23.263%; route: 11.921, 74.351%; tC2Q: 0.382, 2.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>6.150</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/I0</td>
</tr>
<tr>
<td>6.611</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C48[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.731</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.229</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C49[3][A]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>8.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>AB[0]_LUT3_F_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.782</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.361</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.504</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.030</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.187</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[2][B]</td>
<td>AB[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.649</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C51[2][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F/F</td>
</tr>
<tr>
<td>14.636</td>
<td>1.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>_Address[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.152</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">_Address[8]_LUT3_F/F</td>
</tr>
<tr>
<td>17.999</td>
<td>2.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 24.473%; route: 11.708, 73.138%; tC2Q: 0.382, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R16C49[2][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.766</td>
<td>2.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.297</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>5.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_I3_I0_LUT4_F_I3_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.250</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I2_LUT4_F_I1_LUT2_I1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>8.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C52[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I2_LUT4_F_I1_LUT2_I1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>8.940</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C52[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>10.202</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.719</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.299</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.681</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.197</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C49[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>14.085</td>
<td>1.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.500</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>17.989</td>
<td>3.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.268, 20.425%; route: 12.347, 77.184%; tC2Q: 0.382, 2.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>6.150</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/I0</td>
</tr>
<tr>
<td>6.611</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C48[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_I2_LUT4_I3_F_LUT4_I1_F_LUT3_I2_I1_LUT3_F_I0_LUT4_F_I3_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.731</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.229</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C49[3][A]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>8.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>AB[0]_LUT3_F_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.782</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.361</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.504</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.030</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.187</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[2][B]</td>
<td>AB[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.649</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C51[2][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F/F</td>
</tr>
<tr>
<td>14.636</td>
<td>1.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>_Address[8]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.152</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">_Address[8]_LUT3_F/F</td>
</tr>
<tr>
<td>17.972</td>
<td>2.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 24.513%; route: 11.681, 73.093%; tC2Q: 0.382, 2.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.374</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>169</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>4.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>5.217</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>5.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>5.390</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D_Q_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.319</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/I3</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4/F</td>
</tr>
<tr>
<td>7.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_4_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.691</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>10.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.220</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.356</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C51[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.994</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>17.897</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">Memory.0.2/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>Memory.0.2/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.2</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>Memory.0.2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.730, 23.450%; route: 11.794, 74.145%; tC2Q: 0.382, 2.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.298</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D_Q_LUT4_I1/I3</td>
</tr>
<tr>
<td>1.451</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D_Q_LUT4_I1/F</td>
</tr>
<tr>
<td>1.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>Kbd_In[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>Kbd_In[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.211</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>Kbd_In[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.502</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>Kbd_In[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>Kbd_In[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_Wr0_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>Kbd_Wr_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.286</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">Kbd_Wr_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>Kbd_Wr0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_Wr0_DFFC_Q</td>
</tr>
<tr>
<td>1.199</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>Kbd_Wr0_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>Kbd_In[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>Kbd_In[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Kbd_In[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>Kbd_In[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>1.515</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>stimIn[4][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">stimIn[4][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>stimIn[3][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[15]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>Mem_Emu_Adr[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>Mem_Emu_Adr[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>Kbd_In[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.202</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>Kbd_In[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Kbd_In[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Kbd_In[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">Dsp_Rd_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>Dsp_Rd_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>Dsp_Rd_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Kbd_In[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>Kbd_In[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>stimIn[4][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">stimIn[4][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>Mem_Emu_Adr[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.173</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>Mem_Emu_Adr[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>stimIn[5][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" font-weight:bold;">stimIn[5][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>Mem_Emu_Din[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>Kbd_In[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.168</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>stimIn[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" font-weight:bold;">stimIn[2][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>Mem_Emu_Wen_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>Mem_Emu_Wen_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr0_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>Kbd_Wr0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.168</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>stimIn[4][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">stimIn[4][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>Mem_Emu_Adr[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.160</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>Mem_Emu_Adr[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>stimIn[3][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">stimIn[3][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[13]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[3][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[3][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.703</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>Kbd_In[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 86.467%; tC2Q: 0.368, 13.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I3_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I3_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I3_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I3_DFFC_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I3_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.360, 86.526%; tC2Q: 0.368, 13.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.708</td>
<td>2.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1001.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.354, 86.497%; tC2Q: 0.368, 13.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.360, 86.526%; tC2Q: 0.368, 13.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C54[1][B]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[1][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C54[1][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.360, 86.526%; tC2Q: 0.368, 13.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I0_LUT4_I0_1_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.722</td>
<td>2.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C54[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I0_LUT4_I0_1_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[0][A]</td>
<td>AB[8]_LUT3_F_I0_LUT4_I0_1_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I0_LUT4_I0_1_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C54[0][A]</td>
<td>AB[8]_LUT3_F_I0_LUT4_I0_1_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.367, 86.563%; tC2Q: 0.368, 13.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.718</td>
<td>2.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[2][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[2][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C54[2][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.364, 86.545%; tC2Q: 0.368, 13.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[1][B]</td>
<td style=" font-weight:bold;">AB[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][B]</td>
<td>AB[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[1][B]</td>
<td>AB[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[3][A]</td>
<td style=" font-weight:bold;">AB[7]_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[3][A]</td>
<td>AB[7]_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[3][A]</td>
<td>AB[7]_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" font-weight:bold;">AB[15]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>AB[15]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[15]_DFFCE_D</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>AB[15]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[0][B]</td>
<td style=" font-weight:bold;">AB[12]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[0][B]</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[0][B]</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[3][A]</td>
<td style=" font-weight:bold;">AB[12]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[3][A]</td>
<td>AB[12]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_DFFCE_D</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[3][A]</td>
<td>AB[12]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.718</td>
<td>2.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">AB[11]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.364, 86.545%; tC2Q: 0.368, 13.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" font-weight:bold;">AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.720</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.366, 86.554%; tC2Q: 0.368, 13.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.720</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[2][A]</td>
<td style=" font-weight:bold;">AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C54[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.366, 86.554%; tC2Q: 0.368, 13.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.754</td>
<td>2.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.400, 86.721%; tC2Q: 0.368, 13.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.754</td>
<td>2.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td style=" font-weight:bold;">AB[0]_LUT3_F_I1_LUT4_F_I2_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.400, 86.721%; tC2Q: 0.368, 13.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.145</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.325</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 87.695%; tC2Q: 0.144, 12.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.326</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 87.708%; tC2Q: 0.144, 12.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.698%; route: 0.495, 42.302%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.326</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>NMI_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>NMI_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 87.708%; tC2Q: 0.144, 12.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.698%; route: 0.495, 42.302%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.348</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td>1.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.049, 87.930%; tC2Q: 0.144, 12.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[0][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C56[0][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td style=" font-weight:bold;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][B]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][B]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[0][B]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][A]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[0][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.755%; tC2Q: 0.144, 12.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][B]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][B]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C56[2][B]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C56[2][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.319</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 87.639%; tC2Q: 0.144, 12.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.319</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 87.639%; tC2Q: 0.144, 12.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.324</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[2][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 87.682%; tC2Q: 0.144, 12.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.324</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 87.682%; tC2Q: 0.144, 12.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.324</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 87.682%; tC2Q: 0.144, 12.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_LUT3_I0_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.325</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" font-weight:bold;">AB[5]_LUT3_I0_F_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>AB[5]_LUT3_I0_F_MUX2_LUT5_S0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_LUT3_I0_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>AB[5]_LUT3_I0_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 87.695%; tC2Q: 0.144, 12.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.933%; route: 0.491, 42.067%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.326</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" font-weight:bold;">AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.167</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.149</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 87.708%; tC2Q: 0.144, 12.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.871%; route: 0.492, 42.129%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.909</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.899</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.909</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.899</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.3/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.13/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.27</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.27/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.27/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.28</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.28/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.28/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.20/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.20/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>170</td>
<td>u_cpu.clk</td>
<td>-7.274</td>
<td>1.482</td>
</tr>
<tr>
<td>169</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D_Q</td>
<td>-7.274</td>
<td>2.983</td>
</tr>
<tr>
<td>162</td>
<td>reset</td>
<td>993.668</td>
<td>2.779</td>
</tr>
<tr>
<td>144</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D_Q</td>
<td>-6.874</td>
<td>2.231</td>
</tr>
<tr>
<td>141</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D_Q</td>
<td>-5.762</td>
<td>2.032</td>
</tr>
<tr>
<td>115</td>
<td>clk_emu_IBUF_I_O</td>
<td>-4.140</td>
<td>1.353</td>
</tr>
<tr>
<td>113</td>
<td>RDY</td>
<td>-4.140</td>
<td>2.728</td>
</tr>
<tr>
<td>105</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>-6.128</td>
<td>2.742</td>
</tr>
<tr>
<td>98</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D_Q_LUT4_I0_F</td>
<td>982.549</td>
<td>3.543</td>
</tr>
<tr>
<td>66</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D_Q</td>
<td>-6.107</td>
<td>3.634</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C52</td>
<td>61.11%</td>
</tr>
<tr>
<td>R16C49</td>
<td>58.33%</td>
</tr>
<tr>
<td>R11C41</td>
<td>56.94%</td>
</tr>
<tr>
<td>R17C48</td>
<td>52.78%</td>
</tr>
<tr>
<td>R15C50</td>
<td>52.78%</td>
</tr>
<tr>
<td>R15C52</td>
<td>52.78%</td>
</tr>
<tr>
<td>R16C47</td>
<td>52.78%</td>
</tr>
<tr>
<td>R11C39</td>
<td>51.39%</td>
</tr>
<tr>
<td>R17C52</td>
<td>50.00%</td>
</tr>
<tr>
<td>R16C48</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
