

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_3_x0'
================================================================
* Date:           Sun Sep 18 12:13:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9861|     9861|  32.867 us|  32.867 us|  9861|  9861|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_3_x0_loop_1                                                              |     7296|     7296|       114|          -|          -|    64|        no|
        | + C_drain_IO_L1_out_3_x0_loop_2                                                             |      112|      112|         7|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_3_x0_loop_3                                                           |        2|        2|         1|          -|          -|     2|        no|
        |- C_drain_IO_L1_out_3_x0_loop_4_C_drain_IO_L1_out_3_x0_loop_5_C_drain_IO_L1_out_3_x0_loop_6  |     2562|     2562|         4|          1|          1|  2560|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      268|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      251|     -|
|Register             |        -|      -|      488|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      520|      616|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_split_V_U  |C_drain_IO_L1_out_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    |local_C_V_U         |C_drain_IO_L1_out_0_x0_local_C_V         |        2|   0|   0|    0|   512|   64|     1|        32768|
    +--------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                         |        2|  32|  33|    0|   514|   96|     2|        32832|
    +--------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln4028_fu_563_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln691_286_fu_433_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_287_fu_499_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_288_fu_574_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_289_fu_352_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_290_fu_376_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_321_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln890_131_fu_421_p2            |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_580_p2                |         +|   0|  0|  18|          11|           1|
    |and_ln4020_fu_485_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state9     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i48_fu_459_p2                |      icmp|   0|  0|   9|           4|           5|
    |cmp_i_i_mid1_fu_453_p2             |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln878_fu_387_p2               |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_210_fu_427_p2           |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln890_211_fu_370_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_212_fu_439_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_213_fu_479_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_327_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_505_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln4020_1_fu_465_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln4020_2_fu_527_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln4020_fu_445_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln890_339_fu_511_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln890_340_fu_535_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_341_fu_551_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_342_fu_586_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_491_p3             |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln4020_fu_473_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 268|         132|         104|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  54|         10|    1|         10|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_fifo_data_18_reg_305       |  14|          3|   64|        192|
    |buf_data_split_V_address0                       |  20|          4|    1|          4|
    |buf_data_split_V_d0                             |  14|          3|   32|         96|
    |c4_V_reg_261                                    |   9|          2|    4|          8|
    |c5_V_reg_283                                    |   9|          2|    5|         10|
    |c6_V_70_reg_294                                 |   9|          2|    6|         12|
    |c6_V_reg_208                                    |   9|          2|    7|         14|
    |c7_V_reg_219                                    |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_8_0_x091_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten13_reg_250                        |   9|          2|   12|         24|
    |indvar_flatten_reg_272                          |   9|          2|   11|         22|
    |local_C_V_address0                              |  14|          3|    9|         27|
    |n_V_reg_230                                     |   9|          2|    2|          4|
    |p_Val2_s_reg_241                                |   9|          2|   64|        128|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 251|         53|  229|        573|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln691_289_reg_623                      |   5|   0|    5|          0|
    |add_ln691_reg_604                          |   7|   0|    7|          0|
    |ap_CS_fsm                                  |   9|   0|    9|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_fifo_data_18_reg_305  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_fifo_data_18_reg_305  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_fifo_data_18_reg_305  |  64|   0|   64|          0|
    |buf_data_split_V_addr_49_reg_618           |   1|   0|    1|          0|
    |c4_V_reg_261                               |   4|   0|    4|          0|
    |c5_V_reg_283                               |   5|   0|    5|          0|
    |c6_V_70_reg_294                            |   6|   0|    6|          0|
    |c6_V_reg_208                               |   7|   0|    7|          0|
    |c7_V_reg_219                               |   5|   0|    5|          0|
    |div_i_i120_udiv_reg_613                    |   5|   0|    5|          0|
    |icmp_ln890_210_reg_655                     |   1|   0|    1|          0|
    |indvar_flatten13_reg_250                   |  12|   0|   12|          0|
    |indvar_flatten_reg_272                     |  11|   0|   11|          0|
    |local_C_V_addr_18_reg_673                  |   9|   0|    9|          0|
    |local_C_V_addr_reg_628                     |   9|   0|    9|          0|
    |n_V_reg_230                                |   2|   0|    2|          0|
    |p_Val2_s_reg_241                           |  64|   0|   64|          0|
    |select_ln4020_1_reg_659                    |   1|   0|    1|          0|
    |icmp_ln890_210_reg_655                     |  64|  32|    1|          0|
    |select_ln4020_1_reg_659                    |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 488|  64|  362|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_3_x0|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_9_x0118|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_9_x0118|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_9_x0118|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_din      |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_8_x0117|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_8_x0117|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_8_x0117|       pointer|
|fifo_C_drain_PE_8_0_x091_dout                     |   in|   32|     ap_fifo|                  fifo_C_drain_PE_8_0_x091|       pointer|
|fifo_C_drain_PE_8_0_x091_empty_n                  |   in|    1|     ap_fifo|                  fifo_C_drain_PE_8_0_x091|       pointer|
|fifo_C_drain_PE_8_0_x091_read                     |  out|    1|     ap_fifo|                  fifo_C_drain_PE_8_0_x091|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 3 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x0118, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x0117, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_8_0_x091, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:3989]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:3991]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln3989 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:3989]   --->   Operation 18 'specmemcore' 'specmemcore_ln3989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln3990 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:3990]   --->   Operation 19 'specmemcore' 'specmemcore_ln3990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_48 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln3997 = br void" [./dut.cpp:3997]   --->   Operation 22 'br' 'br_ln3997' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 23 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 24 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 25 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln3997 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader" [./dut.cpp:3997]   --->   Operation 27 'br' 'br_ln3997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln3997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_57" [./dut.cpp:3997]   --->   Operation 28 'specloopname' 'specloopname_ln3997' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%div_i_i120_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %c6_V, i32 1, i32 5"   --->   Operation 29 'partselect' 'div_i_i120_udiv' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 31 'zext' 'idxprom' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_49 = getelementptr i32 %buf_data_split_V, i64 0, i64 %idxprom"   --->   Operation 32 'getelementptr' 'buf_data_split_V_addr_49' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln3999 = br void" [./dut.cpp:3999]   --->   Operation 33 'br' 'br_ln3999' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln4020 = br void %.preheader.preheader" [./dut.cpp:4020]   --->   Operation 34 'br' 'br_ln4020' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_289, void, i5 0, void %.split11"   --->   Operation 35 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_289 = add i5 %c7_V, i5 1"   --->   Operation 36 'add' 'add_ln691_289' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c7_V, i5 %div_i_i120_udiv" [./dut.cpp:4003]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln4003 = zext i10 %tmp_s" [./dut.cpp:4003]   --->   Operation 38 'zext' 'zext_ln4003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln4003" [./dut.cpp:4003]   --->   Operation 39 'getelementptr' 'local_C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln890_211 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 40 'icmp' 'icmp_ln890_211' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln3999 = br i1 %icmp_ln890_211, void %.split9, void" [./dut.cpp:3999]   --->   Operation 42 'br' 'br_ln3999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:4003]   --->   Operation 43 'load' 'buf_data_V' <Predicate = (!icmp_ln890_211)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_211)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln3999 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [./dut.cpp:3999]   --->   Operation 45 'specloopname' 'specloopname_ln3999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:4003]   --->   Operation 46 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln4004 = br void" [./dut.cpp:4004]   --->   Operation 47 'br' 'br_ln4004' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_290, void %.split7, i2 0, void %.split9"   --->   Operation 48 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %.split7, i64 %buf_data_V, void %.split9"   --->   Operation 49 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.43ns)   --->   "%add_ln691_290 = add i2 %n_V, i2 1"   --->   Operation 50 'add' 'add_ln691_290' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 51 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln4004 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:4004]   --->   Operation 54 'br' 'br_ln4004' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89"   --->   Operation 55 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_50 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:4005]   --->   Operation 57 'getelementptr' 'buf_data_split_V_addr_50' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln4005 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_50" [./dut.cpp:4005]   --->   Operation 58 'store' 'store_ln4005' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 59 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 60 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_8_0_x091" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'tmp' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln4015 = store i32 %tmp, i1 %buf_data_split_V_addr_49" [./dut.cpp:4015]   --->   Operation 63 'store' 'store_ln4015' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 64 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_48"   --->   Operation 64 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 65 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 65 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 66 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_48"   --->   Operation 66 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 67 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 67 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln4017 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:4017]   --->   Operation 69 'store' 'store_ln4017' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 2.31>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 %add_ln890_131, void, i12 0, void %.preheader.preheader.preheader"   --->   Operation 71 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890, void, i4 8, void %.preheader.preheader.preheader"   --->   Operation 72 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 %select_ln890_342, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_341, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 74 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%c6_V_70 = phi i6 %add_ln691_288, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 75 'phi' 'c6_V_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.74ns)   --->   "%add_ln890_131 = add i12 %indvar_flatten13, i12 1"   --->   Operation 76 'add' 'add_ln890_131' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.62ns)   --->   "%icmp_ln890_210 = icmp_eq  i12 %indvar_flatten13, i12 2560"   --->   Operation 77 'icmp' 'icmp_ln890_210' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_210, void %.preheader, void"   --->   Operation 78 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln691_286 = add i4 %c4_V, i4 1"   --->   Operation 79 'add' 'add_ln691_286' <Predicate = (!icmp_ln890_210)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_3_x0_loop_4_C_drain_IO_L1_out_3_x0_loop_5_C_drain_IO_L1_out_3_x0_loop_6_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_212 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_212' <Predicate = (!icmp_ln890_210)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln4020 = select i1 %icmp_ln890_212, i5 0, i5 %c5_V" [./dut.cpp:4020]   --->   Operation 83 'select' 'select_ln4020' <Predicate = (!icmp_ln890_210)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_286, i4 8"   --->   Operation 84 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_210)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.65ns)   --->   "%cmp_i_i48 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 85 'icmp' 'cmp_i_i48' <Predicate = (!icmp_ln890_210)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln4020_1 = select i1 %icmp_ln890_212, i1 %cmp_i_i_mid1, i1 %cmp_i_i48" [./dut.cpp:4020]   --->   Operation 86 'select' 'select_ln4020_1' <Predicate = (!icmp_ln890_210)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln4020)   --->   "%xor_ln4020 = xor i1 %icmp_ln890_212, i1 1" [./dut.cpp:4020]   --->   Operation 87 'xor' 'xor_ln4020' <Predicate = (!icmp_ln890_210)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln890_213 = icmp_eq  i6 %c6_V_70, i6 32"   --->   Operation 88 'icmp' 'icmp_ln890_213' <Predicate = (!icmp_ln890_210)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln4020 = and i1 %icmp_ln890_213, i1 %xor_ln4020" [./dut.cpp:4020]   --->   Operation 89 'and' 'and_ln4020' <Predicate = (!icmp_ln890_210)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_212, i4 %add_ln691_286, i4 %c4_V"   --->   Operation 90 'select' 'select_ln890' <Predicate = (!icmp_ln890_210)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln691_287 = add i5 %select_ln4020, i5 1"   --->   Operation 91 'add' 'add_ln691_287' <Predicate = (!icmp_ln890_210)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_3_x0_loop_5_C_drain_IO_L1_out_3_x0_loop_6_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_339)   --->   "%or_ln890 = or i1 %and_ln4020, i1 %icmp_ln890_212"   --->   Operation 93 'or' 'or_ln890' <Predicate = (!icmp_ln890_210)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_339 = select i1 %or_ln890, i6 0, i6 %c6_V_70"   --->   Operation 94 'select' 'select_ln890_339' <Predicate = (!icmp_ln890_210)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln4028)   --->   "%trunc_ln4028 = trunc i5 %add_ln691_287" [./dut.cpp:4028]   --->   Operation 95 'trunc' 'trunc_ln4028' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln4028)   --->   "%trunc_ln4028_1 = trunc i5 %c5_V" [./dut.cpp:4028]   --->   Operation 96 'trunc' 'trunc_ln4028_1' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln4028)   --->   "%select_ln4020_2 = select i1 %icmp_ln890_212, i4 0, i4 %trunc_ln4028_1" [./dut.cpp:4020]   --->   Operation 97 'select' 'select_ln4020_2' <Predicate = (!icmp_ln890_210)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln4028)   --->   "%select_ln890_340 = select i1 %and_ln4020, i4 %trunc_ln4028, i4 %select_ln4020_2"   --->   Operation 98 'select' 'select_ln890_340' <Predicate = (!icmp_ln890_210)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln4028)   --->   "%tmp_164_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_340, i5 0"   --->   Operation 99 'bitconcatenate' 'tmp_164_cast' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.27ns)   --->   "%select_ln890_341 = select i1 %and_ln4020, i5 %add_ln691_287, i5 %select_ln4020"   --->   Operation 100 'select' 'select_ln890_341' <Predicate = (!icmp_ln890_210)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln4028)   --->   "%zext_ln4028 = zext i6 %select_ln890_339" [./dut.cpp:4028]   --->   Operation 101 'zext' 'zext_ln4028' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln4028 = add i9 %tmp_164_cast, i9 %zext_ln4028" [./dut.cpp:4028]   --->   Operation 102 'add' 'add_ln4028' <Predicate = (!icmp_ln890_210)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln4028_1 = zext i9 %add_ln4028" [./dut.cpp:4028]   --->   Operation 103 'zext' 'zext_ln4028_1' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%local_C_V_addr_18 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln4028_1" [./dut.cpp:4028]   --->   Operation 104 'getelementptr' 'local_C_V_addr_18' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln4025 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:4025]   --->   Operation 105 'specpipeline' 'specpipeline_ln4025' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln4025 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91" [./dut.cpp:4025]   --->   Operation 106 'specloopname' 'specloopname_ln4025' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln4027 = br i1 %select_ln4020_1, void, void" [./dut.cpp:4027]   --->   Operation 107 'br' 'br_ln4027' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_288 = add i6 %select_ln890_339, i6 1"   --->   Operation 108 'add' 'add_ln691_288' <Predicate = (!icmp_ln890_210)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 109 'add' 'add_ln890' <Predicate = (!icmp_ln890_210)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.30ns)   --->   "%select_ln890_342 = select i1 %icmp_ln890_212, i11 1, i11 %add_ln890"   --->   Operation 110 'select' 'select_ln890_342' <Predicate = (!icmp_ln890_210)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 4> <Delay = 1.21>
ST_9 : Operation 111 [1/1] (1.21ns)   --->   "%tmp_16 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x0118" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'tmp_16' <Predicate = (!icmp_ln890_210 & !select_ln4020_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln890_210 & !select_ln4020_1)> <Delay = 0.38>
ST_9 : Operation 113 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_18" [./dut.cpp:4028]   --->   Operation 113 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_210 & select_ln4020_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln4029 = br void" [./dut.cpp:4029]   --->   Operation 114 'br' 'br_ln4029' <Predicate = (!icmp_ln890_210 & select_ln4020_1)> <Delay = 0.38>

State 10 <SV = 3> <Delay = 1.20>
ST_10 : Operation 115 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_18" [./dut.cpp:4028]   --->   Operation 115 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_210 & select_ln4020_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 5> <Delay = 1.21>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%fifo_data_18 = phi i64 %local_C_V_load, void, i64 %tmp_16, void"   --->   Operation 116 'phi' 'fifo_data_18' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x0117, i64 %fifo_data_18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (!icmp_ln890_210)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_210)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln4036 = ret" [./dut.cpp:4036]   --->   Operation 119 'ret' 'ret_ln4036' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_9_x0118]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_8_x0117]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_8_0_x091]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
local_C_V                (alloca           ) [ 0011111111110]
buf_data_split_V         (alloca           ) [ 0011111100000]
specmemcore_ln3989       (specmemcore      ) [ 0000000000000]
specmemcore_ln3990       (specmemcore      ) [ 0000000000000]
buf_data_split_V_addr    (getelementptr    ) [ 0011111100000]
buf_data_split_V_addr_48 (getelementptr    ) [ 0011111100000]
br_ln3997                (br               ) [ 0111111100000]
c6_V                     (phi              ) [ 0010000000000]
add_ln691                (add              ) [ 0111111100000]
icmp_ln890               (icmp             ) [ 0011111111110]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
br_ln3997                (br               ) [ 0000000000000]
specloopname_ln3997      (specloopname     ) [ 0000000000000]
div_i_i120_udiv          (partselect       ) [ 0001111100000]
empty                    (trunc            ) [ 0000000000000]
idxprom                  (zext             ) [ 0000000000000]
buf_data_split_V_addr_49 (getelementptr    ) [ 0001111100000]
br_ln3999                (br               ) [ 0011111100000]
br_ln4020                (br               ) [ 0011111111110]
c7_V                     (phi              ) [ 0001000000000]
add_ln691_289            (add              ) [ 0011111100000]
tmp_s                    (bitconcatenate   ) [ 0000000000000]
zext_ln4003              (zext             ) [ 0000000000000]
local_C_V_addr           (getelementptr    ) [ 0000111100000]
icmp_ln890_211           (icmp             ) [ 0011111100000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
br_ln3999                (br               ) [ 0000000000000]
br_ln0                   (br               ) [ 0111111100000]
specloopname_ln3999      (specloopname     ) [ 0000000000000]
buf_data_V               (load             ) [ 0011111100000]
br_ln4004                (br               ) [ 0011111100000]
n_V                      (phi              ) [ 0000010000000]
p_Val2_s                 (phi              ) [ 0000010000000]
add_ln691_290            (add              ) [ 0011111100000]
zext_ln878               (zext             ) [ 0000000000000]
icmp_ln878               (icmp             ) [ 0011111100000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
br_ln4004                (br               ) [ 0000000000000]
specloopname_ln674       (specloopname     ) [ 0000000000000]
trunc_ln674              (trunc            ) [ 0000000000000]
buf_data_split_V_addr_50 (getelementptr    ) [ 0000000000000]
store_ln4005             (store            ) [ 0000000000000]
r                        (partselect       ) [ 0000000000000]
zext_ln1497              (zext             ) [ 0011111100000]
br_ln0                   (br               ) [ 0011111100000]
tmp                      (read             ) [ 0000000000000]
store_ln4015             (store            ) [ 0000000000000]
v2_V                     (load             ) [ 0000000000000]
v1_V                     (load             ) [ 0000000000000]
p_Result_s               (bitconcatenate   ) [ 0000000000000]
store_ln4017             (store            ) [ 0000000000000]
br_ln0                   (br               ) [ 0011111100000]
indvar_flatten13         (phi              ) [ 0000000010000]
c4_V                     (phi              ) [ 0000000010000]
indvar_flatten           (phi              ) [ 0000000010000]
c5_V                     (phi              ) [ 0000000010000]
c6_V_70                  (phi              ) [ 0000000010000]
add_ln890_131            (add              ) [ 0010000011110]
icmp_ln890_210           (icmp             ) [ 0000000011110]
br_ln890                 (br               ) [ 0000000000000]
add_ln691_286            (add              ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
icmp_ln890_212           (icmp             ) [ 0000000000000]
select_ln4020            (select           ) [ 0000000000000]
cmp_i_i_mid1             (icmp             ) [ 0000000000000]
cmp_i_i48                (icmp             ) [ 0000000000000]
select_ln4020_1          (select           ) [ 0000000011110]
xor_ln4020               (xor              ) [ 0000000000000]
icmp_ln890_213           (icmp             ) [ 0000000000000]
and_ln4020               (and              ) [ 0000000000000]
select_ln890             (select           ) [ 0010000011110]
add_ln691_287            (add              ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
or_ln890                 (or               ) [ 0000000000000]
select_ln890_339         (select           ) [ 0000000000000]
trunc_ln4028             (trunc            ) [ 0000000000000]
trunc_ln4028_1           (trunc            ) [ 0000000000000]
select_ln4020_2          (select           ) [ 0000000000000]
select_ln890_340         (select           ) [ 0000000000000]
tmp_164_cast             (bitconcatenate   ) [ 0000000000000]
select_ln890_341         (select           ) [ 0010000011110]
zext_ln4028              (zext             ) [ 0000000000000]
add_ln4028               (add              ) [ 0000000000000]
zext_ln4028_1            (zext             ) [ 0000000000000]
local_C_V_addr_18        (getelementptr    ) [ 0000000011100]
specpipeline_ln4025      (specpipeline     ) [ 0000000000000]
specloopname_ln4025      (specloopname     ) [ 0000000000000]
br_ln4027                (br               ) [ 0000000000000]
add_ln691_288            (add              ) [ 0010000011110]
add_ln890                (add              ) [ 0000000000000]
select_ln890_342         (select           ) [ 0010000011110]
tmp_16                   (read             ) [ 0000000011110]
br_ln0                   (br               ) [ 0000000011110]
local_C_V_load           (load             ) [ 0000000011110]
br_ln4029                (br               ) [ 0000000011110]
fifo_data_18             (phi              ) [ 0000000010010]
write_ln174              (write            ) [ 0000000000000]
br_ln0                   (br               ) [ 0010000011110]
ret_ln4036               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_9_x0118">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_9_x0118"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_8_x0117">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_8_x0117"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_8_0_x091">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_8_0_x091"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_104"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_448"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_3_x0_loop_4_C_drain_IO_L1_out_3_x0_loop_5_C_drain_IO_L1_out_3_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_3_x0_loop_5_C_drain_IO_L1_out_3_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_91"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="local_C_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_data_split_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_16_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln174_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buf_data_split_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="buf_data_split_V_addr_48_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_48/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buf_data_split_V_addr_49_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_49/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="local_C_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="4"/>
<pin id="198" dir="0" index="4" bw="9" slack="0"/>
<pin id="199" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="64" slack="1"/>
<pin id="201" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/3 store_ln4017/7 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_data_split_V_addr_50_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_50/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="5"/>
<pin id="194" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
<pin id="197" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln4005/5 store_ln4015/5 v2_V/6 v1_V/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="local_C_V_addr_18_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_18/8 "/>
</bind>
</comp>

<comp id="208" class="1005" name="c6_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="c6_V_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c7_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="c7_V_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="n_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="n_V_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Val2_s_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_s_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="64" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvar_flatten13_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="1"/>
<pin id="252" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten13_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/8 "/>
</bind>
</comp>

<comp id="261" class="1005" name="c4_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="c4_V_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="4" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/8 "/>
</bind>
</comp>

<comp id="272" class="1005" name="indvar_flatten_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="1"/>
<pin id="274" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvar_flatten_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="283" class="1005" name="c5_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="1"/>
<pin id="285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="c5_V_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="294" class="1005" name="c6_V_70_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="1"/>
<pin id="296" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_70 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="c6_V_70_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_70/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="fifo_data_18_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="307" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_18 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="fifo_data_18_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="64" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_18/11 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_V local_C_V_load "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln691_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln890_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="div_i_i120_udiv_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="4" slack="0"/>
<pin id="338" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_i120_udiv/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="idxprom_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln691_289_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_289/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="1"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln4003_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4003/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln890_211_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_211/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln691_290_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_290/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln878_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln878_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln674_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="r_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="0" index="3" bw="7" slack="0"/>
<pin id="403" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln1497_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_s_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln890_131_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_131/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln890_210_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="0"/>
<pin id="429" dir="0" index="1" bw="12" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_210/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln691_286_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_286/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln890_212_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_212/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln4020_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="0" index="2" bw="5" slack="0"/>
<pin id="449" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4020/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="cmp_i_i_mid1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="cmp_i_i48_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i48/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln4020_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4020_1/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln4020_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln4020/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln890_213_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_213/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln4020_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln4020/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln890_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln691_287_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_287/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln890_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln890_339_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_339/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln4028_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4028/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln4028_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4028_1/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln4020_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4020_2/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln890_340_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="0" index="2" bw="4" slack="0"/>
<pin id="539" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_340/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_164_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_164_cast/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln890_341_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_341/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln4028_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4028/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln4028_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="0"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4028/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln4028_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4028_1/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln691_288_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_288/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln890_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln890_342_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="11" slack="0"/>
<pin id="589" dir="0" index="2" bw="11" slack="0"/>
<pin id="590" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_342/8 "/>
</bind>
</comp>

<comp id="594" class="1005" name="buf_data_split_V_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="5"/>
<pin id="596" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="buf_data_split_V_addr_48_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="5"/>
<pin id="601" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_48 "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln691_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln890_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="613" class="1005" name="div_i_i120_udiv_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="1"/>
<pin id="615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="div_i_i120_udiv "/>
</bind>
</comp>

<comp id="618" class="1005" name="buf_data_split_V_addr_49_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="3"/>
<pin id="620" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_49 "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln691_289_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_289 "/>
</bind>
</comp>

<comp id="628" class="1005" name="local_C_V_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="1"/>
<pin id="630" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln691_290_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_290 "/>
</bind>
</comp>

<comp id="645" class="1005" name="zext_ln1497_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln890_131_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_131 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln890_210_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_210 "/>
</bind>
</comp>

<comp id="659" class="1005" name="select_ln4020_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln4020_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="select_ln890_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="668" class="1005" name="select_ln890_341_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_341 "/>
</bind>
</comp>

<comp id="673" class="1005" name="local_C_V_addr_18_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="1"/>
<pin id="675" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_18 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln691_288_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_288 "/>
</bind>
</comp>

<comp id="683" class="1005" name="select_ln890_342_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="0"/>
<pin id="685" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_342 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_16_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="116" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="118" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="124" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="124" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="128" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="82" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="314"><net_src comp="308" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="318"><net_src comp="175" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="325"><net_src comp="212" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="212" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="212" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="212" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="356"><net_src comp="223" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="223" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="374"><net_src comp="223" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="234" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="234" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="391"><net_src comp="234" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="244" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="244" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="187" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="187" pin="7"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="175" pin=4"/></net>

<net id="425"><net_src comp="254" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="254" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="265" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="276" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="96" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="287" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="433" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="80" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="265" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="439" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="439" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="98" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="298" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="100" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="439" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="433" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="265" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="445" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="485" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="439" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="298" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="499" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="287" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="439" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="104" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="523" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="485" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="519" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="527" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="106" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="535" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="46" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="485" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="499" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="445" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="511" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="543" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="578"><net_src comp="511" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="112" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="276" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="114" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="439" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="114" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="147" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="602"><net_src comp="155" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="607"><net_src comp="321" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="612"><net_src comp="327" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="333" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="621"><net_src comp="163" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="626"><net_src comp="352" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="631"><net_src comp="169" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="640"><net_src comp="376" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="648"><net_src comp="408" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="653"><net_src comp="421" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="658"><net_src comp="427" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="465" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="491" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="671"><net_src comp="551" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="676"><net_src comp="202" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="681"><net_src comp="574" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="686"><net_src comp="586" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="691"><net_src comp="134" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_8_x0117 | {11 }
 - Input state : 
	Port: C_drain_IO_L1_out_3_x0 : fifo_C_drain_C_drain_IO_L1_out_0_9_x0118 | {9 }
	Port: C_drain_IO_L1_out_3_x0 : fifo_C_drain_PE_8_0_x091 | {5 }
  - Chain level:
	State 1
		specmemcore_ln3989 : 1
		specmemcore_ln3990 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_48 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln3997 : 2
		div_i_i120_udiv : 1
		empty : 1
		idxprom : 2
		buf_data_split_V_addr_49 : 3
	State 3
		add_ln691_289 : 1
		tmp_s : 1
		zext_ln4003 : 2
		local_C_V_addr : 3
		icmp_ln890_211 : 1
		br_ln3999 : 2
		buf_data_V : 4
	State 4
	State 5
		add_ln691_290 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln4004 : 2
		trunc_ln674 : 1
		buf_data_split_V_addr_50 : 2
		store_ln4005 : 3
		r : 1
		zext_ln1497 : 2
	State 6
	State 7
		p_Result_s : 1
		store_ln4017 : 2
	State 8
		add_ln890_131 : 1
		icmp_ln890_210 : 1
		br_ln890 : 2
		add_ln691_286 : 1
		icmp_ln890_212 : 1
		select_ln4020 : 2
		cmp_i_i_mid1 : 2
		cmp_i_i48 : 1
		select_ln4020_1 : 3
		xor_ln4020 : 2
		icmp_ln890_213 : 1
		and_ln4020 : 2
		select_ln890 : 2
		add_ln691_287 : 3
		or_ln890 : 2
		select_ln890_339 : 2
		trunc_ln4028 : 4
		trunc_ln4028_1 : 1
		select_ln4020_2 : 2
		select_ln890_340 : 5
		tmp_164_cast : 6
		select_ln890_341 : 2
		zext_ln4028 : 3
		add_ln4028 : 4
		zext_ln4028_1 : 5
		local_C_V_addr_18 : 6
		br_ln4027 : 4
		add_ln691_288 : 3
		add_ln890 : 1
		select_ln890_342 : 2
	State 9
	State 10
	State 11
		write_ln174 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln691_fu_321     |    0    |    14   |
|          |   add_ln691_289_fu_352   |    0    |    12   |
|          |   add_ln691_290_fu_376   |    0    |    9    |
|          |   add_ln890_131_fu_421   |    0    |    19   |
|    add   |   add_ln691_286_fu_433   |    0    |    12   |
|          |   add_ln691_287_fu_499   |    0    |    12   |
|          |     add_ln4028_fu_563    |    0    |    16   |
|          |   add_ln691_288_fu_574   |    0    |    13   |
|          |     add_ln890_fu_580     |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_327    |    0    |    10   |
|          |   icmp_ln890_211_fu_370  |    0    |    9    |
|          |     icmp_ln878_fu_387    |    0    |    8    |
|   icmp   |   icmp_ln890_210_fu_427  |    0    |    12   |
|          |   icmp_ln890_212_fu_439  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_453   |    0    |    9    |
|          |     cmp_i_i48_fu_459     |    0    |    9    |
|          |   icmp_ln890_213_fu_479  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |   select_ln4020_fu_445   |    0    |    5    |
|          |  select_ln4020_1_fu_465  |    0    |    2    |
|          |    select_ln890_fu_491   |    0    |    4    |
|  select  |  select_ln890_339_fu_511 |    0    |    6    |
|          |  select_ln4020_2_fu_527  |    0    |    4    |
|          |  select_ln890_340_fu_535 |    0    |    4    |
|          |  select_ln890_341_fu_551 |    0    |    5    |
|          |  select_ln890_342_fu_586 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln4020_fu_473    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln4020_fu_485    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_505     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_128     |    0    |    0    |
|          |    tmp_16_read_fu_134    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_140 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  div_i_i120_udiv_fu_333  |    0    |    0    |
|          |         r_fu_398         |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       empty_fu_343       |    0    |    0    |
|   trunc  |    trunc_ln674_fu_393    |    0    |    0    |
|          |    trunc_ln4028_fu_519   |    0    |    0    |
|          |   trunc_ln4028_1_fu_523  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      idxprom_fu_347      |    0    |    0    |
|          |    zext_ln4003_fu_365    |    0    |    0    |
|   zext   |     zext_ln878_fu_382    |    0    |    0    |
|          |    zext_ln1497_fu_408    |    0    |    0    |
|          |    zext_ln4028_fu_559    |    0    |    0    |
|          |   zext_ln4028_1_fu_569   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_358       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_412    |    0    |    0    |
|          |    tmp_164_cast_fu_543   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   250   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln691_288_reg_678     |    6   |
|      add_ln691_289_reg_623     |    5   |
|      add_ln691_290_reg_637     |    2   |
|        add_ln691_reg_604       |    7   |
|      add_ln890_131_reg_650     |   12   |
|buf_data_split_V_addr_48_reg_599|    1   |
|buf_data_split_V_addr_49_reg_618|    1   |
|  buf_data_split_V_addr_reg_594 |    1   |
|          c4_V_reg_261          |    4   |
|          c5_V_reg_283          |    5   |
|         c6_V_70_reg_294        |    6   |
|          c6_V_reg_208          |    7   |
|          c7_V_reg_219          |    5   |
|     div_i_i120_udiv_reg_613    |    5   |
|      fifo_data_18_reg_305      |   64   |
|     icmp_ln890_210_reg_655     |    1   |
|       icmp_ln890_reg_609       |    1   |
|    indvar_flatten13_reg_250    |   12   |
|     indvar_flatten_reg_272     |   11   |
|    local_C_V_addr_18_reg_673   |    9   |
|     local_C_V_addr_reg_628     |    9   |
|           n_V_reg_230          |    2   |
|        p_Val2_s_reg_241        |   64   |
|             reg_315            |   64   |
|     select_ln4020_1_reg_659    |    1   |
|    select_ln890_341_reg_668    |    5   |
|    select_ln890_342_reg_683    |   11   |
|      select_ln890_reg_663      |    4   |
|         tmp_16_reg_688         |   64   |
|       zext_ln1497_reg_645      |   64   |
+--------------------------------+--------+
|              Total             |   453  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_187 |  p0  |   3  |   1  |    3   ||    14   |
| grp_access_fu_187 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   || 1.22671 ||    37   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   250  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   37   |
|  Register |    -   |    -   |   453  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   485  |   320  |
+-----------+--------+--------+--------+--------+
