--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml reflex.twx reflex.ncd -o reflex.twr reflex.pcf

Design file:              reflex.ncd
Physical constraint file: reflex.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2323 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.083ns.
--------------------------------------------------------------------------------

Paths for end point hundred_ms_1 (SLICE_X10Y41.B2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nsTimer_3 (FF)
  Destination:          hundred_ms_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.260 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nsTimer_3 to hundred_ms_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.391   nsTimer<3>
                                                       nsTimer_3
    SLICE_X9Y36.D2       net (fanout=2)        1.083   nsTimer<3>
    SLICE_X9Y36.D        Tilo                  0.259   nsTimer<16>
                                                       GND_1_o_GND_1_o_equal_39_o<16>2
    SLICE_X8Y39.A1       net (fanout=19)       0.863   GND_1_o_GND_1_o_equal_39_o<16>1
    SLICE_X8Y39.A        Tilo                  0.203   msCounted<3>
                                                       GND_1_o_GND_1_o_equal_39_o<16>4
    SLICE_X10Y41.B2      net (fanout=11)       0.884   GND_1_o_GND_1_o_equal_39_o
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02042
                                                       hundred_ms_1
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.194ns logic, 2.830ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nsTimer_5 (FF)
  Destination:          hundred_ms_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.260 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nsTimer_5 to hundred_ms_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.391   nsTimer<7>
                                                       nsTimer_5
    SLICE_X8Y39.D1       net (fanout=2)        1.233   nsTimer<5>
    SLICE_X8Y39.D        Tilo                  0.203   msCounted<3>
                                                       GND_1_o_GND_1_o_equal_39_o<16>1
    SLICE_X8Y39.A3       net (fanout=19)       0.324   GND_1_o_GND_1_o_equal_39_o<16>
    SLICE_X8Y39.A        Tilo                  0.203   msCounted<3>
                                                       GND_1_o_GND_1_o_equal_39_o<16>4
    SLICE_X10Y41.B2      net (fanout=11)       0.884   GND_1_o_GND_1_o_equal_39_o
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02042
                                                       hundred_ms_1
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.138ns logic, 2.441ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nsTimer_6 (FF)
  Destination:          hundred_ms_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.260 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nsTimer_6 to hundred_ms_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.391   nsTimer<7>
                                                       nsTimer_6
    SLICE_X9Y36.D1       net (fanout=2)        0.628   nsTimer<6>
    SLICE_X9Y36.D        Tilo                  0.259   nsTimer<16>
                                                       GND_1_o_GND_1_o_equal_39_o<16>2
    SLICE_X8Y39.A1       net (fanout=19)       0.863   GND_1_o_GND_1_o_equal_39_o<16>1
    SLICE_X8Y39.A        Tilo                  0.203   msCounted<3>
                                                       GND_1_o_GND_1_o_equal_39_o<16>4
    SLICE_X10Y41.B2      net (fanout=11)       0.884   GND_1_o_GND_1_o_equal_39_o
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02042
                                                       hundred_ms_1
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.194ns logic, 2.375ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point hundred_ms_3 (SLICE_X10Y41.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2 (FF)
  Destination:          hundred_ms_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.623 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2 to hundred_ms_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X9Y39.B4       net (fanout=60)       2.098   state_FSM_FFd2
    SLICE_X9Y39.B        Tilo                  0.259   msCounted<1>
                                                       _n0257<1>1
    SLICE_X10Y41.D1      net (fanout=9)        0.876   _n0257
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02044
                                                       hundred_ms_3
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.047ns logic, 2.974ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          hundred_ms_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.623 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to hundred_ms_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.408   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X9Y39.B3       net (fanout=59)       1.832   state_FSM_FFd3
    SLICE_X9Y39.B        Tilo                  0.259   msCounted<1>
                                                       _n0257<1>1
    SLICE_X10Y41.D1      net (fanout=9)        0.876   _n0257
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02044
                                                       hundred_ms_3
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (1.008ns logic, 2.708ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point hundred_ms_2 (SLICE_X10Y41.C4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2 (FF)
  Destination:          hundred_ms_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.623 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2 to hundred_ms_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X9Y39.B4       net (fanout=60)       2.098   state_FSM_FFd2
    SLICE_X9Y39.B        Tilo                  0.259   msCounted<1>
                                                       _n0257<1>1
    SLICE_X10Y41.C4      net (fanout=9)        0.779   _n0257
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02043
                                                       hundred_ms_2
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (1.047ns logic, 2.877ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          hundred_ms_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.623 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to hundred_ms_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.408   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X9Y39.B3       net (fanout=59)       1.832   state_FSM_FFd3
    SLICE_X9Y39.B        Tilo                  0.259   msCounted<1>
                                                       _n0257<1>1
    SLICE_X10Y41.C4      net (fanout=9)        0.779   _n0257
    SLICE_X10Y41.CLK     Tas                   0.341   hundred_ms<3>
                                                       Mmux__n02043
                                                       hundred_ms_2
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.008ns logic, 2.611ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hundred_ms_0 (SLICE_X10Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hundred_ms_0 (FF)
  Destination:          hundred_ms_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hundred_ms_0 to hundred_ms_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.200   hundred_ms<3>
                                                       hundred_ms_0
    SLICE_X10Y41.A6      net (fanout=4)        0.028   hundred_ms<0>
    SLICE_X10Y41.CLK     Tah         (-Th)    -0.190   hundred_ms<3>
                                                       Mmux__n02041
                                                       hundred_ms_0
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point msCounted_0 (SLICE_X9Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msCounted_0 (FF)
  Destination:          msCounted_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msCounted_0 to msCounted_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.AQ       Tcko                  0.198   msCounted<1>
                                                       msCounted_0
    SLICE_X9Y39.A6       net (fanout=6)        0.031   msCounted<0>
    SLICE_X9Y39.CLK      Tah         (-Th)    -0.215   msCounted<1>
                                                       Mmux__n018511
                                                       msCounted_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point ten_ms_2 (SLICE_X9Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ten_ms_2 (FF)
  Destination:          ten_ms_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ten_ms_2 to ten_ms_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.CQ       Tcko                  0.198   ten_ms<3>
                                                       ten_ms_2
    SLICE_X9Y42.C5       net (fanout=3)        0.062   ten_ms<2>
    SLICE_X9Y42.CLK      Tah         (-Th)    -0.215   ten_ms<3>
                                                       Mmux__n01943
                                                       ten_ms_2
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.413ns logic, 0.062ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0106_12/CLK
  Logical resource: Mmult_n0106_15/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0106_12/CLK
  Logical resource: Mmult_n0106_14/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.083|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2323 paths, 0 nets, and 743 connections

Design statistics:
   Minimum period:   4.083ns{1}   (Maximum frequency: 244.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 14 14:14:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



