Script started on Thu Jun 28 23:17:19 2018
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004h[[200~icocom -b 9600 /dev/tty.usbserial~[10D[8D[P[34C [35D[P[34C [35D[P[34C [35D[[P[34C [35D[P[34C [35Dpicocom -b 9600 /dev/tty.usbserial~[34D[1Cicocom -b 9600 /dev/tty.usbserial~[34Dcicocom -b 9600 /dev/tty.usbserial~[34Doicocom -b 9600 /dev/tty.usbserial~[34D[P[34C [35D[P[34C [35D[P[33C [35D[34C [?1l>[?2004l
]2;picocom -b 9600 /dev/tty.usbserial]1;picocompicocom v3.1

port is        : /dev/tty.usbserial
flowcontrol    : none
baudrate is    : 9600
parity is      : none
databits are   : 8
stopbits are   : 1
escape is      : C-a
local echo is  : no
noinit is      : no
noreset is     : no
hangup is      : no
nolock is      : no
send_cmd is    : sz -vv
receive_cmd is : rz -vv -E
imap is        : 
omap is        : 
emap is        : crcrlf,delbs,
logfile is     : none
initstring     : none
exit_after is  : not set
exit is        : no

Type [C-a] [C-h] to see available commands
Terminal ready

Unknown command '' - try 'help'
I8000E> þ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  0 
I8000E>   help
?       - alias for 'help'
autoscr - run script from memory
base    - print or set address offset
bdinfo  - print Board Info structure
boot    - boot default, i.e., run 'bootcmd'
bootd   - boot default, i.e., run 'bootcmd'
bootelf - Boot from an ELF image in memory
bootm   - boot application image from memory
bootp	- boot image via network using BootP/TFTP protocol
bootvx  - Boot vxWorks from an ELF image
chpart	- change active partition
cmp     - memory compare
coninfo - print console devices and information
cp      - memory copy
crc32   - checksum calculation
dcache  - enable or disable data cache
diag  - Blade diagnostics menu 
echo    - echo args to console
envinfo - Display info included with environment.
erase   - erase FLASH memory
flinfo  - print FLASH memory information
fsinfo	- print information about filesystems
fsload	- load binary file from a filesystem image
go      - start application at address 'addr'
help    - print online help
i8k  - run i8k utilities 
icache  - enable or disable instruction cache
icrc32  - checksum calculation
iloop   - infinite loop on address range
imd     - i2c memory display
iminfo  - print header information for application image
imls    - list all images found in flash
imm     - i2c memory modify (auto-incrementing)
imsp     - i2c speed initializaion
imw     - memory write (fill)
inm     - memory modify (constant address)
iprobe  - probe to discover valid I2C chip addresses
itest	- return true/false on integer compare
loadb   - load binary file over serial line (kermit mode)
loads   - load S-Record file over serial line
loady   - load binary file over serial line (ymodem mode)
loop    - infinite loop on address range
ls	- list files in a directory (default /)
md      - memory display
mm      - memory modify (auto-incrementing)
mtdparts- define flash/nand partitions
mtest   - simple RAM test
mw      - memory write (fill)
nand    - NAND sub-system
nboot   - boot from NAND device
nfs	- boot image via network using NFS protocol
nm      - memory modify (constant address)
pci     - list and access PCI Configuration Space
ping	- send ICMP ECHO_REQUEST to network host
printenv- print environment variables
protect - enable or disable FLASH write protection
rarpboot- boot image via network using RARP/TFTP protocol
reset   - Perform RESET of the CPU
run     - run commands in an environment variable
saveenv - save environment variables to persistent storage
set_boot- Set the active boot block to A or B
set_env - Set the active environment block to 1 or 2
setenv  - set environment variables
sleep   - delay execution for some time
tftpboot- boot image via network using TFTP protocol
version - print monitor version
wmtest   - simple walking RAM test
I8000E> i8k
Usage:
 i8k help 
    -More help 
 
i8k freset [on|off] 
    - FPGA Reset 
i8k cfreset [on|off] 
    - Compact Flash Reset 
i8k ffreq [freq in MHz] 
    - Set FPGA freq 
i8k pci [init|display] 
    - Init/Display iSNP8000 PCI configuration 
i8k pci rd[.b, .w, .l] offset 
i8k pci wr[.b, .w, .l] offset data 
    - Read/Write iSNP8000 PCI configuration register 
i8k sm rd[.b, .w, .l] addr 
i8k sm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
i8k bm rd[.b, .w, .l] addr 
i8k bm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
i8k rm rd[.b, .w, .l] addr 
i8k rm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
I8000E> i8k pci display
Scanning PCI devices on bus 0, DeviceId = 14 

Found PCI device 14, function 0:
  vendor ID =                   0x172a
  device ID =                   0x8000
  command register =            0x0006
  status register =             0x0230
  revision ID =                 0x01
  class code =                  0x00 (Build before PCI Rev2.0)
  sub class code =              0x00
  programming interface =       0x00
  cache line =                  0x00
  latency time =                0x0d
  header type =                 0x00
  BIST =                        0x00
  base address 0 =              0x00000004
  base address 1 =              0x00000001
  base address 2 =              0x00000004
  base address 3 =              0x00000002
  base address 4 =              0x00000004
  base address 5 =              0x00000003
  cardBus CIS pointer =         0x00000000
  sub system vendor ID =        0x0000
  sub system ID =               0x0000
  expansion ROM base address =  0x00000000
  interrupt line =              0x00
  interrupt pin =               0x00
  min Grant =                   0x00
  max Latency =                 0x00
I8000E> i8k i pci init
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
I8000E> i8k pci display
Scanning PCI devices on bus 0, DeviceId = 14 

Found PCI device 14, function 0:
  vendor ID =                   0x172a
  device ID =                   0x8000
  command register =            0x0006
  status register =             0x0230
  revision ID =                 0x01
  class code =                  0x00 (Build before PCI Rev2.0)
  sub class code =              0x00
  programming interface =       0x00
  cache line =                  0x00
  latency time =                0x0d
  header type =                 0x00
  BIST =                        0x00
  base address 0 =              0x00000004
  base address 1 =              0x00000001
  base address 2 =              0x00000004
  base address 3 =              0x00000002
  base address 4 =              0x00000004
  base address 5 =              0x00000003
  cardBus CIS pointer =         0x00000000
  sub system vendor ID =        0x0000
  sub system ID =               0x0000
  expansion ROM base address =  0x00000000
  interrupt line =              0x00
  interrupt pin =               0x00
  min Grant =                   0x00
  max Latency =                 0x00
I8000E> bdinfo
memstart    = 0x00000000
memsize     = 0x03F00000
flashstart  = 0xFFE00000
flashsize   = 0x00200000
flashoffset = 0x00190000
sramstart   = 0x00000000
sramsize    = 0x00000000
bootflags   = 0x00000001
intfreq     = 199.999 MHz
busfreq     = 99.999 MHz
ethaddr     = 00:15:E9:1F:0C:1C
IP addr     = 127.0.0.1
baudrate    =   9600 bps
I8000E> 
memstart    = 0x00000000
memsize     = 0x03F00000
flashstart  = 0xFFE00000
flashsize   = 0x00200000
flashoffset = 0x00190000
sramstart   = 0x00000000
sramsize    = 0x00000000
bootflags   = 0x00000001
intfreq     = 199.999 MHz
busfreq     = 99.999 MHz
ethaddr     = 00:15:E9:1F:0C:1C
IP addr     = 127.0.0.1
baudrate    =   9600 bps
I8000E> coninfo
List of available devices (max of 5):

Device   Flags          stdio names
-------- -------------- -----------
serial   80000003 (SIO) stdin stdout stderr 

   Flags:
      S = System device
      I = Input device
      O = Output device

stdio_devices:
Index  Name     Defined
  0    stdin    Yes
  1    stdout   Yes
  2    stderr   Yes
  3    Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ä3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì;Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì#Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ì3Ìÿþ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  0 
I8000E>  
I8000E> envinfo
selector->magic       :85204995
selector->version     :131072
selector->active_boot_loader (B):0xfff10000
  fw: 2.9.2.9, time=1331079570, flags=0x02
  active_env   (2)    :0xfffe0000
  active_env len      :65536
  inactive_env (1)    :0xfffd0000
  inactive_env len    :65536
selector->inactive_boot_loader (A):0xffe10000
  fw: 2.7.10.1, time=1277421696, flags=0x02
  active_env   (1)    :0xffed0000
  active_env len      :65536
  inactive_env (2)    :0xffee0000
  inactive_env len    :65536
env_ptr               :0x03e18a60
env_ptr->crc          :0xefc6c751
env_ptr->data:        :0x03e18a68

flash_addr            :0xfffe0000
flash_addr->crc       :0x7a9fdf9a
flash_addr->data:     :0xfffe0008

gd                    :0x03e16f1c
gd->env_addr          :0x03e18a68
gd->env_old           :0x0000
gd->reloc_off         :0x03f97000
03e18a60 Crc (default)   :0xd44830cd
fffe0000 Crc             :0x7a9fdf9a
fffd0000 Crc             :0x4ee82b23
Environment is valid
I8000E> i8k
Usage:
 i8k help 
    -More help 
 
i8k freset [on|off] 
    - FPGA Reset 
i8k cfreset [on|off] 
    - Compact Flash Reset 
i8k ffreq [freq in MHz] 
    - Set FPGA freq 
i8k pci [init|display] 
    - Init/Display iSNP8000 PCI configuration 
i8k pci rd[.b, .w, .l] offset 
i8k pci wr[.b, .w, .l] offset data 
    - Read/Write iSNP8000 PCI configuration register 
i8k sm rd[.b, .w, .l] addr 
i8k sm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
i8k bm rd[.b, .w, .l] addr 
i8k bm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
i8k rm rd[.b, .w, .l] addr 
i8k rm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
I8000E> imd
Usage:
imd     - i2c memory display

I8000E> iminfo

## Checking Image at 00100000 ...
   Bad Magic Number
I8000E> imls
I8000E> iprobe
Valid chip addresses: 68
I8000E> 
Valid chip addresses: 2F 68
I8000E> 
Valid chip addresses: 2F 68
I8000E> 
Valid chip addresses: 2F 68
I8000E> ls
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
 -rwxr-xr-x  1275292 Sat Jan 01 00:36:05 2000 uImage
 -rwxr-xr-x  1275292 Sat Jan 01 00:36:05 2000 uImage
I8000E> md
Usage:
md      - memory display

I8000E> nand
Usage:
nand    - NAND sub-system

I8000E> nfs
*** Warning: no boot file name; using '/nfsroot/0100007F.img'
Using i82559#0 device
File transfer via NFS from server 1.1.1.1; our IP address is 127.0.0.1
Filename '/nfsroot/0100007F.img'.
Load address: 0x100000
Loading: *## Warning: gatewayip needed but not set
## Warning: gatewayip needed but not set
## Warning: gatewayip needed but not set
## Warning: gatewayip needed but not set

Abort
I8000E> pci
Scanning PCI devices on bus 0
BusDevFun  VendorId   DeviceId   Device Class       Sub-Class
_____________________________________________________________
00.00.00   0x1057     0x0006     Bridge device           0x00
00.0d.00   0x8086     0x1209     Network controller      0x00
00.0e.00   0x172a     0x8000     Build before PCI Rev2.0 0x00
I8000E> printenv
part#=P001144
serverip=1.1.1.1
tftp_prefix=82xx/2.5.4.2/
bootcmd=run mtd_boot
bootdelay=5
flashargs=setenv bootargs root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000
mtdids=nand0=nand1
mtdparts=mtdparts=nand1:2M@64M(kernel),62M@66M(rootfs)
kernel_addr=1000000
addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}:eth0:off console=ttyS0,${baudrate}
flash_root=run flashargs;run addip;bootm ${kernel_addr}
mtd_boot=fsload ${kernel_addr} uImage;i8k boot;i8k init;run flash_root
initrd_version=2
rootpath=/local1/sharedeblade
baudrate=9600
ethaddr=00:15:E9:1F:0C:1C
ethact=i82559#0
netmask=255.255.255.0
boardID=XC02000C
boardrev#=3
serial#=001000C08500015X
hostname=hn001000C08500015X
mfg_version=2.12
ipaddr=127.0.0.1
gatewayip=0.0.0.0
stdin=serial
stdout=serial
stderr=serial
partition=nand0,0
mtddevnum=0
mtddevname=kernel

Environment size: 902/65528 bytes
I8000E> i8k boot
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
I8000E> i8k 
Usage:
 i8k help 
    -More help 
 
i8k freset [on|off] 
    - FPGA Reset 
i8k cfreset [on|off] 
    - Compact Flash Reset 
i8k ffreq [freq in MHz] 
    - Set FPGA freq 
i8k pci [init|display] 
    - Init/Display iSNP8000 PCI configuration 
i8k pci rd[.b, .w, .l] offset 
i8k pci wr[.b, .w, .l] offset data 
    - Read/Write iSNP8000 PCI configuration register 
i8k sm rd[.b, .w, .l] addr 
i8k sm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
i8k bm rd[.b, .w, .l] addr 
i8k bm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
i8k rm rd[.b, .w, .l] addr 
i8k rm wr[.b, .w, .l] addr data 
    - Read/Write iSNP8000 system memory 
I8000E> i8k     run mtd_boot
### JFFS2 loading 'uImage' to 0x1000000
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=127.0.0.1:1.1.1.1:0.0.0.0:255.255.255.0:hn001000C08500015X:eth0:off console=ttyS0,9600
Finalizing device tree... flat tree at 0x6bd300
wˆû?àfz~Dt"›¦l"AD	{Àˆ}+ŒDÿ™"ˆwDdD\fˆ}* TDçT~‘Î€!f2‘gf@I: #UD‘˜îˆNDvjFEv¿äª€‘2;çˆU3ˆQEncà
Terminating...
Thanks for using picocom
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004h[?1l>[?2004l
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004h[?1l>[?2004l
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004hpicocom -b 9600 /dev/tty.usbserial[?1l>[?2004l
]2;picocom -b 9600 /dev/tty.usbserial]1;picocompicocom v3.1

port is        : /dev/tty.usbserial
flowcontrol    : none
baudrate is    : 9600
parity is      : none
databits are   : 8
stopbits are   : 1
escape is      : C-a
local echo is  : no
noinit is      : no
noreset is     : no
hangup is      : no
nolock is      : no
send_cmd is    : sz -vv
receive_cmd is : rz -vv -E
imap is        : 
omap is        : 
emap is        : crcrlf,delbs,
logfile is     : none
initstring     : none
exit_after is  : not set
exit is        : no

Type [C-a] [C-h] to see available commands
Terminal ready


Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  4  3  2  1  0 
diag skipped.
### JFFS2 loading 'uImage' to 0x1000000
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=127.0.0.1:1.1.1.1:0.0.0.0:255.255.255.0:hn001000C08500015X:eth0:off console=ttyS0,9600
Finalizing device tree... flat tree at 0x6bd300
G+vrw 7:æTÌ&+þè"|¯ä…"þ™DÄ"ÈTflŽÿ ‚DEFfîFÇ# g$DæFÑ@I: #U§äæ³$æQDjdì³ÿ`Uf£2;oˆÄf‚M€Ý]BÿU
šàïïòH¿U	‘€É$û]„HþøDùªFÏ ;ý!¾fˆúF@?ìï3Tf7þ4™"€ÀnfnæBv˜#RÿÙ€˜·€	‰ãFDGfB¾ •vÐTÁ£UöÙU«UDíˆþ»ÄQª™:	(3`
„g`&þ`u fˆ„22æEföñDvüfÈå§DaÞ£DaöG!DW$nH;@1 ~	 v£æW@Ê22sÅÀ	Q{fý‘ì˜ n˜?(_gFgíþ"³$;å?Éÿ*c «„Gfconsole handover: boot [udbg0] -> real [ttyS0]
serial8250.0: ttyS1 at MMIO 0xfc004600 (irq = 26) is a 16550A
brd: module loaded
loop: module loaded
eepro100.c:v1.09j-t 9/29/99 Donald Becker
eepro100.c: $Revision: 1.36 $ 2000/11/17 Modified by Andrey V. Savochkin <saw@saw.sw.com.sg> and others
eth0: 0000:00:0d.0, 00:15:e9:1f:0c:1c, IRQ 16.
  Board assembly a79574-001, Physical connectors present: RJ45
  Primary interface chip i82555 PHY #1.
    Secondary interface chip i82555.
  General self-test: passed.
  Serial sub-system self-test: passed.
  Internal registers self-test: passed.
  ROM checksum self-test: passed (0x14c7a6d0).
/net/r8169.c (2.6.27.57).
I2C-ENCLOSURE-enclosure_init_module: enclosure_init_module, about to register_chrdev enclosure interfaces
TCP cubic registered
NET: Registered protocol family 17
IP-Config: Complete:,
     host=hn001000C08500015X, domain=, nis-domain=(none),
     bootserver=1.1.1.1, rootserver=1.1.1.1, rootpath=
VFS: Mounted root (jffs2 filesystem).
Freeing unused kernel memory: 184k init
INIT: version 2.85 booting
Calculating module dependencies
Loading modules: 
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
sunrpc			OK
lockd			OK
nfs			OK
cifs			OK
jbd			OK
ext3			OK
Mounting local filesystems: mount nothing was mounted
Starting portmap daemon: portmap. 
Cleaning: /tmp /var/lock /var/run done.
Updating /etc/motd, /etc/issue, and /etc/issue.net ...done.
INIT: Entering runlevel: 2
Starting system log daemon: syslogdJFFS2 notice: (137) check_node_data: wrong data CRC in data node at 0x00e7f644: read 0xf2527f71, calculated 0xf6fa3eb0.
 klogd.
Starting NFS common utilities: statd lockdlockdsvc: Function not implemented
. 
Starting internet superserver: inetd.
Starting periodic command scheduler: cron. 
Startup script starting.


Press the Enter key to stop autostart: 
   Startup menu:

1.  Reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Reset ALL persistence data to factory default values
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 6

Starting normal boot up.
Maybe we'll rotate some log files.
Size of Diagnostics dump partition is 0x08000000
The partition is already formatted. File path /istor/diag_dump_partition_is_valid
Running normal startup
./startup -R1
     Initializing temporary event log.
      SU_EVENT_LOG not defined in environment.
         Defining startup event log file name.
       Ebm: module license 'Copyright (c) 2004 iStor Networks, Inc.' taints kernel.
vent log is new, file: /var/tmp/StartupEvents.log
Startup INFO: ----------------------------------------
Startup INFO: Temporary Event log successfully opened.
Startup INFO:    Filename: /var/tmp/StartupEvents.log
Startup INFO:    Sat Jan  1 00:02:01 2000
Startup INFO: Controller startup has been initiated
Startup INFO:   Version 2.9.2.9
Startup INFO:   buildmgr-Release
Startup INFO:   Build time: Mar  6 2012 15:23:30
Startup INFO:        bm module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/bm.
Startup INFO: Looping through steps in startup.
Startup INFO:  0 - Processing: Make RAM-disk directory
Startup INFO:      Preparing RAM disk and NVRAM+EVLOG disk paths.
Startup INFO:        RAMDISK defined: /var/tmp
Startup INFO:        NVRAMDIR defined: /istor/PERS
Startup INFO:        EVLOGDIR defined: /istor/PERS
Startup INFO:        RAM disk environment created (/var/tmp)
Startup INFO:        NVRAM directory environment created (/istor/PERS)
Startup INFO:        Event Log directory environment created (/istor/PERS)
Startup INFO:  1 - Processing: Initialize signals
Startup INFO:      Setting signal handlers.
Startup INFO:  2 - Processing: Setup shared memory segment
Startup INFO:      Creating shared memory segment.
Startup INFO:        Shared memory segment ID is 32769
Startup INFO:        Shared memory segment key is 0x010a017a
Startup INFO:        CMAP Shared memory segment ID is 65538
Startup INFO:        CMAP Shared memory segment key is 0x020a017a
Startup INFO:      Core dumps enabled. Change the format of the core file creation
Startup INFO:  3 - Processing: Get hardware info
Startup INFO:      Collecting hardware register information.
Startup INFO:      It appears we're running on a dBlade class board
Startup INFO:      manufacturing ProductId is 000C, and manufacturing BoardRev is XC02
Startup INFO:      Controller Slot ID = 0
Startup INFO:      NOR Partition is set to B2
Startup INFO:      NAND flash memory size is 256MB
Startup INFO:      Changing MMSG directory to /var/tmp
Startup INFO:      Changing NVRAM directory to /istor/PERS
Startup INFO:      Changing EVLOG directory to /istor/PERS
Startup INFO:  4 - Processing: Reset I8K
Startup INFO:      Initial reset of ichar module
Startup INFO:  5 - Processing: Open ichar device
Startup INFO:        ichar module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/ichar.
Startup INFO:      Number of data ports 4, number of pcix busses 1
Startup INFO:  6 - Processing: Initialize the System Memory and Enable the Buffer Memory
Startup INFO:      System memory is initialized
Startup INFO:      Size of the System Memory is 256MB, and
Startup INFO:      Size of the Buffer Memory is 256MB
Startup INFO:  7 - Processing: Create the Buffer Memory block device and filesystem
Startup INFO:      Creating block device in ichar.









þ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  4  3  2  1  0 
diag skipped.
### JFFS2 loading 'uImage' to 0x1000000
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=127.0.0.1:1.1.1.1:0.0.0.0:255.255.255.0:hn001000C08500015X:eth0:off console=ttyS0,9600
Finalizing device tree... flat tree at 0x6bd300
5"ˆ÷&g~D˜"›¦l"²E¢ |5flnfD"'öEvÔ˜"@ˆgöFæFfîFÇ# E$DæFÿA¢»2I#ÌB3$©MMj@dÄýYŠ‘bþP£ng7„dcàU
3 £oòoQtü1Œn„3üDUo~ù“3èÙUëFd#UþWâ4f €ÀÕˆfVêÈ7˜ oöäÙU«]ˆ€.|:°úæ¾D¢mæØT„‘£™ÕnþâÿP"DEd}*óÙ7‘æw2˜ºÊdlAeV`?T„TþÄb ô§DaÞ£Da†fHå£Da§æ33çnwníHÀ*À{¢€’ŒQ]7Uv€êÑ3ýV€æw'f˜?F vD'÷ Täÿ"³$;å?Éþ*ÉPQ«„Gfconsole handover: boot [udbg0] -> real [ttyS0]
serial8250.0: ttyS1 at MMIO 0xfc004600 (irq = 26) is a 16550A
brd: module loaded
loop: module loaded
eepro100.c:v1.09j-t 9/29/99 Donald Becker
eepro100.c: $Revision: 1.36 $ 2000/11/17 Modified by Andrey V. Savochkin <saw@saw.sw.com.sg> and others
eth0: 0000:00:0d.0, 00:15:e9:1f:0c:1c, IRQ 16.
  Board assembly a79574-001, Physical connectors present: RJ45
  Primary interface chip i82555 PHY #1.
    Secondary interface chip i82555.
  General self-test: passed.
  Serial sub-system self-test: passed.
  Internal registers self-test: passed.
  ROM checksum self-test: passed (0x14c7a6d0).
/net/r8169.c (2.6.27.57).
I2C-ENCLOSURE-enclosure_init_module: enclosure_init_module, about to register_chrdev enclosure interfaces
TCP cubic registered
NET: Registered protocol family 17
IP-Config: Complete:,
     host=hn001000C08500015X, domain=, nis-domain=(none),
     bootserver=1.1.1.1, rootserver=1.1.1.1, rootpath=
jffs2_scan_dirent_node(): Node CRC failed on node at 0x007de7e4: Read 0xffffffff, calculated 0xb3ddcb2b
VFS: Mounted root (jffs2 filesystem).
Freeing unused kernel memory: 184k init
INIT: version 2.85 booting
Calculating module dependencies
Loading modules: 
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
sunrpc			OK
lockd			OK
nfs			OK
cifs			OK
jbd			OK
ext3			OK
Mounting local filesystems: mount nothing was mounted
Starting portmap daemon: portmap. 
Cleaning: /tmp /var/lock /var/run done.
Updating /etc/motd, /etc/issue, and /etc/issue.net ...done.
INIT: Entering runlevel: 2
Starting system log daemon: syslogdJFFS2 notice: (137) check_node_data: wrong data CRC in data node at 0x00e7f644: read 0xf2527f71, calculated 0xf6fa3eb0.
 klogd.
Starting NFS common utilities: statd lockdlockdsvc: Function not implemented
. 
Starting internet superserver: inetd.
Starting periodic command scheduler: cron. 
Startup script starting.


Press the Enter key to stop autostart:  
Maybe we'll rotate some log files.
Size of Diagnostics dump partition is 0x08000000
The partition is already formatted. File path /istor/diag_dump_partition_is_valid
Running normal startup
./startup -R1
     Initializing temporary event log.
      SU_EVENT_LOG not defined in environment.
         Defining startup event log file name.
       Event log is new, file: /var/tmp/bm: module license 'Copyright (c) 2004 iStor Networks, Inc.' taints kernel.
StartupEvents.log
Startup INFO: ----------------------------------------
Startup INFO: Temporary Event log successfully opened.
Startup INFO:    Filename: /var/tmp/StartupEvents.log
Startup INFO:    Sat Jan  1 00:01:27 2000
Startup INFO: Controller startup has been initiated
Startup INFO:   Version 2.9.2.9
Startup INFO:   buildmgr-Release
Startup INFO:   Build time: Mar  6 2012 15:23:30
Startup INFO:        bm module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/bm.
Startup INFO: Looping through steps in startup.
Startup INFO:  0 - Processing: Make RAM-disk directory
Startup INFO:      Preparing RAM disk and NVRAM+EVLOG disk paths.
Startup INFO:        RAMDISK defined: /var/tmp
Startup INFO:        NVRAMDIR defined: /istor/PERS
Startup INFO:        EVLOGDIR defined: /istor/PERS
Startup INFO:        RAM disk environment created (/var/tmp)
Startup INFO:        NVRAM directory environment created (/istor/PERS)
Startup INFO:        Event Log directory environment created (/istor/PERS)
Startup INFO:  1 - Processing: Initialize signals
Startup INFO:      Setting signal handlers.
Startup INFO:  2 - Processing: Setup shared memory segment
Startup INFO:      Creating shared memory segment.
Startup INFO:        Shared memory segment ID is 32769
Startup INFO:        Shared memory segment key is 0x010a017a
Startup INFO:        CMAP Shared memory segment ID is 65538
Startup INFO:        CMAP Shared memory segment key is 0x020a017a
Startup INFO:      Core dumps enabled. Change the format of the core file creation
Startup INFO:  3 - Processing: Get hardware info
Startup INFO:      Collecting hardware register information.
Startup INFO:      It appears we're running on a dBlade class board
Startup INFO:      manufacturing ProductId is 000C, and manufacturing BoardRev is XC02
Startup INFO:      Controller Slot ID = 0
Startup INFO:      NOR Partition is set to B2
Startup INFO:      NAND flash memory size is 256MB
Startup INFO:      Changing MMSG directory to /var/tmp
Startup INFO:      Changing NVRAM directory to /istor/PERS
Startup INFO:      Changing EVLOG directory to /istor/PERS
Startup INFO:  4 - Processing: Reset I8K
Startup INFO:      Initial reset of ichar module
Startup INFO:  5 - Processing: Open ichar device
Startup INFO:        ichar module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/ichar.
Startup INFO:      Number of data ports 4, number of pcix busses 1
Startup INFO:  6 - Processing: Initialize the System Memory and Enable the Buffer Memory
Startup INFO:      System memory is initialized
Startup INFO:      Size of the System Memory is 256MB, and
Startup INFO:      Size of the Buffer Memory is 256MB
Startup INFO:  7 - Processing: Create the Buffer Memory block device and filesystem
Startup INFO:      Creating block device in ichar.



þ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  0 
I8000E> diag
CFKXX begin bdg_diag while(1) loop
























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $

























MPC8245 Register Read Write Test  $

Processor Version Register         :80811014             $80811014

Processor PCI Configuration Registers  $

                                   Expected              Read  $

Vendor ID                          :1057                 $1057
Device  ID                         :0006                 $0006
Command Register                   :0004                 $0006
Status Register                    :20A0                 $2020
Revision ID                        :12                   $14
Class Code                         :06                   $06
Header Type                        :0000                 $0000
EMBBAR                             :FC000000             $FC000000

CPU Test Passed $

Press any key to continue 
 $

	0x80000000/MPC107 Vendor/Device ID = 0x61057
	0x80000004/MPC107 PCI Command/Status Register = 0x20200006
	0x80000008/MPC107 Revision = 0x6000014
	0x8000000c/MPC107 Cache Line Size = 0x8
	0x80000010/MPC107 LMBAR0 = 0x8
	0x80000014/MPC107 PCSRBAR = 0x0
	0x80000018/MPC107 LMBAR1 = 0x8
	0x8000002c/MPC107 SUBSYSTEM ID = 0xffffffff
	0x80000044/MPC824x PACR = 0x80000000
	0x80000070/MPC824x PMCR1 = 0xffb00001
	0x80000074/MPC824x CDCR = 0x20020300
	0x80000078/MPC824x EUMBBAR = 0xfc000000
	0x80000080/MPC824x MSAR1 = 0x0
	0x80000084/MPC824x MSAR2 = 0x0
	0x80000088/MPC824x EMSAR1 = 0x0
	0x8000008c/MPC824x EMSAR2 = 0x0
	0x80000090/MPC824x MEAR1 = 0xff
	0x80000094/MPC824x MEAR2 = 0x0
	0x80000098/MPC824x EMEAR1 = 0x3
	0x8000009c/MPC824x EMEAR2 = 0x0
	0x800000a0/MPC824x MBER = 0x32000001

Press any key to continue 
 $	0x800000a8/MPC824x PICR1 = 0x141b88
	0x800000ac/MPC824x PICR2 = 0x40604
	0x800000c0/MPC107 Processor Bus Error Status = 0x54000001
	0x800000c4/MPC107 PCI Bus Error Status = 0x0
	0x800000c8/MPC107 Processor/PCI Error Address = 0x200e0fe
	0x800000d0/MPC824x Extended ROM CR1 = 0x90600900
	0x800000d4/MPC824x Extended ROM CR2 = 0xac6788e0
	0x800000d8/MPC824x Extended ROM CR3 = 0x0
	0x800000dc/MPC824x Extended ROM CR4 = 0x800000f
	0x800000e0/MPC107 AMBOR Register = 0x858000c0
	0x800000f0/MPC107 MCCR1 Register = 0x96280002
	0x800000f4/MPC107 MCCR2 Register = 0x10c0
	0x800000f8/MPC107 MCCR3 Register = 0xe8000000
	0x800000fc/MPC107 MCCR4 Register = 0x35363331

Press any key to continue 
 $
PVR    = 0x80811014
DEC    = 0x000017CF

IBAT0L = 0x00000012
IBAT0U = 0x00001FFF
IBAT1L = 0x70000022
IBAT1U = 0x70001FFF
IBAT2L = 0x80000022
IBAT2U = 0x80001FFF
IBAT3L = 0xF0000022
IBAT3U = 0xF0001FFF
DBAT0L = 0x00000012
DBAT0U = 0x00001FFF
DBAT1L = 0x70000022
DBAT1U = 0x70001FFF
DBAT2L = 0x80000022
DBAT2U = 0x80001FFF
DBAT3L = 0xF0000022
DBAT3U = 0xF0001FFF


Press any key to continue 
 $























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $
























			    Memory Test  
 $			1. 55AA Test 
 $			2. FF00 Test 
 $			3. Walking Bit Right Test 
 $			4. Walking Bit Left Test 
 $			5. Inverted Walking Bit Right Test 
 $			6. Inverted Walking Bit Left Test 
 $			7. Address Test 
 $			8. Change Address Range 
 $			E. Exit 
 $			    Enter Option: $
























			    Memory Test  
 $			1. 55AA Test 
 $			2. FF00 Test 
 $			3. Walking Bit Right Test 
 $			4. Walking Bit Left Test 
 $			5. Inverted Walking Bit Right Test 
 $			6. Inverted Walking Bit Left Test 
 $			7. Address Test 
 $			8. Change Address Range 
 $			E. Exit 
 $			    Enter Option: $























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $

DUART Internal Register Read/Write Test $

Line control Register            : $03

Baud rate Register               : $33
Writing scratch Register         : 55 $
Reading scratch Register         : $55
Modem Control Register           : $00
Line Status Register             : $00
Press any key to continue 
 $























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $

























			    PCI Test  
 $			1. All 
 $			2. ID 12: MPC8241 
 $			3. ID 13: 10/100 Intel 82551er 
 $			4. ID 14: FPGA CBR 
 $			E. Back to Main 
 $			    Enter Option: $

Scanning PCI devices on bus 0

No.   VendorId   DeviceId   Device Class       Sub-Class
________________________________________________________
00.0  0x1057     0x0006     Bridge device           0x00
13.0  0x8086     0x1209     Network controller      0x00
14.0  0x172a     0x8000     Build before PCI Rev2.0 0x00


Press any key to continue 
 $

























			    PCI Test  
 $			1. All 
 $			2. ID 12: MPC8241 
 $			3. ID 13: 10/100 Intel 82551er 
 $			4. ID 14: FPGA CBR 
 $			E. Back to Main 
 $			    Enter Option: $

























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $
























			    Ethernet Controller  Test  
 
 $			1. Ethernet Controller Test 0 
 $			2. Ethernet Controller Test 1 
 $			3. External LAN Loopback 
 $			4. EEPROM 
 $			E. Exit 
 $			    Enter Option: $
Test is not implemented yet! 
 $

























			    Ethernet Controller  Test  
 
 $			1. Ethernet Controller Test 0 
 $			2. Ethernet Controller Test 1 
 $			3. External LAN Loopback 
 $			4. EEPROM 
 $			E. Exit 
 $			    Enter Option: $
























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $
























			   Led Test  
 
 $			1. Board status LED  Test 1 
 $			2. Board status LED  Test 2 
 $			3. Board status LED  Test 3 
 $			4. FPGA DATA bits test 
 $			E. Exit  
 $			   Enter Option: $

Press any key to continue 
 $
























			   Led Test  
 
 $			1. Board status LED  Test 1 
 $			2. Board status LED  Test 2 
 $			3. Board status LED  Test 3 
 $			4. FPGA DATA bits test 
 $			E. Exit  
 $			   Enter Option: $
























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $
























			   CRC Test   
 
 $			1. CRC Test 1 
 $			2. CRC Test 2 
 $			3. CRC Test 3 
 $			4. CRC Test 4 
 $			5. CRC Test 5 
 $			6. CRC Test 6 
 $			t. CRC Table  
 $			E. Exit  
 $			   Enter Option: $
























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $ Executing ...
 $























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $
Debug: Type ? for help 
 $
























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $ Executing ...
 $























			       iStor Networks, Inc. 
 $			  eBlade (ISNP8000 FPGA emulation board) Ver 1.0)  
 $ 
			  Diagnostics Software 
 $			  CopyRight (c) 2002 iStor Networks, Inc. 
 $			  All rights reserved.
 $

			 1. CPU          
 $ 			 2. Memory Test        
 $ 			 3. DUART  Test     
 $ 			 4. PCI    Test       
 $ 			 5. Ethernet Controller Test        
 $ 			 6. LED Test        
 $ 			 9. CRC Test        
 $ 			 D. Debug         
 $ 			 F. Flash DownLoad      
 $ 			 X. Execute       
 $ 			 E. Exit          

 $ 
			    Enter the Option: $

I8000E> help
?       - alias for 'help'
autoscr - run script from memory
base    - print or set address offset
bdinfo  - print Board Info structure
boot    - boot default, i.e., run 'bootcmd'
bootd   - boot default, i.e., run 'bootcmd'
bootelf - Boot from an ELF image in memory
bootm   - boot application image from memory
bootp	- boot image via network using BootP/TFTP protocol
bootvx  - Boot vxWorks from an ELF image
chpart	- change active partition
cmp     - memory compare
coninfo - print console devices and information
cp      - memory copy
crc32   - checksum calculation
dcache  - enable or disable data cache
diag  - Blade diagnostics menu 
echo    - echo args to console
envinfo - Display info included with environment.
erase   - erase FLASH memory
flinfo  - print FLASH memory information
fsinfo	- print information about filesystems
fsload	- load binary file from a filesystem image
go      - start application at address 'addr'
help    - print online help
i8k  - run i8k utilities 
icache  - enable or disable instruction cache
icrc32  - checksum calculation
iloop   - infinite loop on address range
imd     - i2c memory display
iminfo  - print header information for application image
imls    - list all images found in flash
imm     - i2c memory modify (auto-incrementing)
imsp     - i2c speed initializaion
imw     - memory write (fill)
inm     - memory modify (constant address)
iprobe  - probe to discover valid I2C chip addresses
itest	- return true/false on integer compare
loadb   - load binary file over serial line (kermit mode)
loads   - load S-Record file over serial line
loady   - load binary file over serial line (ymodem mode)
loop    - infinite loop on address range
ls	- list files in a directory (default /)
md      - memory display
mm      - memory modify (auto-incrementing)
mtdparts- define flash/nand partitions
mtest   - simple RAM test
mw      - memory write (fill)
nand    - NAND sub-system
nboot   - boot from NAND device
nfs	- boot image via network using NFS protocol
nm      - memory modify (constant address)
pci     - list and access PCI Configuration Space
ping	- send ICMP ECHO_REQUEST to network host
printenv- print environment variables
protect - enable or disable FLASH write protection
rarpboot- boot image via network using RARP/TFTP protocol
reset   - Perform RESET of the CPU
run     - run commands in an environment variable
saveenv - save environment variables to persistent storage
set_boot- Set the active boot block to A or B
set_env - Set the active environment block to 1 or 2
setenv  - set environment variables
sleep   - delay execution for some time
tftpboot- boot image via network using TFTP protocol
version - print monitor version
wmtest   - simple walking RAM test
I8000E> bootm
## Booting image at 00100000 ...
Bad Magic Number
I8000E> bootcmd
Unknown command 'bootcmd' - try 'help'
I8000E> run mtd_boot
### JFFS2 loading 'uImage' to 0x1000000
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=127.0.0.1:1.1.1.1:0.0.0.0:255.255.255.0:hn001000C08500015X:eth0:off console=ttyS0,9600      [D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[C[C[C  n[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D192.168.  11
Finalizing device tree... flat tree at 0x6bd300
5"ˆv Ó¿"S£Dlî6
@þ' ü€!fäÄWf"3\gTvˆDõ7VfÅ!v:Fï@Õ¢æA¢»2I#ÌBuæ 1væj`L:nÏÏ˜Ïˆ®‹˜2˜2˜2˜Ï˜Ï˜2õ;3'€BˆçndW}“w1ïÀÿBe~# DÞDÞî$GÆó3 [ë]þª&—‘Ýÿ!¾fˆéFd#UþuÈsUNö¤4æ‹ ö„WT ÷Ù€]ˆ€.|:°úæîf¢mæØÿl€vÿÙ€˜ÿPÄþEd]ÿ	FfE~vQ#ÀtþÊdïý7	Ps"DV¢}£Da†fHå£Da†fHå£DaöG!·3çs3ˆ‰Œ2"‘^"v£æw™²Ve€êB#ÿV€æw'f˜?(*À"	TDvø#eFHQþ³kc nú`æ1î"h½¹Í½±•handover: boot [udbg0] -> real [ttyS0]
serial8250.0: ttyS1 at MMIO 0xfc004600 (irq = 26) is a 16550A
brd: module loaded
loop: module loaded
eepro100.c:v1.09j-t 9/29/99 Donald Becker
eepro100.c: $Revision: 1.36 $ 2000/11/17 Modified by Andrey V. Savochkin <saw@saw.sw.com.sg> and others
eth0: 0000:00:0d.0, 00:15:e9:1f:0c:1c, IRQ 16.
  Board assembly a79574-001, Physical connectors present: RJ45
  Primary interface chip i82555 PHY #1.
    Secondary interface chip i82555.
  General self-test: passed.
  Serial sub-system self-test: passed.
  Internal registers self-test: passed.
  ROM checksum self-test: passed (0x14c7a6d0).
/net/r8169.c (2.6.27.57).
I2C-ENCLOSURE-enclosure_init_module: enclosure_init_module, about to register_chrdev enclosure interfaces
TCP cubic registered
NET: Registered protocol family 17
IP-Config: Complete:,
     host=hn001000C08500015X, domain=, nis-domain=(none),
     bootserver=1.1.1.1, rootserver=1.1.1.1, rootpath=
jffs2_scan_dirent_node(): Node CRC failed on node at 0x007de7e4: Read 0xffffffff, calculated 0xb3ddcb2b
Empty flash at 0x007de828 ends at 0x007df000
VFS: Mounted root (jffs2 filesystem).
Freeing unused kernel memory: 184k init
INIT: version 2.85 booting
 Calculating module dependencies
 Loading modules: 
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
 sunrpc			OK
lockd			OK
nfs			OK
cifs			OK
jbd			OK
ext3			OK
 Mounting local filesystems: mount nothing was mounted
 Starting portmap daemon: portmap. 
 Cleaning: /tmp /var/lock /var/run done.
Updating /etc/motd, /etc/issue, and /etc/issue.net ... done.
INIT: Entering runlevel: 2
Starting system log daemon: syslogd JFFS2 notice: (137) check_node_data: wrong data CRC in data node at 0x00e7f644: read 0xf2527f71, calculated 0xf6fa3eb0.
  klogd.
Starting NFS common utilities: statd lockdlockdsvc: Function not implemented
 . 
Starting internet superserver: inetd.
Starting periodic command scheduler: cron . 
Startup script starting.


Press the Enter key to stop autostart:  
   Startup menu:

1.  Reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Reset ALL persistence data to factory default values
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 4

Resetting ALL persistence data on ONLY this controller to factory default values.
   Startup menu:

1.  Reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 1

Resetting admin account password to factory default and
removing all added admin accounts.
   Startup menu:

1.  Don't reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 5


Indicate the DIMM module which has been replaced.
    1. Buffer Memory DIMM has been replaced. This will prevent Restart Recovery!
    2. System Memory DIMM has been replaced.
    3. MPU DRAM Memory DIMM has been replaced.
Enter the DIMM change to be specified: 
/root/gigstratx-startup.sh: line 497: [: -lt: unary operator expected
/root/gigstratx-startup.sh: line 497: [: -gt: unary operator expected

   Startup menu:

1.  Don't reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 3

Running Enclosure Services Test tool
Personality Toolkit XML File Path = [/istor/bin/../web/OEM/EnvPersonalityParams.xml].I2C driver path is [/dev/i2c-0]
Succeeded to open the i2c device.


************************************************************
* Enclosure Services Test Main Menu                        *
* 1. I2C Bus Control Test                                  *
* 2. VSC055 Based Test                                     *
* 3. W83792AD Based Test                                   *
* 4. Exit                                                  *
*                                                          *
*                                                          *
* Notes:                                                   *
* (1) Selection 1 tests the connectivity with the I2C      *
*     address.                                             *
* (2) All other Enclosure Services Tests use the default   *
*     I2C addresses according to iStor Enclosure Services  *
*     Guidelines. The I2C addresses can be changed on the  *
*     different menus.                                     *
* (3) All the settings and testings under this Enclosure   *
*     Services Test will not affect the operation of the   *
*     Enclosure Services in the software.                  *
************************************************************

Select < 1 - 3, or 4 >                                     : 4

Have A Nice Day.

   Startup menu:

1.  Don't reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 6

Starting normal boot up.
Maybe we'll rotate some log files.
Size of Diagnostics dump partition is 0x08000000
The partition is already formatted. File path /istor/diag_dump_partition_is_valid
Running normal startup
./startup -R9 -a -c
     Initializing temporary event log.
      SU_EVENT_LOG not defined in environment.
         Defining startup event log file name.
       Event log is new, file: /var/tmp/StartupEvents.log
Startup INFO:bm: module license 'Copyright (c) 2004 iStor Networks, Inc.' taints kernel.
 ----------------------------------------
Startup INFO: Temporary Event log successfully opened.
Startup INFO:    Filename: /var/tmp/StartupEvents.log
Startup INFO:    Sat Jan  1 00:08:25 2000
Startup INFO: Controller startup has been initiated
Startup INFO:   Version 2.9.2.9
Startup INFO:   buildmgr-Release
Startup INFO:   Build time: Mar  6 2012 15:23:30
Startup INFO:        bm module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/bm.
Startup INFO: Looping through steps in startup.
Startup INFO:  0 - Processing: Make RAM-disk directory
Startup INFO:      Preparing RAM disk and NVRAM+EVLOG disk paths.
Startup INFO:        RAMDISK defined: /var/tmp
Startup INFO:        NVRAMDIR defined: /istor/PERS
Startup INFO:        EVLOGDIR defined: /istor/PERS
Startup INFO:        RAM disk environment created (/var/tmp)
Startup INFO:        NVRAM directory environment created (/istor/PERS)
Startup INFO:        Event Log directory environment created (/istor/PERS)
Startup INFO:  1 - Processing: Initialize signals
Startup INFO:      Setting signal handlers.
Startup INFO:  2 - Processing: Setup shared memory segment
Startup INFO:      Creating shared memory segment.
Startup INFO:        Shared memory segment ID is 32769
Startup INFO:        Shared memory segment key is 0x010a017a
Startup INFO:        CMAP Shared memory segment ID is 65538
Startup INFO:        CMAP Shared memory segment key is 0x020a017a
Startup INFO:      Core dumps enabled. Change the format of the core file creation
Startup INFO:  3 - Processing: Get hardware info
Startup INFO:      Collecting hardware register information.
Startup INFO:      It appears we're running on a dBlade class board
Startup INFO:      manufacturing ProductId is 000C, and manufacturing BoardRev is XC02
Startup INFO:      Controller Slot ID = 0
Startup INFO:      NOR Partition is set to B2
Startup INFO:      NAND flash memory size is 256MB
Startup INFO:      Changing MMSG directory to /var/tmp
Startup INFO:      Changing NVRAM directory to /istor/PERS
Startup INFO:      Changing EVLOG directory to /istor/PERS
Startup INFO:  4 - Processing: Reset I8K
Startup INFO:      Initial reset of ichar module
Startup INFO:  5 - Processing: Open ichar device
Startup INFO:        ichar module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/ichar.
Startup INFO:      Number of data ports 4, number of pcix busses 1
Startup INFO:  6 - Processing: Initialize the System Memory and Enable the Buffer Memory
Startup INFO:      System memory is initialized
Startup INFO:      Size of the System Memory is 256MB, and
Startup INFO:      Size of the Buffer Memory is 256MB
Startup INFO:  7 - Processing: Create the Buffer Memory block device and filesystem
Startup INFO:      Creating block device in ichar.






þ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  4  3  2  1  0 
diag skipped.
### JFFS2 loading 'uImage' to 0x1000000
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=127.0.0.1:1.1.1.1:0.0.0.0:255.255.255.0:hn001000C08500015X:eth0:off console=ttyS0,9600
Finalizing device tree... flat tree at 0x6bd300
G+vrw 7:æTÌ&+þè"|¯ä…"þ3DÄ"ÈTfl&ÿ ‚DEFfîFÇ	 g$DæFÑ@I: #UDsbîfän`ä•â;p`ö{@n¢ÜæfrïE	t(âBˆçæ±‘ÿ$GÆó3 Nÿ]þö;¸ô÷nþÒ³üÄl™Æ÷~sUNö¤4w‰ êÈ7˜#Tÿnþâ] *ìoþ³häÓ3Ñy;€€vÿÙU‰UDgˆþQ™fg £ ">þ¢ˆ‰v@MnþA^7db@T*fb ô§DaÞ£Da†fHåÄÈþDE"’Dd3P3’Dl$DÂ€W@9;•¡ Vv$gvdýw&c7oÄÒ?F vD'÷ TäÿÈ,ô#ÿFkˆÎ ø«„Gfconsole handover: boot [udbg0] -> real [ttyS0]
serial8250.0: ttyS1 at MMIO 0xfc004600 (irq = 26) is a 16550A
brd: module loaded
loop: module loaded
eepro100.c:v1.09j-t 9/29/99 Donald Becker
eepro100.c: $Revision: 1.36 $ 2000/11/17 Modified by Andrey V. Savochkin <saw@saw.sw.com.sg> and others
eth0: 0000:00:0d.0, 00:15:e9:1f:0c:1c, IRQ 16.
  Board assembly a79574-001, Physical connectors present: RJ45
  Primary interface chip i82555 PHY #1.
    Secondary interface chip i82555.
  General self-test: passed.
  Serial sub-system self-test: passed.
  Internal registers self-test: passed.
  ROM checksum self-test: passed (0x14c7a6d0).
/net/r8169.c (2.6.27.57).
I2C-ENCLOSURE-enclosure_init_module: enclosure_init_module, about to register_chrdev enclosure interfaces
TCP cubic registered
NET: Registered protocol family 17
IP-Config: Complete:,
     host=hn001000C08500015X, domain=, nis-domain=(none),
     bootserver=1.1.1.1, rootserver=1.1.1.1, rootpath=
jffs2_scan_dirent_node(): Node CRC failed on node at 0x007de7e4: Read 0xffffffff, calculated 0xb3ddcb2b
Empty flash at 0x007de828 ends at 0x007df000
jffs2_scan_dirent_node(): Name CRC failed on node at 0x00bcf7d4: Read 0x3dac983a, calculated 0x4429bf63
VFS: Mounted root (jffs2 filesystem).
Freeing unused kernel memory: 184k init
INIT: version 2.85 booting
Calculating module dependencies
Loading modules: 
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
sunrpc			OK
lockd			OK
nfs			OK
cifs			OK
jbd			OK
ext3			OK
Mounting local filesystems: mount nothing was mounted
Starting portmap daemon: portmap. 
Cleaning: /tmp /var/lock /var/run done.
Updating /etc/motd, /etc/issue, and /etc/issue.net ...done.
INIT: Entering runlevel: 2
Starting system log daemon: syslogdJFFS2 notice: (137) check_node_data: wrong data CRC in data node at 0x00e7f644: read 0xf2527f71, calculated 0xf6fa3eb0.
 klogd.
Starting NFS common utilities: statd lockdlockdsvc: Function not implemented
. 
Starting internet superserver: inetd.
Starting periodic command scheduler: cron. 
Startup script starting.


Press the Enter key to stop autostart:  
Maybe we'll rotate some log files.
Size of Diagnostics dump partition is 0x08000000
The partition is already formatted. File path /istor/diag_dump_partition_is_valid
Running normal startup
./startup -R1
     Initializing temporary event log.
      SU_EVENT_LOG not defined in environment.
         Defining startup event log file name.
       Event log is new,bm: module license 'Copyright (c) 2004 iStor Networks, Inc.' taints kernel.
 file: /var/tmp/StartupEvents.log
Startup INFO: ----------------------------------------
Startup INFO: Temporary Event log successfully opened.
Startup INFO:    Filename: /var/tmp/StartupEvents.log
Startup INFO:    Sat Jan  1 00:01:28 2000
Startup INFO: Controller startup has been initiated
Startup INFO:   Version 2.9.2.9
Startup INFO:   buildmgr-Release
Startup INFO:   Build time: Mar  6 2012 15:23:30
Startup INFO:        bm module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/bm.
Startup INFO: Looping through steps in startup.
Startup INFO:  0 - Processing: Make RAM-disk directory
Startup INFO:      Preparing RAM disk and NVRAM+EVLOG disk paths.
Startup INFO:        RAMDISK defined: /var/tmp
Startup INFO:        NVRAMDIR defined: /istor/PERS
Startup INFO:        EVLOGDIR defined: /istor/PERS
Startup INFO:        RAM disk environment created (/var/tmp)
Startup INFO:        NVRAM directory environment created (/istor/PERS)
Startup INFO:        Event Log directory environment created (/istor/PERS)
Startup INFO:  1 - Processing: Initialize signals
Startup INFO:      Setting signal handlers.
Startup INFO:  2 - Processing: Setup shared memory segment
Startup INFO:      Creating shared memory segment.
Startup INFO:        Shared memory segment ID is 32769
Startup INFO:        Shared memory segment key is 0x010a017a
Startup INFO:        CMAP Shared memory segment ID is 65538
Startup INFO:        CMAP Shared memory segment key is 0x020a017a
Startup INFO:      Core dumps enabled. Change the format of the core file creation
Startup INFO:  3 - Processing: Get hardware info
Startup INFO:      Collecting hardware register information.
Startup INFO:      It appears we're running on a dBlade class board
Startup INFO:      manufacturing ProductId is 000C, and manufacturing BoardRev is XC02
Startup INFO:      Controller Slot ID = 0
Startup INFO:      NOR Partition is set to B2
Startup INFO:      NAND flash memory size is 256MB
Startup INFO:      Changing MMSG directory to /var/tmp
Startup INFO:      Changing NVRAM directory to /istor/PERS
Startup INFO:      Changing EVLOG directory to /istor/PERS
Startup INFO:  4 - Processing: Reset I8K
Startup INFO:      Initial reset of ichar module
Startup INFO:  5 - Processing: Open ichar device
Startup INFO:        ichar module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/ichar.
Startup INFO:      Number of data ports 4, number of pcix busses 1
Startup INFO:  6 - Processing: Initialize the System Memory and Enable the Buffer Memory
Startup INFO:      System memory is initialized
Startup INFO:      Size of the System Memory is 256MB, and
Startup INFO:      Size of the Buffer Memory is 256MB
Startup INFO:  7 - Processing: Create the Buffer Memory block device and filesystem
Startup INFO:      Creating block device in ichar.



þ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0x7a9fdf9a
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  0 
I8000E>  printenv
part#=P001144
serverip=1.1.1.1
tftp_prefix=82xx/2.5.4.2/
bootcmd=run mtd_boot
bootdelay=5
flashargs=setenv bootargs root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000
mtdids=nand0=nand1
mtdparts=mtdparts=nand1:2M@64M(kernel),62M@66M(rootfs)
partition=nand0,0
kernel_addr=1000000
addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}:eth0:off console=ttyS0,${baudrate}
flash_root=run flashargs;run addip;bootm ${kernel_addr}
mtd_boot=fsload ${kernel_addr} uImage;i8k boot;i8k init;run flash_root
initrd_version=2
rootpath=/local1/sharedeblade
baudrate=9600
ethaddr=00:15:E9:1F:0C:1C
ethact=i82559#0
netmask=255.255.255.0
boardID=XC02000C
boardrev#=3
serial#=001000C08500015X
hostname=hn001000C08500015X
mfg_version=2.12
ipaddr=127.0.0.1
gatewayip=0.0.0.0
stdin=serial
stdout=serial
stderr=serial

Environment size: 872/65528 bytes
I8000E> setenv ipaddr=192.168.1.254
## Error: illegal character '=' in variable name "ipaddr=192.168.1.254"
I8000E> [A
Unknown command '[A' - try 'help'
I8000E> 
I8000E> setenv ipaddr 12 92.168.1.254
I8000E> setenv gatewayip=192.168.0 10.1
## Error: illegal character '=' in variable name "gatewayip=192.168.10.1"
I8000E> setenv gatewayip=  192.168.10.1
I8000E> setenv netmask 255.255.0.0
I8000E> saveenv
Saving Environment to Flash...
Un-Protected 1 sectors

. done
Erased 1 sectors
.................................................................
Protected 1 sectors
Wrote environment block to flash, now updating Selectors
Un-Protected 1 sectors

. done
Erased 1 sectors
.................................................................
Protected 1 sectors
Un-Protected 1 sectors

. done
Erased 1 sectors
................................
Protected 1 sectors
Wrote Selectors to flash...
I8000E> printenv
part#=P001144
serverip=1.1.1.1
tftp_prefix=82xx/2.5.4.2/
bootcmd=run mtd_boot
bootdelay=5
flashargs=setenv bootargs root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000
mtdids=nand0=nand1
mtdparts=mtdparts=nand1:2M@64M(kernel),62M@66M(rootfs)
partition=nand0,0
kernel_addr=1000000
addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}:eth0:off console=ttyS0,${baudrate}
flash_root=run flashargs;run addip;bootm ${kernel_addr}
mtd_boot=fsload ${kernel_addr} uImage;i8k boot;i8k init;run flash_root
initrd_version=2
rootpath=/local1/sharedeblade
baudrate=9600
ethaddr=00:15:E9:1F:0C:1C
ethact=i82559#0
boardID=XC02000C
boardrev#=3
serial#=001000C08500015X
hostname=hn001000C08500015X
mfg_version=2.12
stdin=serial
stdout=serial
stderr=serial
ipaddr=192.168.1.254
gatewayip=192.168.10.1
netmask=255.255.0.0

Environment size: 879/65528 bytes
I8000E> set env      env addip setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}:eth0:on console=ttyS0,${baudrate}
I8000E> printenv
part#=P001144
serverip=1.1.1.1
tftp_prefix=82xx/2.5.4.2/
bootcmd=run mtd_boot
bootdelay=5
flashargs=setenv bootargs root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000
mtdids=nand0=nand1
mtdparts=mtdparts=nand1:2M@64M(kernel),62M@66M(rootfs)
partition=nand0,0
kernel_addr=1000000
flash_root=run flashargs;run addip;bootm ${kernel_addr}
mtd_boot=fsload ${kernel_addr} uImage;i8k boot;i8k init;run flash_root
initrd_version=2
rootpath=/local1/sharedeblade
baudrate=9600
ethaddr=00:15:E9:1F:0C:1C
ethact=i82559#0
boardID=XC02000C
boardrev#=3
serial#=001000C08500015X
hostname=hn001000C08500015X
mfg_version=2.12
stdin=serial
stdout=serial
stderr=serial
ipaddr=192.168.1.254
gatewayip=192.168.10.1
netmask=255.255.0.0
addip=setenv bootargs ip=192.168.1.254:1.1.1.1:192.168.10.1:255.255.0.0:hn001000C08500015X:eth0:on console=ttyS0,9600

Environment size: 867/65528 bytes
I8000E> setenv addip 'setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}:eth0:on console=ttyS0,${baudrate}'
I8000E> printenv
part#=P001144
serverip=1.1.1.1
tftp_prefix=82xx/2.5.4.2/
bootcmd=run mtd_boot
bootdelay=5
flashargs=setenv bootargs root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000
mtdids=nand0=nand1
mtdparts=mtdparts=nand1:2M@64M(kernel),62M@66M(rootfs)
partition=nand0,0
kernel_addr=1000000
flash_root=run flashargs;run addip;bootm ${kernel_addr}
mtd_boot=fsload ${kernel_addr} uImage;i8k boot;i8k init;run flash_root
initrd_version=2
rootpath=/local1/sharedeblade
baudrate=9600
ethaddr=00:15:E9:1F:0C:1C
ethact=i82559#0
boardID=XC02000C
boardrev#=3
serial#=001000C08500015X
hostname=hn001000C08500015X
mfg_version=2.12
stdin=serial
stdout=serial
stderr=serial
ipaddr=192.168.1.254
gatewayip=192.168.10.1
netmask=255.255.0.0
addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}:eth0:on console=ttyS0,${baudrate}

Environment size: 878/65528 bytes
I8000E> saveenv
Saving Environment to Flash...
Un-Protected 1 sectors

. done
Erased 1 sectors
.................................................................
Protected 1 sectors
Wrote environment block to flash, now updating Selectors
Un-Protected 1 sectors

. done
Erased 1 sectors
.................................................................
Protected 1 sectors
Un-Protected 1 sectors

. done
Erased 1 sectors
................................
Protected 1 sectors
Wrote Selectors to flash...
I8000E> run mtd_boot
### JFFS2 loading 'uImage' to 0x1000000
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=192.168.1.254:1.1.1.1:192.168.10.1:255.255.0.0:hn001000C08500015X:eth0:on console=ttyS0,9600
Finalizing device tree... flat tree at 0x6bd300
5€ˆv Ó¿ö\ÕDv7NQù' Åte|¯3ìfô™DÄ"ÈTDlÆfE¿™0TVdvÄª	{•'„îA¢LgNåDRQF!Ü~¢döeþ`Uf£2;çˆ¨Äf‚M€Ý]Bÿ•7De~# DÞæ‘€ÉÇ¶#r Nÿwÿöý;Ýú÷ÙUëF@?fï‘Tf7e3 ‘À/ @g3ˆTw„	D¹ÿÙ€]ˆ€.|îhä‡3ÑJKÿl€vnþâUDÍ2üEv2Ù7‘ @Ö•3Îvs
HEdŒ2}£Da†ÄHå£Da†fHå£Da"ø3!DßVlds€0ÈUP£g÷`‚	‰Ö `So"@XÔ{f3þ!€	]"?.Oª	ªD‘DNfæïG!³kˆÎ ø$æ&÷DC¬Ëk½±•handover: boot [udbg0] -> real [ttyS0]
serial8250.0: ttyS1 at MMIO 0xfc004600 (irq = 26) is a 16550A
brd: module loaded
loop: module loaded
eepro100.c:v1.09j-t 9/29/99 Donald Becker
eepro100.c: $Revision: 1.36 $ 2000/11/17 Modified by Andrey V. Savochkin <saw@saw.sw.com.sg> and others
eth0: 0000:00:0d.0, 00:15:e9:1f:0c:1c, IRQ 16.
  Board assembly a79574-001, Physical connectors present: RJ45
  Primary interface chip i82555 PHY #1.
    Secondary interface chip i82555.
  General self-test: passed.
  Serial sub-system self-test: passed.
  Internal registers self-test: passed.
  ROM checksum self-test: passed (0x14c7a6d0).
/net/r8169.c (2.6.27.57).
I2C-ENCLOSURE-enclosure_init_module: enclosure_init_module, about to register_chrdev enclosure interfaces
TCP cubic registered
NET: Registered protocol family 17
IP-Config: Complete:
     device=eth0, addr=192.168.1.254, mask=255.255.0.0, gw=192.168.10.1,
     host=hn001000C08500015X, domain=, nis-domain=(none),
     bootserver=1.1.1.1, rootserver=1.1.1.1, rootpath=
jffs2_scan_dirent_node(): Node CRC failed on node at 0x007de7e4: Read 0xffffffff, calculated 0xb3ddcb2b
Empty flash at 0x007de828 ends at 0x007df000
jffs2_scan_dirent_node(): Name CRC failed on node at 0x00bcf7d4: Read 0x3dac983a, calculated 0x4429bf63
Empty flash at 0x00bcf818 ends at 0x00bd0000
VFS: Mounted root (jffs2 filesystem).
Freeing unused kernel memory: 184k init
INIT: version 2.85 booting
Calculating module dependencies
Loading modules: 
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
sunrpc			OK
lockd			OK
nfs			OK
cifs			OK
jbd			OK
ext3			OK
Mounting local filesystems: mount nothing was mounted
Starting portmap daemon: portmap. 
Cleaning: /tmp /var/lock /var/run done.
Updating /etc/motd, /etc/issue, and /etc/issue.net ...done.
INIT: Entering runlevel: 2
Starting system log daemon: syslogdJFFS2 notice: (137) check_node_data: wrong data CRC in data node at 0x00e7f644: read 0xf2527f71, calculated 0xf6fa3eb0.
 klogd.
Starting NFS common utilities: statd lockdlockdsvc: Function not implemented
. 
Starting internet superserver: inetd.
Starting periodic command scheduler: cron. 
Startup script starting.


Press the Enter key to stop autostart:  
Maybe we'll rotate some log files.
Size of Diagnostics dump partition is 0x08000000
The partition is already formatted. File path /istor/diag_dump_partition_is_valid
Running normal startup
./startup -R1
     Initializing temporary event log.
      SU_EVENT_LOG not defined in environment.
         Defining startup event log file name.
       Event log is new,bm: module license 'Copyright (c) 2004 iStor Networks, Inc.' taints kernel.
 file: /var/tmp/StartupEvents.log
Startup INFO: ----------------------------------------
Startup INFO: Temporary Event log successfully opened.
Startup INFO:    Filename: /var/tmp/StartupEvents.log
Startup INFO:    Sat Jan  1 00:07:38 2000
Startup INFO: Controller startup has been initiated
Startup INFO:   Version 2.9.2.9
Startup INFO:   buildmgr-Release
Startup INFO:   Build time: Mar  6 2012 15:23:30
Startup INFO:        bm module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/bm.
Startup INFO: Looping through steps in startup.
Startup INFO:  0 - Processing: Make RAM-disk directory
Startup INFO:      Preparing RAM disk and NVRAM+EVLOG disk paths.
Startup INFO:        RAMDISK defined: /var/tmp
Startup INFO:        NVRAMDIR defined: /istor/PERS
Startup INFO:        EVLOGDIR defined: /istor/PERS
Startup INFO:        RAM disk environment created (/var/tmp)
Startup INFO:        NVRAM directory environment created (/istor/PERS)
Startup INFO:        Event Log directory environment created (/istor/PERS)
Startup INFO:  1 - Processing: Initialize signals
Startup INFO:      Setting signal handlers.
Startup INFO:  2 - Processing: Setup shared memory segment
Startup INFO:      Creating shared memory segment.
Startup INFO:        Shared memory segment ID is 32769
Startup INFO:        Shared memory segment key is 0x010a017c
Startup INFO:        CMAP Shared memory segment ID is 65538
Startup INFO:        CMAP Shared memory segment key is 0x020a017c
Startup INFO:      Core dumps enabled. Change the format of the core file creation
Startup INFO:  3 - Processing: Get hardware info
Startup INFO:      Collecting hardware register information.
Startup INFO:      It appears we're running on a dBlade class board
Startup INFO:      manufacturing ProductId is 000C, and manufacturing BoardRev is XC02
Startup INFO:      Controller Slot ID = 0
Startup INFO:      NOR Partition is set to B2
Startup INFO:      NAND flash memory size is 256MB
Startup INFO:      Changing MMSG directory to /var/tmp
Startup INFO:      Changing NVRAM directory to /istor/PERS
Startup INFO:      Changing EVLOG directory to /istor/PERS
Startup INFO:  4 - Processing: Reset I8K
Startup INFO:      Initial reset of ichar module
Startup INFO:  5 - Processing: Open ichar device
Startup INFO:        ichar module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/ichar.
Startup INFO:      Number of data ports 4, number of pcix busses 1
Startup INFO:  6 - Processing: Initialize the System Memory and Enable the Buffer Memory
Startup INFO:      System memory is initialized
Startup INFO:      Size of the System Memory is 256MB, and
Startup INFO:      Size of the Buffer Memory is 256MB
Startup INFO:  7 - Processing: Create the Buffer Memory block device and filesystem
Startup INFO:      Creating block device in ichar.





þ

Promise Version: 2.9.2.9

GIGASTOR U-Boot 1.1.6  (Mar  6 2012 - 15:25:45),
  Build: Release

CPU:   MPC8245 Revision 1.4 at 199.999 MHz: 16 kB I-Cache 16 kB D-Cache
dBlade: boardrev# = 3, serial# = 001000C08500015X
  Local Bus at 99.999 MHz
I2C:   addr 7f: i2c speed set to 21
ready
DRAM:  63 MB
boardID = XC02000C
bladeType = 3, mgmtPortType = 1
Now running in RAM - U-Boot at: 03ea7000 board_init_r@03eabe74
FLASH:  2 MB
NAND:  NAND device EC:DA 'NAND 256MiB 3,3V 8-bit' found
256 MiB
diag start address e200000, arc start addr e500000
log start addr fb00000, max size 500000
last entry fb00000
env_relocate[252] offset = 0x3f97000
env_relocate[266] malloced ENV at 03e18a60
CFK env_relocate_spec gd->sector_addr:fffe0008 flash_addr->data:fffe0008
crc returned=0xf052d7dc
Partition=B gd->selector.active_boot_loader=0xfff10000
addr 7f: i2c speed set to 21
& get_version=03ec8460
In:    serial
Out:   serial
Err:   serial
misc_init_r(): 
Do "i8k init" if blade fails here! 
i8k_reset_init(): 
release the reset on the ASIC (0)
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
PCI: bus 0 device 13 reading vendorId
PCI: device 13 reading deviceId
PCI: sending out for base address ix=16
PCI: sending out for base address ix=20
PCI: sending out for base address ix=24
PCI: sending out for base address ix=28
PCI: doing modl
PCI: bus 0 device 13 to fetch interface info
PCI: device 13 has fetched interface info
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
PCI: bus 0 device 14 reading vendorId
PCI: device 14 reading deviceId
PCI: bus 0 device 14 to fetch interface info
PCI: device 14 has fetched interface info
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
DMA_Initialize: done!
Net:   i82559#0
TGIF is not present.
i2c_read of 0x68 return code (0), val c9
Hit any key to stop autoboot:  5  4  3  2  1  0 
diag skipped.
### JFFS2 loading 'uImage' to 0x1000000
Scanning JFFS2 FS:   | / - \ | / .  - \ | / - \ | / - \  done.
### JFFS2 load complete: 1275292 bytes loaded to 0x1000000
FLASH:  2 MB
setting the CSOR
release the reset on PLLs and SATA ( 82 )
release the System from reset ( 80 )
Initializing the PCI Bus
pci_init (): 
PCI:    scanning bus0 ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0d  00 8086  1209  020000 10  80000000 80000001 01   00
Initializing the I2C Bus 3
addr 7f: i2c speed set to 21
Net:   
i82559#0
Boot process is finished
dblade-asic i8k_init_r(): 
release the reset on the ASIC (0)
PCI:    initializing iSNP8000 on bus(0), deviceid(14) ...
  bus dev fn venID devID class  rev MBAR0    MBAR1    IPIN ILINE
  00  0e  00 172a  8000  000000 01  00000004 00000001 00   00
Initialize the ATU on dblade-asic
Initialize the DMA on dblade-asic
## Booting image at 01000000 ...
   Image Name:   Linux-2.6.28.7
   Image Type:   PowerPC Linux Kernel Image (gzip compressed)
   Data Size:    1275228 Bytes =  1.2 MB
   Load Address: 00400000
   Entry Point:  00400ad8
   Verifying Checksum ... OK
   Uncompressing Kernel Image ... OK
Memory <- <0x0 0x3f00000> (63MB)
CPU clock-frequency <- 0x5f5e0fc (100MHz)
CPU timebase-frequency <- 0x960 (0MHz)
CPU bus-frequency <- 0x2580 (0MHz)

zImage starting: loaded at 0x00400000 (sp: 0x03e160a8)
Allocating 0x29e700 bytes for kernel ...
gunzipping (0x00000000 <- 0x0040d000:0x006afb20)...done 0x289d98 bytes

Linux/PowerPC load: root=/dev/mtdblock3 rootfstype=jffs2 rw panic=1 sc_start=0x001A0000 sc_size=0x00030000 ip=192.168.1.254:1.1.1.1:192.168.10.1:255.255.0.0:hn001000C08500015X:eth0:on console=ttyS0,9600  [D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[D[
Finalizing device tree... flat tree at 0x6bd300
wˆû?àbg€1FLîCî6
·è"|¯ä…"þ3DÄ"ÈTflÆfE¿Í/ vDDç™o#ï«'LA@I#UDs*HD@{ó~f”£U™¾@q®‹˜2˜2˜2˜2˜5œ‹˜2˜Ï˜2˜2YŠ‘bþP£ng7„dcàU
3Þ fB1òæ‘€É12ÌÕ3'Àwÿöô3èÙ€³fï#UùsUNö¤4w‰ êÈÝ! ªÙU«]ˆ?_åCDægDÞgs¼3ÀÕSæÿÙ€UDgˆþ»¢²™Èfnp§ÀDçD„½sÐ7br f™‘DV¢}TT ôöÀúDöñfHå£Daöï!·3çs2„$
ºó*w@Fb{²€˜+ødqgýw&c7oÌÒ?(_g£FgíDdÆDþ?Éÿ*c «„GfAconsole handover: boot [udbg0] -> real [ttyS0]
serial8250.0: ttyS1 at MMIO 0xfc004600 (irq = 26) is a 16550A
brd: module loaded
loop: module loaded
eepro100.c:v1.09j-t 9/29/99 Donald Becker
eepro100.c: $Revision: 1.36 $ 2000/11/17 Modified by Andrey V. Savochkin <saw@saw.sw.com.sg> and others
eth0: 0000:00:0d.0, 00:15:e9:1f:0c:1c, IRQ 16.
  Board assembly a79574-001, Physical connectors present: RJ45
  Primary interface chip i82555 PHY #1.
    Secondary interface chip i82555.
  General self-test: passed.
  Serial sub-system self-test: passed.
  Internal registers self-test: passed.
  ROM checksum self-test: passed (0x14c7a6d0).
/net/r8169.c (2.6.27.57).
I2C-ENCLOSURE-enclosure_init_module: enclosure_init_module, about to register_chrdev enclosure interfaces
TCP cubic registered
NET: Registered protocol family 17
IP-Config: Complete:
     device=eth0, addr=192.168.1.254, mask=255.255.0.0, gw=192.168.10.1,
     host=hn001000C08500015X, domain=, nis-domain=(none),
     bootserver=1.1.1.1, rootserver=1.1.1.1, rootpath=
jffs2_scan_dirent_node(): Node CRC failed on node at 0x007de7e4: Read 0xffffffff, calculated 0xb3ddcb2b
Empty flash at 0x007de828 ends at 0x007df000
jffs2_scan_dirent_node(): Name CRC failed on node at 0x00bcf7d4: Read 0x3dac983a, calculated 0x4429bf63
Empty flash at 0x00bcf818 ends at 0x00bd0000
VFS: Mounted root (jffs2 filesystem).
Freeing unused kernel memory: 184k init
INIT: version 2.85 booting
Calculating module dependencies
 Loading modules: 
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
sunrpc			OK
lockd			OK
nfs			OK
cifs			OK
jbd			OK
ext3			OK
Mounting local filesystems: mount nothing was mounted
Starting portmap daemon: portmap. 
Cleaning: /tmp /var/lock /var/run done.
Updating /etc/motd, /etc/issue, and /etc/issue.net ...done.
INIT: Entering runlevel: 2
Starting system log daemon: syslogd JFFS2 notice: (137) check_node_data: wrong data CRC in data node at 0x00e7f644: read 0xf2527f71, calculated 0xf6fa3eb0.
  klogd.
Starting NFS common utilities: statd lockdlockdsvc: Function not implemented
. 
Starting internet superserver: inetd.
Starting periodic command scheduler: cron. 
Startup script starting.


Press the Enter key to stop autostart: 
   Startup menu:

1.  Reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Reset ALL persistence data to factory default values
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 4

Resetting ALL persistence data on ONLY this controller to factory default values.
   Startup menu:

1.  Reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 1

Resetting admin account password to factory default and
removing all added admin accounts.
   Startup menu:

1.  Don't reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 2

Download new configuration

Enter TFTP server IP address where saved configuration can be
found (empty response cancels request): 
   Startup menu:

1.  Don't reset all admin account passwords
2.  Download configuration
3.  Enclosure Services Test Tool
4.  Don't reset persistence data
5.  Indicate DIMM replacement
6.  Continue with boot operation

Enter menu number desired: 6

Starting normal boot up.
Maybe we'll rotate some log files.
Size of Diagnostics dump partition is 0x08000000
The partition is already formatted. File path /istor/diag_dump_partition_is_valid
Running normal startup
./startup -R1 -a -c
     Initializing temporary event log.
      SU_EVENT_LOG not defined in environment.
         Defining startup event log file name.
       Ebm: module license 'Copyright (c) 2004 iStor Networks, Inc.' taints kernel.
vent log is new, file: /var/tmp/StartupEvents.log
Startup INFO: ----------------------------------------
Startup INFO: Temporary Event log successfully opened.
Startup INFO:    Filename: /var/tmp/StartupEvents.log
Startup INFO:    Sat Jan  1 00:02:18 2000
Startup INFO: Controller startup has been initiated
Startup INFO:   Version 2.9.2.9
Startup INFO:   buildmgr-Release
Startup INFO:   Build time: Mar  6 2012 15:23:30
Startup INFO:        bm module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/bm.
Startup INFO: Looping through steps in startup.
Startup INFO:  0 - Processing: Make RAM-disk directory
Startup INFO:      Preparing RAM disk and NVRAM+EVLOG disk paths.
Startup INFO:        RAMDISK defined: /var/tmp
Startup INFO:        NVRAMDIR defined: /istor/PERS
Startup INFO:        EVLOGDIR defined: /istor/PERS
Startup INFO:        RAM disk environment created (/var/tmp)
Startup INFO:        NVRAM directory environment created (/istor/PERS)
Startup INFO:        Event Log directory environment created (/istor/PERS)
Startup INFO:  1 - Processing: Initialize signals
Startup INFO:      Setting signal handlers.
Startup INFO:  2 - Processing: Setup shared memory segment
Startup INFO:      Creating shared memory segment.
Startup INFO:        Shared memory segment ID is 32769
Startup INFO:        Shared memory segment key is 0x010a0181
Startup INFO:        CMAP Shared memory segment ID is 65538
Startup INFO:        CMAP Shared memory segment key is 0x020a0181
Startup INFO:      Core dumps enabled. Change the format of the core file creation
Startup INFO:  3 - Processing: Get hardware info
Startup INFO:      Collecting hardware register information.
Startup INFO:      It appears we're running on a dBlade class board
Startup INFO:      manufacturing ProductId is 000C, and manufacturing BoardRev is XC02
Startup INFO:      Controller Slot ID = 0
Startup INFO:      NOR Partition is set to B2
Startup INFO:      NAND flash memory size is 256MB
Startup INFO:      Changing MMSG directory to /var/tmp
Startup INFO:      Changing NVRAM directory to /istor/PERS
Startup INFO:      Changing EVLOG directory to /istor/PERS
Startup INFO:  4 - Processing: Reset I8K
Startup INFO:      Initial reset of ichar module
Startup INFO:  5 - Processing: Open ichar device
Startup INFO:        ichar module is not installed.  Installing...
Startup INFO:          Must remove stale device /dev/ichar.
Startup INFO:      Number of data ports 4, number of pcix busses 1
Startup INFO:  6 - Processing: Initialize the System Memory and Enable the Buffer Memory
Startup INFO:      System memory is initialized
Startup INFO:      Size of the System Memory is 256MB, and
Startup INFO:      Size of the Buffer Memory is 256MB
Startup INFO:  7 - Processing: Create the Buffer Memory block device and filesystem
Startup INFO:      Creating block device in ichar.




x
Terminating...
Thanks for using picocom
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004hpicocom -b 9600 /dev/tty.usbserial[?1l>[?2004l
]2;picocom -b 9600 /dev/tty.usbserial]1;picocompicocom v3.1

port is        : /dev/tty.usbserial
flowcontrol    : none
baudrate is    : 9600
parity is      : none
databits are   : 8
stopbits are   : 1
escape is      : C-a
local echo is  : no
noinit is      : no
noreset is     : no
hangup is      : no
nolock is      : no
send_cmd is    : sz -vv
receive_cmd is : rz -vv -E
imap is        : 
omap is        : 
emap is        : crcrlf,delbs,
logfile is     : none
initstring     : none
exit_after is  : not set
exit is        : no

Type [C-a] [C-h] to see available commands
Terminal ready












Terminating...
Thanks for using picocom
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004h[?1l>[?2004l
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004httelnet 192.168.1.254[?1l>[?2004l
]2;telnet 192.168.1.254]1;telnetTrying 192.168.1.254...
Connected to 192.168.1.254.
Escape character is '^]'.

D-Link - xStack Storage

hn001000C08500015X login: admin
Password: 

D-Link - xStack Storage

1) Reset to factory defaults
2) Reboot or shutdown the system
3) Set the out-of-band port configuration
4) Quit
Enter number of desired option: 3

Getting current out-of-band port configuration.

Current IP is          
Current subnet mask is 
Current gateway is     
Current hostname is    

Enter new IP address []: 192.168.1.254
Enter new subnet mask []: 255.255.0.0
Enter new gateway address []: 192.168.10.1
Enter new hostname []: dsn10 100

New IP is          192.168.1.254
New subnet mask is 255.255.0.0
New gateway is     192.168.10.1
New hostname is    dsn1100

********************************************
*** Changing the management port IP      ***
*** address happens immediately.  If you ***
*** proceed, the new IP address will     ***
*** replace the prior one immediately.   ***
********************************************

Are you sure you want to change the management port IP
address(Y/N)? Y

Changing the management port IP address... ...failed!

Enter number of desired option: 
1) Reset to factory defaults		   3) Set the out-of-band port configuration
2) Reboot or shutdown the system	   4) Quit
Enter number of desired option: 4
Connection closed by foreign host.
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;31mâžœ  [36mGitHub[00m [K[?1h=[?2004h[?1l>[?2004l
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;31mâžœ  [36mGitHub[00m [K[?1h=[?2004h[?1l>[?2004l
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;31mâžœ  [36mGitHub[00m [K[?1h=[?2004hsssh telnet 192.168.1.254[6P[14C      [20Ds 192.168.1.254[14Dss 192.168.1.254[14Dh 192.168.1.254[14D[?1l>[?2004l
]2;ssh 192.168.1.254]1;192.168.1.254ssh: connect to host 192.168.1.254 port 22: Connection refused
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;31mâžœ  [36mGitHub[00m [K[?1h=[?2004hnnan nmap -sS 192.168.1.254snmap -sS 192.168.1.254[22Dsunmap -sS 192.168.1.254[22Ddnmap -sS 192.168.1.254[22Donmap -sS 192.168.1.254[22D nmap -sS 192.168.1.254[22D[?1l>[?2004l
]2;sudo nmap -sS 192.168.1.254]1;nmapPassword:
Starting Nmap 7.70 ( https://nmap.org ) at 2018-06-29 00:33 CST
Nmap scan report for 192.168.1.254
Host is up (0.0091s latency).
Not shown: 998 closed ports
PORT    STATE SERVICE
23/tcp  open  telnet
111/tcp open  rpcbind
MAC Address: 00:15:E9:1F:0C:1C (D-Link)

Nmap done: 1 IP address (1 host up) scanned in 0.53 seconds
[1m[7m%[27m[1m[0m                                                                                                                                       ]2;laris@dhcp-10-19-196-89: ~/GitHub]1;~/GitHub[0m[27m[24m[J[01;32mâžœ  [36mGitHub[00m [K[?1h=[?2004heexit[?1l>[?2004l
]2;exit]1;exit
Script done on Fri Jun 29 00:33:07 2018
