<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FPGA_PRATICE\ch12_led_key\impl\gwsynthesis\key_led.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\FPGA_PRATICE\ch12_led_key\src\key_led.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug  5 13:59:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>150</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>208</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Clk</td>
<td>100.000(MHz)</td>
<td>198.314(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.957</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_19_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>5.020</td>
</tr>
<tr>
<td>2</td>
<td>5.036</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_18_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>4.941</td>
</tr>
<tr>
<td>3</td>
<td>5.067</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_12_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>4.860</td>
</tr>
<tr>
<td>4</td>
<td>5.148</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_15_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>4.833</td>
</tr>
<tr>
<td>5</td>
<td>5.229</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_16_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>4.751</td>
</tr>
<tr>
<td>6</td>
<td>5.346</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_17_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>4.634</td>
</tr>
<tr>
<td>7</td>
<td>5.576</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_10_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>4.385</td>
</tr>
<tr>
<td>8</td>
<td>5.576</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_11_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>4.385</td>
</tr>
<tr>
<td>9</td>
<td>5.641</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_9_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>4.320</td>
</tr>
<tr>
<td>10</td>
<td>5.741</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_13_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>4.184</td>
</tr>
<tr>
<td>11</td>
<td>5.870</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_6_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.066</td>
</tr>
<tr>
<td>12</td>
<td>5.908</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_14_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>4.019</td>
</tr>
<tr>
<td>13</td>
<td>5.916</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_full_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.020</td>
</tr>
<tr>
<td>14</td>
<td>5.958</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_7_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>3.969</td>
</tr>
<tr>
<td>15</td>
<td>5.978</td>
<td>key_filter1/cnt_0_s0/Q</td>
<td>key_filter1/cnt_8_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>3.984</td>
</tr>
<tr>
<td>16</td>
<td>6.062</td>
<td>key_filter0/cnt_8_s0/Q</td>
<td>key_filter0/cnt_14_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>3.849</td>
</tr>
<tr>
<td>17</td>
<td>6.188</td>
<td>key_filter0/cnt_8_s0/Q</td>
<td>key_filter0/cnt_13_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>3.724</td>
</tr>
<tr>
<td>18</td>
<td>6.188</td>
<td>key_filter0/cnt_8_s0/Q</td>
<td>key_filter0/cnt_15_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>3.724</td>
</tr>
<tr>
<td>19</td>
<td>6.197</td>
<td>key_filter0/cnt_8_s0/Q</td>
<td>key_filter0/cnt_16_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>3.714</td>
</tr>
<tr>
<td>20</td>
<td>6.328</td>
<td>key_filter0/key_flag_s5/Q</td>
<td>led_ctrl0/led_r_3_s1/CE</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>3.299</td>
</tr>
<tr>
<td>21</td>
<td>6.328</td>
<td>key_filter0/key_flag_s5/Q</td>
<td>led_ctrl0/led_r_0_s1/CE</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>3.299</td>
</tr>
<tr>
<td>22</td>
<td>6.328</td>
<td>key_filter0/key_flag_s5/Q</td>
<td>led_ctrl0/led_r_1_s1/CE</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>3.299</td>
</tr>
<tr>
<td>23</td>
<td>6.328</td>
<td>key_filter0/key_flag_s5/Q</td>
<td>led_ctrl0/led_r_2_s1/CE</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>3.299</td>
</tr>
<tr>
<td>24</td>
<td>6.512</td>
<td>key_filter1/key_in_sa_s0/Q</td>
<td>key_filter1/key_in_sb_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>3.388</td>
</tr>
<tr>
<td>25</td>
<td>6.727</td>
<td>key_filter0/key_state_s5/Q</td>
<td>led_ctrl0/led_r_3_s1/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>10.000</td>
<td>0.055</td>
<td>3.154</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>led_ctrl0/led_r_3_s1/Q</td>
<td>led_ctrl0/led_r_3_s1/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>key_filter1/key_state_s5/Q</td>
<td>key_filter1/key_state_s5/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>key_filter1/cnt_6_s0/Q</td>
<td>key_filter1/cnt_6_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>key_filter1/cnt_14_s0/Q</td>
<td>key_filter1/cnt_14_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>key_filter0/key_state_s5/Q</td>
<td>key_filter0/key_state_s5/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>key_filter0/cnt_0_s0/Q</td>
<td>key_filter0/cnt_0_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>led_ctrl0/led_r_0_s1/Q</td>
<td>led_ctrl0/led_r_0_s1/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>key_filter1/cnt_12_s0/Q</td>
<td>key_filter1/cnt_12_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>key_filter0/cnt_11_s0/Q</td>
<td>key_filter0/cnt_11_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.328</td>
<td>key_filter1/cnt_3_s0/Q</td>
<td>key_filter1/cnt_3_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>11</td>
<td>0.328</td>
<td>key_filter0/cnt_3_s0/Q</td>
<td>key_filter0/cnt_3_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>12</td>
<td>0.328</td>
<td>key_filter0/cnt_10_s0/Q</td>
<td>key_filter0/cnt_10_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>13</td>
<td>0.331</td>
<td>key_filter1/cnt_2_s0/Q</td>
<td>key_filter1/cnt_2_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>14</td>
<td>0.331</td>
<td>key_filter1/cnt_13_s0/Q</td>
<td>key_filter1/cnt_13_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>key_filter1/key_in_sb_s0/Q</td>
<td>key_filter1/key_tmpa_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.338</td>
<td>key_filter1/cnt_5_s0/Q</td>
<td>key_filter1/cnt_5_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>17</td>
<td>0.341</td>
<td>key_filter1/cnt_16_s0/Q</td>
<td>key_filter1/cnt_16_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>18</td>
<td>0.341</td>
<td>key_filter1/cnt_18_s0/Q</td>
<td>key_filter1/cnt_18_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>19</td>
<td>0.341</td>
<td>key_filter0/cnt_2_s0/Q</td>
<td>key_filter0/cnt_2_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>20</td>
<td>0.344</td>
<td>led_ctrl0/led_r_1_s1/Q</td>
<td>led_ctrl0/led_r_1_s1/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>21</td>
<td>0.344</td>
<td>led_ctrl0/led_r_1_s1/Q</td>
<td>led_ctrl0/led_r_2_s1/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>22</td>
<td>0.344</td>
<td>key_filter1/cnt_10_s0/Q</td>
<td>key_filter1/cnt_10_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>23</td>
<td>0.344</td>
<td>key_filter1/cnt_10_s0/Q</td>
<td>key_filter1/cnt_11_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>24</td>
<td>0.347</td>
<td>key_filter1/state.DOWN_s0/Q</td>
<td>key_filter1/state.DOWN_s0/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
<tr>
<td>25</td>
<td>0.347</td>
<td>key_filter0/state.IDEL_s0/Q</td>
<td>key_filter0/state.FILTER0_s1/D</td>
<td>Clk:[R]</td>
<td>Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.484</td>
<td>3.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/state.DOWN_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.484</td>
<td>3.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.484</td>
<td>3.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.484</td>
<td>3.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.485</td>
<td>3.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/en_cnt_s2</td>
</tr>
<tr>
<td>6</td>
<td>3.485</td>
<td>3.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/key_flag_s5</td>
</tr>
<tr>
<td>7</td>
<td>3.485</td>
<td>3.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.485</td>
<td>3.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.486</td>
<td>3.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.489</td>
<td>3.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Clk</td>
<td>key_filter0/cnt_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>7.173</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][B]</td>
<td>key_filter1/n92_s1/I0</td>
</tr>
<tr>
<td>7.634</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][B]</td>
<td style=" background: #97FFFF;">key_filter1/n92_s1/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][B]</td>
<td>key_filter1/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>12.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[2][B]</td>
<td>key_filter1/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 29.382%; route: 3.162, 62.998%; tC2Q: 0.382, 7.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/n93_s1/I0</td>
</tr>
<tr>
<td>7.555</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n93_s1/F</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>12.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 30.964%; route: 3.029, 61.295%; tC2Q: 0.382, 7.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>6.136</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][B]</td>
<td>key_filter1/n103_s2/I0</td>
</tr>
<tr>
<td>6.401</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n103_s2/F</td>
</tr>
<tr>
<td>6.947</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/n99_s1/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">key_filter1/n99_s1/F</td>
</tr>
<tr>
<td>7.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.289, 26.517%; route: 3.189, 65.612%; tC2Q: 0.382, 7.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>6.985</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>key_filter1/n96_s1/I0</td>
</tr>
<tr>
<td>7.446</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">key_filter1/n96_s1/F</td>
</tr>
<tr>
<td>7.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>key_filter1/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>12.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>key_filter1/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 30.523%; route: 2.975, 61.562%; tC2Q: 0.382, 7.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/n95_s1/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td style=" background: #97FFFF;">key_filter1/n95_s1/F</td>
</tr>
<tr>
<td>7.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>12.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 32.202%; route: 2.839, 59.747%; tC2Q: 0.382, 8.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>6.985</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>key_filter1/n94_s1/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n94_s1/F</td>
</tr>
<tr>
<td>7.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>key_filter1/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>12.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>key_filter1/cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.276, 27.542%; route: 2.975, 64.203%; tC2Q: 0.382, 8.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>1.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>key_filter1/n101_s2/I2</td>
</tr>
<tr>
<td>6.467</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">key_filter1/n101_s2/F</td>
</tr>
<tr>
<td>6.472</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/n101_s1/I1</td>
</tr>
<tr>
<td>6.999</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n101_s1/F</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.550, 35.348%; route: 2.453, 55.929%; tC2Q: 0.382, 8.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>1.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>key_filter1/n101_s2/I2</td>
</tr>
<tr>
<td>6.467</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">key_filter1/n101_s2/F</td>
</tr>
<tr>
<td>6.472</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>key_filter1/n100_s1/I1</td>
</tr>
<tr>
<td>6.999</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n100_s1/F</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>key_filter1/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>key_filter1/cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.550, 35.348%; route: 2.453, 55.929%; tC2Q: 0.382, 8.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>6.136</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][B]</td>
<td>key_filter1/n103_s2/I0</td>
</tr>
<tr>
<td>6.426</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C47[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n103_s2/F</td>
</tr>
<tr>
<td>6.436</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>key_filter1/n102_s1/I1</td>
</tr>
<tr>
<td>6.934</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">key_filter1/n102_s1/F</td>
</tr>
<tr>
<td>6.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>key_filter1/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>key_filter1/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.285, 29.745%; route: 2.652, 61.400%; tC2Q: 0.382, 8.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>6.271</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/n98_s1/I1</td>
</tr>
<tr>
<td>6.798</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s1/F</td>
</tr>
<tr>
<td>6.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>12.539</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 36.809%; route: 2.261, 54.048%; tC2Q: 0.382, 9.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.595</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>key_filter1/n148_s3/I2</td>
</tr>
<tr>
<td>6.056</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C47[0][B]</td>
<td style=" background: #97FFFF;">key_filter1/n148_s3/F</td>
</tr>
<tr>
<td>6.219</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/n105_s1/I1</td>
</tr>
<tr>
<td>6.680</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n105_s1/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.420, 34.922%; route: 2.264, 55.672%; tC2Q: 0.382, 9.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.590</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>key_filter1/n98_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/n97_s1/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n97_s1/F</td>
</tr>
<tr>
<td>6.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 38.072%; route: 2.106, 52.411%; tC2Q: 0.382, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.595</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>key_filter1/n148_s3/I2</td>
</tr>
<tr>
<td>6.056</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C47[0][B]</td>
<td style=" background: #97FFFF;">key_filter1/n148_s3/F</td>
</tr>
<tr>
<td>6.219</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][B]</td>
<td>key_filter1/n148_s1/I2</td>
</tr>
<tr>
<td>6.634</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n148_s1/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][B]</td>
<td>key_filter1/cnt_full_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[3][B]</td>
<td>key_filter1/cnt_full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.374, 34.173%; route: 2.264, 56.312%; tC2Q: 0.382, 9.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>5.595</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>key_filter1/n148_s3/I2</td>
</tr>
<tr>
<td>6.056</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C47[0][B]</td>
<td style=" background: #97FFFF;">key_filter1/n148_s3/F</td>
</tr>
<tr>
<td>6.061</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>key_filter1/n104_s1/I1</td>
</tr>
<tr>
<td>6.582</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">key_filter1/n104_s1/F</td>
</tr>
<tr>
<td>6.582</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>key_filter1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>key_filter1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.480, 37.291%; route: 2.106, 53.071%; tC2Q: 0.382, 9.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>key_filter1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[3][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.924</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][B]</td>
<td>key_filter1/n107_s2/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C49[3][B]</td>
<td style=" background: #97FFFF;">key_filter1/n107_s2/F</td>
</tr>
<tr>
<td>6.136</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>key_filter1/n103_s4/I1</td>
</tr>
<tr>
<td>6.597</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">key_filter1/n103_s4/F</td>
</tr>
<tr>
<td>6.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>key_filter1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>key_filter1/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 24.067%; route: 2.642, 66.332%; tC2Q: 0.382, 9.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>key_filter0/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.716</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>key_filter0/n100_s2/I0</td>
</tr>
<tr>
<td>4.131</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">key_filter0/n100_s2/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>key_filter0/n92_s2/I3</td>
</tr>
<tr>
<td>5.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">key_filter0/n92_s2/F</td>
</tr>
<tr>
<td>5.981</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>key_filter0/n97_s1/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">key_filter0/n97_s1/F</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>key_filter0/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>key_filter0/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.392, 36.181%; route: 2.074, 53.881%; tC2Q: 0.382, 9.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>key_filter0/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.716</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>key_filter0/n100_s2/I0</td>
</tr>
<tr>
<td>4.131</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">key_filter0/n100_s2/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>key_filter0/n92_s2/I3</td>
</tr>
<tr>
<td>5.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">key_filter0/n92_s2/F</td>
</tr>
<tr>
<td>5.846</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>key_filter0/n98_s1/I1</td>
</tr>
<tr>
<td>6.372</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">key_filter0/n98_s1/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>key_filter0/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>key_filter0/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.402, 37.664%; route: 1.939, 52.064%; tC2Q: 0.382, 10.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>key_filter0/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.716</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>key_filter0/n100_s2/I0</td>
</tr>
<tr>
<td>4.131</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">key_filter0/n100_s2/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>key_filter0/n92_s2/I3</td>
</tr>
<tr>
<td>5.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">key_filter0/n92_s2/F</td>
</tr>
<tr>
<td>5.846</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>key_filter0/n96_s1/I0</td>
</tr>
<tr>
<td>6.372</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">key_filter0/n96_s1/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>key_filter0/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>key_filter0/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.402, 37.664%; route: 1.939, 52.064%; tC2Q: 0.382, 10.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>key_filter0/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.716</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>key_filter0/n100_s2/I0</td>
</tr>
<tr>
<td>4.131</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">key_filter0/n100_s2/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>key_filter0/n92_s2/I3</td>
</tr>
<tr>
<td>5.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">key_filter0/n92_s2/F</td>
</tr>
<tr>
<td>5.846</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>key_filter0/n95_s1/I0</td>
</tr>
<tr>
<td>6.362</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">key_filter0/n95_s1/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>key_filter0/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>key_filter0/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.392, 37.496%; route: 1.939, 52.205%; tC2Q: 0.382, 10.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/key_flag_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>key_filter0/key_flag_s5/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">key_filter0/key_flag_s5/Q</td>
</tr>
<tr>
<td>4.686</td>
<td>1.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][B]</td>
<td>led_ctrl0/led_r_2_s5/I3</td>
</tr>
<tr>
<td>4.951</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C48[3][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/led_r_2_s5/F</td>
</tr>
<tr>
<td>5.963</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 8.033%; route: 2.651, 80.371%; tC2Q: 0.382, 11.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/key_flag_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>key_filter0/key_flag_s5/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">key_filter0/key_flag_s5/Q</td>
</tr>
<tr>
<td>4.686</td>
<td>1.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][B]</td>
<td>led_ctrl0/led_r_2_s5/I3</td>
</tr>
<tr>
<td>4.951</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C48[3][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/led_r_2_s5/F</td>
</tr>
<tr>
<td>5.963</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>led_ctrl0/led_r_0_s1/CLK</td>
</tr>
<tr>
<td>12.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>led_ctrl0/led_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 8.033%; route: 2.651, 80.371%; tC2Q: 0.382, 11.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/key_flag_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>key_filter0/key_flag_s5/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">key_filter0/key_flag_s5/Q</td>
</tr>
<tr>
<td>4.686</td>
<td>1.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][B]</td>
<td>led_ctrl0/led_r_2_s5/I3</td>
</tr>
<tr>
<td>4.951</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C48[3][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/led_r_2_s5/F</td>
</tr>
<tr>
<td>5.963</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/led_r_1_s1/CLK</td>
</tr>
<tr>
<td>12.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/led_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 8.033%; route: 2.651, 80.371%; tC2Q: 0.382, 11.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/key_flag_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>key_filter0/key_flag_s5/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">key_filter0/key_flag_s5/Q</td>
</tr>
<tr>
<td>4.686</td>
<td>1.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][B]</td>
<td>led_ctrl0/led_r_2_s5/I3</td>
</tr>
<tr>
<td>4.951</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C48[3][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/led_r_2_s5/F</td>
</tr>
<tr>
<td>5.963</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>led_ctrl0/led_r_2_s1/CLK</td>
</tr>
<tr>
<td>12.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>led_ctrl0/led_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 8.033%; route: 2.651, 80.371%; tC2Q: 0.382, 11.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/key_in_sa_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/key_in_sb_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.651</td>
<td>1.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT87[B]</td>
<td>key_filter1/key_in_sa_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT87[B]</td>
<td style=" font-weight:bold;">key_filter1/key_in_sa_s0/Q</td>
</tr>
<tr>
<td>6.038</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td style=" font-weight:bold;">key_filter1/key_in_sb_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>key_filter1/key_in_sb_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>key_filter1/key_in_sb_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.749%; route: 1.968, 74.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 88.708%; tC2Q: 0.382, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/key_state_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>key_filter0/key_state_s5/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">key_filter0/key_state_s5/Q</td>
</tr>
<tr>
<td>4.331</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>led_ctrl0/led_r_2_s4/I0</td>
</tr>
<tr>
<td>4.793</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/led_r_2_s4/F</td>
</tr>
<tr>
<td>4.932</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][A]</td>
<td>led_ctrl0/n21_s1/I3</td>
</tr>
<tr>
<td>5.347</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][A]</td>
<td style=" background: #97FFFF;">led_ctrl0/n21_s1/F</td>
</tr>
<tr>
<td>5.350</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/n21_s0/I0</td>
</tr>
<tr>
<td>5.811</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">led_ctrl0/n21_s0/F</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.539</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.337, 42.410%; route: 1.434, 45.462%; tC2Q: 0.382, 12.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_3_s1/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/n21_s0/I1</td>
</tr>
<tr>
<td>1.671</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">led_ctrl0/n21_s0/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>led_ctrl0/led_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/key_state_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/key_state_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>key_filter1/key_state_s5/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">key_filter1/key_state_s5/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>key_filter1/n52_s9/I1</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n52_s9/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">key_filter1/key_state_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>key_filter1/key_state_s5/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>key_filter1/key_state_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/n105_s1/I0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n105_s1/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>key_filter1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/n97_s1/I2</td>
</tr>
<tr>
<td>1.672</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n97_s1/F</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>key_filter1/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/key_state_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/key_state_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>key_filter0/key_state_s5/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">key_filter0/key_state_s5/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>key_filter0/n52_s9/I1</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">key_filter0/n52_s9/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">key_filter0/key_state_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>key_filter0/key_state_s5/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>key_filter0/key_state_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>key_filter0/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>key_filter0/n111_s2/I0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">key_filter0/n111_s2/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>key_filter0/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>key_filter0/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_ctrl0/led_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>led_ctrl0/led_r_0_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_0_s1/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>led_ctrl0/n24_s1/I0</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" background: #97FFFF;">led_ctrl0/n24_s1/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>led_ctrl0/led_r_0_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>led_ctrl0/led_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/n99_s1/I2</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">key_filter1/n99_s1/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>key_filter1/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>key_filter0/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>key_filter0/n100_s1/I2</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">key_filter0/n100_s1/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>key_filter0/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>key_filter0/cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>key_filter1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C49[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>key_filter1/n108_s1/I1</td>
</tr>
<tr>
<td>1.754</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">key_filter1/n108_s1/F</td>
</tr>
<tr>
<td>1.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>key_filter1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>key_filter1/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>key_filter0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.547</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C46[2][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>key_filter0/n108_s1/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td style=" background: #97FFFF;">key_filter0/n108_s1/F</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>key_filter0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.431</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>key_filter0/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.053%; route: 0.730, 51.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.053%; route: 0.730, 51.947%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>key_filter0/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>key_filter0/n101_s1/I2</td>
</tr>
<tr>
<td>1.729</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">key_filter0/n101_s1/F</td>
</tr>
<tr>
<td>1.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">key_filter0/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>key_filter0/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>key_filter0/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>key_filter1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>key_filter1/n109_s1/I2</td>
</tr>
<tr>
<td>1.732</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" background: #97FFFF;">key_filter1/n109_s1/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>key_filter1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>key_filter1/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R17C47[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/n98_s1/I0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td style=" background: #97FFFF;">key_filter1/n98_s1/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[2][A]</td>
<td>key_filter1/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/key_in_sb_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/key_tmpa_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>key_filter1/key_in_sb_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td style=" font-weight:bold;">key_filter1/key_in_sb_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td style=" font-weight:bold;">key_filter1/key_tmpa_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>key_filter1/key_tmpa_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>key_filter1/key_tmpa_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>key_filter1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>key_filter1/n106_s1/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" background: #97FFFF;">key_filter1/n106_s1/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>key_filter1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>key_filter1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_16_s0/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/n95_s1/I2</td>
</tr>
<tr>
<td>1.768</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td style=" background: #97FFFF;">key_filter1/n95_s1/F</td>
</tr>
<tr>
<td>1.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>key_filter1/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C49[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.614</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/n93_s1/I2</td>
</tr>
<tr>
<td>1.767</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n93_s1/F</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>key_filter1/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>key_filter0/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.547</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C46[1][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.619</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>key_filter0/n109_s1/I2</td>
</tr>
<tr>
<td>1.772</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">key_filter0/n109_s1/F</td>
</tr>
<tr>
<td>1.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" font-weight:bold;">key_filter0/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>key_filter0/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.431</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>key_filter0/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.053%; route: 0.730, 51.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.053%; route: 0.730, 51.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_ctrl0/led_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/led_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C47[0][B]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_1_s1/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/n23_s1/I1</td>
</tr>
<tr>
<td>1.740</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/n23_s1/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/led_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/led_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_ctrl0/led_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_ctrl0/led_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>led_ctrl0/led_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C47[0][B]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_1_s1/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>led_ctrl0/n22_s0/I1</td>
</tr>
<tr>
<td>1.740</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">led_ctrl0/n22_s0/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" font-weight:bold;">led_ctrl0/led_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>led_ctrl0/led_r_2_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>led_ctrl0/led_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/n101_s1/I0</td>
</tr>
<tr>
<td>1.763</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">key_filter1/n101_s1/F</td>
</tr>
<tr>
<td>1.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>key_filter1/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">key_filter1/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>key_filter1/n100_s1/I0</td>
</tr>
<tr>
<td>1.763</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" background: #97FFFF;">key_filter1/n100_s1/F</td>
</tr>
<tr>
<td>1.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">key_filter1/cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>key_filter1/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>key_filter1/cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter1/state.DOWN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter1/state.DOWN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td>key_filter1/state.DOWN_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C49[0][B]</td>
<td style=" font-weight:bold;">key_filter1/state.DOWN_s0/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td>key_filter1/n55_s5/I1</td>
</tr>
<tr>
<td>1.771</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td style=" background: #97FFFF;">key_filter1/n55_s5/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td style=" font-weight:bold;">key_filter1/state.DOWN_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td>key_filter1/state.DOWN_s0/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C49[0][B]</td>
<td>key_filter1/state.DOWN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_filter0/state.IDEL_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_filter0/state.FILTER0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>key_filter0/state.IDEL_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">key_filter0/state.IDEL_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>key_filter0/n54_s9/I2</td>
</tr>
<tr>
<td>1.756</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">key_filter0/n54_s9/F</td>
</tr>
<tr>
<td>1.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">key_filter0/state.FILTER0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB29[A]</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>key_filter0/state.FILTER0_s1/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>key_filter0/state.FILTER0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/state.DOWN_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/state.DOWN_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/state.DOWN_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/en_cnt_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/en_cnt_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/en_cnt_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/key_flag_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/key_flag_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/key_flag_s5/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.667</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_filter0/cnt_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>7.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>key_filter0/cnt_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>key_filter0/cnt_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>68</td>
<td>Clk_d</td>
<td>4.957</td>
<td>1.985</td>
</tr>
<tr>
<td>20</td>
<td>en_cnt</td>
<td>7.743</td>
<td>1.244</td>
</tr>
<tr>
<td>20</td>
<td>en_cnt</td>
<td>7.329</td>
<td>1.825</td>
</tr>
<tr>
<td>9</td>
<td>key_tmpa</td>
<td>7.337</td>
<td>1.066</td>
</tr>
<tr>
<td>9</td>
<td>key_tmpa</td>
<td>7.113</td>
<td>1.553</td>
</tr>
<tr>
<td>8</td>
<td>key_tmpb</td>
<td>7.648</td>
<td>1.038</td>
</tr>
<tr>
<td>8</td>
<td>key_tmpb</td>
<td>7.744</td>
<td>0.844</td>
</tr>
<tr>
<td>8</td>
<td>cnt_full</td>
<td>6.814</td>
<td>0.935</td>
</tr>
<tr>
<td>8</td>
<td>cnt_full</td>
<td>6.942</td>
<td>1.212</td>
</tr>
<tr>
<td>7</td>
<td>n92_6</td>
<td>6.062</td>
<td>0.842</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C47</td>
<td>33.33%</td>
</tr>
<tr>
<td>R20C49</td>
<td>31.94%</td>
</tr>
<tr>
<td>R18C48</td>
<td>26.39%</td>
</tr>
<tr>
<td>R20C47</td>
<td>25.00%</td>
</tr>
<tr>
<td>R18C45</td>
<td>20.83%</td>
</tr>
<tr>
<td>R18C49</td>
<td>20.83%</td>
</tr>
<tr>
<td>R20C44</td>
<td>20.83%</td>
</tr>
<tr>
<td>R20C48</td>
<td>20.83%</td>
</tr>
<tr>
<td>R20C45</td>
<td>20.83%</td>
</tr>
<tr>
<td>R20C46</td>
<td>20.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
