/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Oct 20 06:10:32 2016
 *                 Full Compile MD5 Checksum  a4cf01343914cbe977ff5dbbfecedfc2
 *                     (minus title and desc)
 *                 MD5 Checksum               79b3267dbc97ab78b1475c8950650765
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SHIMPHY_ADDR_CNTL_0_H__
#define BCHP_SHIMPHY_ADDR_CNTL_0_H__

/***************************************************************************
 *SHIMPHY_ADDR_CNTL_0 - DDR SHIMPHY   Control Registers
 ***************************************************************************/
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG          0x21108000 /* [CFG][32] SHIMPHY Config register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID  0x21108004 /* [RO][32] SHIMPHY Revision ID Register. */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET           0x21108008 /* [RW][32] DDR soft reset register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO   0x21108028 /* [RO][32] Command and Data FIFO Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH     0x2110802c /* [RO][32] Read Datapath Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_FLAG_BUS        0x21108030 /* [RO][32] TP_OUT bus value Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC            0x21108034 /* [CFG][32] Miscellaneous Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL     0x21108038 /* [CFG][32] DFI Interface Control Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS      0x2110803c /* [RO][32] DFI Interface Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT    0x21108040 /* [RO][32] PHY Power Control Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS    0x21108044 /* [RW][32] DDR4 Alert Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING 0x21108048 /* [CFG][32] DDR PHY Idle power saving Control register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL   0x2110808c /* [CFG][32] DDR Pad control register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS  0x2110809c /* [RO][32] SHIMPHY Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RW       0x211080a4 /* [CFG][32] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RW       0x211080a8 /* [CFG][32] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RO       0x211080ac /* [RO][32] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RO       0x211080b0 /* [RO][32] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL 0x211080b4 /* [CFG][32] FORCE_DDR3_RESET Deassert  Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR 0x211080b8 /* [RW][32] Shimphy FIFO Error Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO 0x211080bc /* [RW][32] PHY GPIO Control and Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1 0x211080c0 /* [CFG][32] Post PHY pin Sequence Delay Register 1 */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2 0x211080c4 /* [CFG][32] Post PHY pin Sequence Delay Register 2 */

/***************************************************************************
 *CONFIG - SHIMPHY Config register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: CONFIG :: DFI_CLK_DISABLE [31:31] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_DFI_CLK_DISABLE_MASK       0x80000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_DFI_CLK_DISABLE_SHIFT      31
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_DFI_CLK_DISABLE_DEFAULT    0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: CONFIG :: DRAM_NOP_OR_DSEL_CMD [30:30] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_DRAM_NOP_OR_DSEL_CMD_MASK  0x40000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_DRAM_NOP_OR_DSEL_CMD_SHIFT 30
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_DRAM_NOP_OR_DSEL_CMD_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: CONFIG :: reserved0 [29:24] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_reserved0_MASK             0x3f000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_reserved0_SHIFT            24

/* SHIMPHY_ADDR_CNTL_0 :: CONFIG :: LAST_READ_LATENCY [23:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_LAST_READ_LATENCY_MASK     0x00ff0000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_LAST_READ_LATENCY_SHIFT    16
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_LAST_READ_LATENCY_DEFAULT  0x0000000b

/* SHIMPHY_ADDR_CNTL_0 :: CONFIG :: READ_LATENCY [15:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_READ_LATENCY_MASK          0x0000ff00
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_READ_LATENCY_SHIFT         8
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_READ_LATENCY_DEFAULT       0x00000007

/* SHIMPHY_ADDR_CNTL_0 :: CONFIG :: WRITE_LATENCY [07:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_WRITE_LATENCY_MASK         0x000000ff
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_WRITE_LATENCY_SHIFT        0
#define BCHP_SHIMPHY_ADDR_CNTL_0_CONFIG_WRITE_LATENCY_DEFAULT      0x0000000e

/***************************************************************************
 *SHIMPHY_REV_ID - SHIMPHY Revision ID Register.
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_REV_ID :: reserved0 [31:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_reserved0_MASK     0xffff0000
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_reserved0_SHIFT    16

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_REV_ID :: MAJOR_ID [15:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_MAJOR_ID_MASK      0x0000ff00
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_MAJOR_ID_SHIFT     8
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_MAJOR_ID_DEFAULT   0x00000001

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_REV_ID :: MINOR_ID [07:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_MINOR_ID_MASK      0x000000ff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_MINOR_ID_SHIFT     0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID_MINOR_ID_DEFAULT   0x00000000

/***************************************************************************
 *RESET - DDR soft reset register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: RESET :: reserved0 [31:03] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_reserved0_MASK              0xfffffff8
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_reserved0_SHIFT             3

/* SHIMPHY_ADDR_CNTL_0 :: RESET :: DATAPATH_216_RESET [02:02] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_DATAPATH_216_RESET_MASK     0x00000004
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_DATAPATH_216_RESET_SHIFT    2
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_DATAPATH_216_RESET_DEFAULT  0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: RESET :: DATAPATH_DDR_RESET [01:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_DATAPATH_DDR_RESET_MASK     0x00000002
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_DATAPATH_DDR_RESET_SHIFT    1
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_DATAPATH_DDR_RESET_DEFAULT  0x00000001

/* SHIMPHY_ADDR_CNTL_0 :: RESET :: PHY_PWRUP_RSB [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_PHY_PWRUP_RSB_MASK          0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_PHY_PWRUP_RSB_SHIFT         0
#define BCHP_SHIMPHY_ADDR_CNTL_0_RESET_PHY_PWRUP_RSB_DEFAULT       0x00000000

/***************************************************************************
 *CMD_DATA_FIFO - Command and Data FIFO Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: CMD_DATA_FIFO :: reserved0 [31:26] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_reserved0_MASK      0xfc000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_reserved0_SHIFT     26

/* SHIMPHY_ADDR_CNTL_0 :: CMD_DATA_FIFO :: FIFO_FULL [25:25] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_FIFO_FULL_MASK      0x02000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_FIFO_FULL_SHIFT     25

/* SHIMPHY_ADDR_CNTL_0 :: CMD_DATA_FIFO :: FIFO_EMPTY [24:24] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_FIFO_EMPTY_MASK     0x01000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_FIFO_EMPTY_SHIFT    24

/* SHIMPHY_ADDR_CNTL_0 :: CMD_DATA_FIFO :: reserved1 [23:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_reserved1_MASK      0x00fffc00
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_reserved1_SHIFT     10

/* SHIMPHY_ADDR_CNTL_0 :: CMD_DATA_FIFO :: WR_PNTR [09:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_WR_PNTR_MASK        0x000003e0
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_WR_PNTR_SHIFT       5

/* SHIMPHY_ADDR_CNTL_0 :: CMD_DATA_FIFO :: RD_PNTR [04:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_RD_PNTR_MASK        0x0000001f
#define BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO_RD_PNTR_SHIFT       0

/***************************************************************************
 *RD_DATAPATH - Read Datapath Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: RD_DATAPATH :: reserved0 [31:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH_reserved0_MASK        0xfffffc00
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH_reserved0_SHIFT       10

/* SHIMPHY_ADDR_CNTL_0 :: RD_DATAPATH :: WR_PNTR [09:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH_WR_PNTR_MASK          0x000003e0
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH_WR_PNTR_SHIFT         5

/* SHIMPHY_ADDR_CNTL_0 :: RD_DATAPATH :: RD_PNTR [04:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH_RD_PNTR_MASK          0x0000001f
#define BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH_RD_PNTR_SHIFT         0

/***************************************************************************
 *FLAG_BUS - TP_OUT bus value Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: FLAG_BUS :: FLAG_BUS [31:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_FLAG_BUS_FLAG_BUS_MASK            0xffffffff
#define BCHP_SHIMPHY_ADDR_CNTL_0_FLAG_BUS_FLAG_BUS_SHIFT           0

/***************************************************************************
 *MISC - Miscellaneous Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: MISC :: reserved0 [31:20] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved0_MASK               0xfff00000
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved0_SHIFT              20

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: ASYNC_FIFO_AF_THRESHOLD [19:15] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_ASYNC_FIFO_AF_THRESHOLD_MASK 0x000f8000
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_ASYNC_FIFO_AF_THRESHOLD_SHIFT 15
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_ASYNC_FIFO_AF_THRESHOLD_DEFAULT 0x0000000a

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: reserved_for_eco1 [14:12] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved_for_eco1_MASK       0x00007000
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved_for_eco1_SHIFT      12
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved_for_eco1_DEFAULT    0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: DFI_ERROR_STATUS_CLR [11:11] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_DFI_ERROR_STATUS_CLR_MASK    0x00000800
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_DFI_ERROR_STATUS_CLR_SHIFT   11
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_DFI_ERROR_STATUS_CLR_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: reserved2 [10:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved2_MASK               0x00000400
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved2_SHIFT              10

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: VDL_MONITOR_STATUS_CLR [09:09] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_VDL_MONITOR_STATUS_CLR_MASK  0x00000200
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_VDL_MONITOR_STATUS_CLR_SHIFT 9
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_VDL_MONITOR_STATUS_CLR_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: reserved3 [08:07] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved3_MASK               0x00000180
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved3_SHIFT              7

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: C2IO_INIT_RDY_OVR [06:06] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_C2IO_INIT_RDY_OVR_MASK       0x00000040
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_C2IO_INIT_RDY_OVR_SHIFT      6
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_C2IO_INIT_RDY_OVR_DEFAULT    0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: RD_FIFO_HOLD_CLR [05:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_RD_FIFO_HOLD_CLR_MASK        0x00000020
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_RD_FIFO_HOLD_CLR_SHIFT       5
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_RD_FIFO_HOLD_CLR_DEFAULT     0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: CMD_FIFO_HOLD_CLR [04:04] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_CMD_FIFO_HOLD_CLR_MASK       0x00000010
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_CMD_FIFO_HOLD_CLR_SHIFT      4
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_CMD_FIFO_HOLD_CLR_DEFAULT    0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: reserved4 [03:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved4_MASK               0x0000000e
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_reserved4_SHIFT              1

/* SHIMPHY_ADDR_CNTL_0 :: MISC :: DATA_OVERRUN_CLR [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_DATA_OVERRUN_CLR_MASK        0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_DATA_OVERRUN_CLR_SHIFT       0
#define BCHP_SHIMPHY_ADDR_CNTL_0_MISC_DATA_OVERRUN_CLR_DEFAULT     0x00000000

/***************************************************************************
 *DFI_CONTROL - DFI Interface Control Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: DFI_ERROR_STATUS_INTR_ENA [31:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_DFI_ERROR_STATUS_INTR_ENA_MASK 0xffff0000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_DFI_ERROR_STATUS_INTR_ENA_SHIFT 16
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_DFI_ERROR_STATUS_INTR_ENA_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_PLL_RESETB [15:15] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_RESETB_MASK   0x00008000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_RESETB_SHIFT  15
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_RESETB_DEFAULT 0x00000001

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_ODT [14:14] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_ODT_MASK          0x00004000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_ODT_SHIFT         14
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_ODT_DEFAULT       0x00000001

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_ISO_PHY_PLL [13:13] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_ISO_PHY_PLL_MASK  0x00002000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_ISO_PHY_PLL_SHIFT 13
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_ISO_PHY_PLL_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_PLL_PWRDWN [12:12] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_PWRDWN_MASK   0x00001000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_PWRDWN_SHIFT  12
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_PWRDWN_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_PLL_CTRL_RDB_OVERRIDE [11:11] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_CTRL_RDB_OVERRIDE_MASK 0x00000800
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_CTRL_RDB_OVERRIDE_SHIFT 11
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_CTRL_RDB_OVERRIDE_DEFAULT 0x00000001

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_FORCE_CKE_RSTB [10:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_FORCE_CKE_RSTB_MASK 0x00000400
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_FORCE_CKE_RSTB_SHIFT 10
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_FORCE_CKE_RSTB_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: reserved0 [09:09] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_reserved0_MASK        0x00000200
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_reserved0_SHIFT       9

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: PHY_PLL_HOLD_CH [08:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_HOLD_CH_MASK  0x00000100
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_HOLD_CH_SHIFT 8
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_PHY_PLL_HOLD_CH_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: CS1_OVERRIDE_VALUE [07:07] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS1_OVERRIDE_VALUE_MASK 0x00000080
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS1_OVERRIDE_VALUE_SHIFT 7
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS1_OVERRIDE_VALUE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: CS1_OVERRIDE [06:06] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS1_OVERRIDE_MASK     0x00000040
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS1_OVERRIDE_SHIFT    6
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS1_OVERRIDE_DEFAULT  0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: CS0_OVERRIDE_VALUE [05:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS0_OVERRIDE_VALUE_MASK 0x00000020
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS0_OVERRIDE_VALUE_SHIFT 5
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS0_OVERRIDE_VALUE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: CS0_OVERRIDE [04:04] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS0_OVERRIDE_MASK     0x00000010
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS0_OVERRIDE_SHIFT    4
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_CS0_OVERRIDE_DEFAULT  0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: reserved1 [03:02] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_reserved1_MASK        0x0000000c
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_reserved1_SHIFT       2

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: DFI_IDLE_DRIVE_VALUE [01:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_DFI_IDLE_DRIVE_VALUE_MASK 0x00000002
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_DFI_IDLE_DRIVE_VALUE_SHIFT 1
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_DFI_IDLE_DRIVE_VALUE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_CONTROL :: LATCH_FIRST_ERROR [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_LATCH_FIRST_ERROR_MASK 0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_LATCH_FIRST_ERROR_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_CONTROL_LATCH_FIRST_ERROR_DEFAULT 0x00000001

/***************************************************************************
 *DFI_STATUS - DFI Interface Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: reserved0 [31:26] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_reserved0_MASK         0xfc000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_reserved0_SHIFT        26

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: DFI_CKTAP_SEL [25:20] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_DFI_CKTAP_SEL_MASK     0x03f00000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_DFI_CKTAP_SEL_SHIFT    20
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_DFI_CKTAP_SEL_DEFAULT  0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: reserved1 [19:19] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_reserved1_MASK         0x00080000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_reserved1_SHIFT        19

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: PHY_PLL_LOCK [18:18] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_PLL_LOCK_MASK      0x00040000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_PLL_LOCK_SHIFT     18
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_PLL_LOCK_DEFAULT   0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: PHY_DPFE_OWNS_DFI [17:17] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_DPFE_OWNS_DFI_MASK 0x00020000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_DPFE_OWNS_DFI_SHIFT 17
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_DPFE_OWNS_DFI_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: PHY_VDL_MONITOR_STATUS [16:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_VDL_MONITOR_STATUS_MASK 0x00010000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_VDL_MONITOR_STATUS_SHIFT 16
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_PHY_VDL_MONITOR_STATUS_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: reserved2 [15:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_reserved2_MASK         0x0000fc00
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_reserved2_SHIFT        10

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: ERROR_VALID_B [09:09] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_VALID_B_MASK     0x00000200
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_VALID_B_SHIFT    9
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_VALID_B_DEFAULT  0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: ERROR_VALID [08:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_VALID_MASK       0x00000100
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_VALID_SHIFT      8
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_VALID_DEFAULT    0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: ERROR_INFO_B [07:04] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_INFO_B_MASK      0x000000f0
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_INFO_B_SHIFT     4
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_INFO_B_DEFAULT   0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DFI_STATUS :: ERROR_INFO [03:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_INFO_MASK        0x0000000f
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_INFO_SHIFT       0
#define BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS_ERROR_INFO_DEFAULT     0x00000000

/***************************************************************************
 *PHY_LPM_STAT - PHY Power Control Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: PHY_LPM_STAT :: reserved0 [31:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_reserved0_MASK       0xfffffc00
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_reserved0_SHIFT      10

/* SHIMPHY_ADDR_CNTL_0 :: PHY_LPM_STAT :: PHY_RBUS_IS_IDLE [09:09] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_PHY_RBUS_IS_IDLE_MASK 0x00000200
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_PHY_RBUS_IS_IDLE_SHIFT 9
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_PHY_RBUS_IS_IDLE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: PHY_LPM_STAT :: PHY_IS_IDLE [08:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_PHY_IS_IDLE_MASK     0x00000100
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_PHY_IS_IDLE_SHIFT    8
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_PHY_IS_IDLE_DEFAULT  0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: PHY_LPM_STAT :: reserved1 [07:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_reserved1_MASK       0x000000ff
#define BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT_reserved1_SHIFT      0

/***************************************************************************
 *ALERT_STATUS - DDR4 Alert Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: ALERT_STATUS :: reserved0 [31:02] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_reserved0_SHIFT      2

/* SHIMPHY_ADDR_CNTL_0 :: ALERT_STATUS :: ERROR_CRC_WRITE [01:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_ERROR_CRC_WRITE_MASK 0x00000002
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_ERROR_CRC_WRITE_SHIFT 1
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_ERROR_CRC_WRITE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: ALERT_STATUS :: ERROR_CMD_PARITY [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_ERROR_CMD_PARITY_MASK 0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_ERROR_CMD_PARITY_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_ALERT_STATUS_ERROR_CMD_PARITY_DEFAULT 0x00000000

/***************************************************************************
 *IDLE_POWER_SAVING - DDR PHY Idle power saving Control register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: IDLE_POWER_SAVING :: reserved0 [31:10] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_reserved0_MASK  0xfffffc00
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_reserved0_SHIFT 10

/* SHIMPHY_ADDR_CNTL_0 :: IDLE_POWER_SAVING :: SHIMPHY_CLK_GATE_OVERRIDE [09:09] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_SHIMPHY_CLK_GATE_OVERRIDE_MASK 0x00000200
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_SHIMPHY_CLK_GATE_OVERRIDE_SHIFT 9
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_SHIMPHY_CLK_GATE_OVERRIDE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: IDLE_POWER_SAVING :: SHIMPHY_CLK_GATE [08:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_SHIMPHY_CLK_GATE_MASK 0x00000100
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_SHIMPHY_CLK_GATE_SHIFT 8
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_SHIMPHY_CLK_GATE_DEFAULT 0x00000001

/* SHIMPHY_ADDR_CNTL_0 :: IDLE_POWER_SAVING :: reserved1 [07:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_reserved1_MASK  0x000000e0
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_reserved1_SHIFT 5

/* SHIMPHY_ADDR_CNTL_0 :: IDLE_POWER_SAVING :: PHYADDRCNTL [04:04] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_PHYADDRCNTL_MASK 0x00000010
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_PHYADDRCNTL_SHIFT 4
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_PHYADDRCNTL_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: IDLE_POWER_SAVING :: reserved2 [03:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_reserved2_MASK  0x0000000f
#define BCHP_SHIMPHY_ADDR_CNTL_0_IDLE_POWER_SAVING_reserved2_SHIFT 0

/***************************************************************************
 *DDR_PAD_CNTRL - DDR Pad control register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: reserved0 [31:24] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_reserved0_MASK      0xff000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_reserved0_SHIFT     24

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: S3_PWRDWN_SEQ [23:20] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_S3_PWRDWN_SEQ_MASK  0x00f00000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_S3_PWRDWN_SEQ_SHIFT 20
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_S3_PWRDWN_SEQ_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: S2_PWRDWN_SEQ [19:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_S2_PWRDWN_SEQ_MASK  0x000f0000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_S2_PWRDWN_SEQ_SHIFT 16
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_S2_PWRDWN_SEQ_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: SRPD_PWRDWN_SEQ [15:12] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_SRPD_PWRDWN_SEQ_MASK 0x0000f000
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_SRPD_PWRDWN_SEQ_SHIFT 12
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_SRPD_PWRDWN_SEQ_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: SSPD_PWRDWN_SEQ [11:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_SSPD_PWRDWN_SEQ_MASK 0x00000f00
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_SSPD_PWRDWN_SEQ_SHIFT 8
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_SSPD_PWRDWN_SEQ_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: reserved1 [07:07] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_reserved1_MASK      0x00000080
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_reserved1_SHIFT     7

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: IDDQ_MODE_ON_SELFREF [06:06] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_IDDQ_MODE_ON_SELFREF_MASK 0x00000040
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_IDDQ_MODE_ON_SELFREF_SHIFT 6
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_IDDQ_MODE_ON_SELFREF_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: PHY_IDLE_ENABLE [05:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_PHY_IDLE_ENABLE_MASK 0x00000020
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_PHY_IDLE_ENABLE_SHIFT 5
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_PHY_IDLE_ENABLE_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: reserved2 [04:04] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_reserved2_MASK      0x00000010
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_reserved2_SHIFT     4

/* SHIMPHY_ADDR_CNTL_0 :: DDR_PAD_CNTRL :: CNTRL [03:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_CNTRL_MASK          0x0000000f
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_CNTRL_SHIFT         0
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL_CNTRL_DEFAULT       0x00000000

/***************************************************************************
 *SHIMPHY_STATUS - SHIMPHY Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_STATUS :: reserved0 [31:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS_reserved0_MASK     0xfffffffe
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS_reserved0_SHIFT    1

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_STATUS :: READY [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS_READY_MASK         0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS_READY_SHIFT        0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS_READY_DEFAULT      0x00000000

/***************************************************************************
 *SPARE0_RW - Spare register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SPARE0_RW :: reserved_for_eco0 [31:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RW_reserved_for_eco0_MASK  0xffffffff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RW_reserved_for_eco0_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RW_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *SPARE1_RW - Spare register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SPARE1_RW :: reserved_for_eco0 [31:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RW_reserved_for_eco0_MASK  0xffffffff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RW_reserved_for_eco0_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RW_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *SPARE0_RO - Spare register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SPARE0_RO :: reserved_for_eco0 [31:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RO_reserved_for_eco0_MASK  0xffffffff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RO_reserved_for_eco0_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RO_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *SPARE1_RO - Spare register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SPARE1_RO :: reserved_for_eco0 [31:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RO_reserved_for_eco0_MASK  0xffffffff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RO_reserved_for_eco0_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RO_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DDR3_RESET_CNTRL - FORCE_DDR3_RESET Deassert  Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: DDR3_RESET_CNTRL :: UNUSED [31:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL_UNUSED_MASK      0xfffffffe
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL_UNUSED_SHIFT     1
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL_UNUSED_DEFAULT   0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: DDR3_RESET_CNTRL :: FORCE_DDR3_RESET [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL_FORCE_DDR3_RESET_MASK 0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL_FORCE_DDR3_RESET_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_DDR3_RESET_CNTRL_FORCE_DDR3_RESET_DEFAULT 0x00000001

/***************************************************************************
 *SHIMPHY_FIFO_ERROR - Shimphy FIFO Error Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: reserved0 [31:06] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_reserved0_MASK 0xffffffc0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_reserved0_SHIFT 6

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: DFI_ERROR_FIFO_OVERFLOW [05:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_DFI_ERROR_FIFO_OVERFLOW_MASK 0x00000020
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_DFI_ERROR_FIFO_OVERFLOW_SHIFT 5
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_DFI_ERROR_FIFO_OVERFLOW_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: DFI_ERROR_FIFO_UNDERFLOW [04:04] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_DFI_ERROR_FIFO_UNDERFLOW_MASK 0x00000010
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_DFI_ERROR_FIFO_UNDERFLOW_SHIFT 4
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_DFI_ERROR_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: RD_FIFO_OVERFLOW [03:03] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_RD_FIFO_OVERFLOW_MASK 0x00000008
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_RD_FIFO_OVERFLOW_SHIFT 3
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_RD_FIFO_OVERFLOW_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: RD_FIFO_UNDERFLOW [02:02] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_RD_FIFO_UNDERFLOW_MASK 0x00000004
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_RD_FIFO_UNDERFLOW_SHIFT 2
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_RD_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: ASYNC_FIFO_OVERFLOW [01:01] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_ASYNC_FIFO_OVERFLOW_MASK 0x00000002
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_ASYNC_FIFO_OVERFLOW_SHIFT 1
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_ASYNC_FIFO_OVERFLOW_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_FIFO_ERROR :: ASYNC_FIFO_UNDERFLOW [00:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_ASYNC_FIFO_UNDERFLOW_MASK 0x00000001
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_ASYNC_FIFO_UNDERFLOW_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_FIFO_ERROR_ASYNC_FIFO_UNDERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *SHIMPHY_PHY_GPIO - PHY GPIO Control and Status Register
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_PHY_GPIO :: reserved0 [31:13] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_reserved0_MASK   0xffffe000
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_reserved0_SHIFT  13

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_PHY_GPIO :: PHY_OUTPUT_GPIO [12:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_PHY_OUTPUT_GPIO_MASK 0x00001f00
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_PHY_OUTPUT_GPIO_SHIFT 8
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_PHY_OUTPUT_GPIO_DEFAULT 0x00000000

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_PHY_GPIO :: reserved1 [07:05] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_reserved1_MASK   0x000000e0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_reserved1_SHIFT  5

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_PHY_GPIO :: PHY_INPUT_GPIO [04:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_PHY_INPUT_GPIO_MASK 0x0000001f
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_PHY_INPUT_GPIO_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_PHY_GPIO_PHY_INPUT_GPIO_DEFAULT 0x00000000

/***************************************************************************
 *SHIMPHY_POSTSEQ_DELAY1 - Post PHY pin Sequence Delay Register 1
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY1 :: POST_RESET_DELAY [31:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_RESET_DELAY_MASK 0xffff0000
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_RESET_DELAY_SHIFT 16
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_RESET_DELAY_DEFAULT 0x000010e0

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY1 :: POST_HOLDCH_DELAY [15:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_HOLDCH_DELAY_MASK 0x0000ff00
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_HOLDCH_DELAY_SHIFT 8
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_HOLDCH_DELAY_DEFAULT 0x00000004

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY1 :: POST_FORCE_CKE_RST_DELAY [07:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_FORCE_CKE_RST_DELAY_MASK 0x000000ff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_FORCE_CKE_RST_DELAY_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY1_POST_FORCE_CKE_RST_DELAY_DEFAULT 0x00000004

/***************************************************************************
 *SHIMPHY_POSTSEQ_DELAY2 - Post PHY pin Sequence Delay Register 2
 ***************************************************************************/
/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY2 :: reserved0 [31:24] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_reserved0_MASK 0xff000000
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_reserved0_SHIFT 24

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY2 :: PRE_SEQ_DELAY [23:16] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_PRE_SEQ_DELAY_MASK 0x00ff0000
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_PRE_SEQ_DELAY_SHIFT 16
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_PRE_SEQ_DELAY_DEFAULT 0x00000008

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY2 :: POST_PWRDN_DELAY [15:08] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_POST_PWRDN_DELAY_MASK 0x0000ff00
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_POST_PWRDN_DELAY_SHIFT 8
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_POST_PWRDN_DELAY_DEFAULT 0x00000004

/* SHIMPHY_ADDR_CNTL_0 :: SHIMPHY_POSTSEQ_DELAY2 :: POST_ISO_DELAY [07:00] */
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_POST_ISO_DELAY_MASK 0x000000ff
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_POST_ISO_DELAY_SHIFT 0
#define BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_POSTSEQ_DELAY2_POST_ISO_DELAY_DEFAULT 0x00000004

#endif /* #ifndef BCHP_SHIMPHY_ADDR_CNTL_0_H__ */

/* End of File */
