"%s: port=%p (%08lx), cfg=%p\n"	,	L_5
S3C2412_UCON_PCLK2	,	V_17
"s3c2440_serial_probe: dev=%p\n"	,	L_6
platform_driver_unregister	,	F_13
"pclk"	,	L_2
s3c2412_serial_probe	,	F_8
dev	,	V_28
s3c24xx_serial_probe	,	F_9
s3c2412_uart_inf	,	V_29
S3C2412_UCON_UCLK	,	V_14
S3C2412_UCON_CLKMASK	,	V_7
clk	,	V_4
S3C2440_UCON_PCLK	,	V_10
"unknown clock source %s\n"	,	L_4
s3c2412_serial_setsource	,	F_1
dbg	,	F_7
ulcon	,	V_23
s3c2412_serial_init	,	F_10
S3C2412_UCON_PCLK	,	V_16
port	,	V_2
__func__	,	V_20
s3c2412_serial_driver	,	V_30
name	,	V_8
s3c2412_serial_resetport	,	F_6
S3C2410_UFCON	,	V_24
s3c2412_serial_exit	,	F_12
S3C2410_UCON	,	V_6
wr_regl	,	F_4
S3C2440_UCON_UCLK	,	V_9
printk	,	F_3
s3c2412_serial_getsource	,	F_5
mapbase	,	V_21
S3C2412_UCON_USYSCLK	,	V_11
uart_port	,	V_1
divisor	,	V_15
ucon	,	V_5
s3c24xx_uart_clksrc	,	V_3
rd_regl	,	F_2
cfg	,	V_19
s3c24xx_serial_init	,	F_11
S3C2410_UFCON_RESETBOTH	,	V_26
"usysclk"	,	L_3
EINVAL	,	V_13
ufcon	,	V_25
KERN_ERR	,	V_12
"uclk"	,	L_1
S3C2410_ULCON	,	V_22
s3c2410_uartcfg	,	V_18
platform_device	,	V_27
