
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003479                       # Number of seconds simulated
sim_ticks                                  3479021826                       # Number of ticks simulated
final_tick                               529783071834                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163360                       # Simulator instruction rate (inst/s)
host_op_rate                                   206450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281809                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900152                       # Number of bytes of host memory used
host_seconds                                 12345.30                       # Real time elapsed on the host
sim_insts                                  2016729795                       # Number of instructions simulated
sim_ops                                    2548687839                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40064                       # Number of bytes read from this memory
system.physmem.bytes_read::total                68480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        58752                       # Number of bytes written to this memory
system.physmem.bytes_written::total             58752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          313                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   535                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             459                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  459                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       551879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7100847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       515087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11515881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19683694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       551879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       515087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1066967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16887505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16887505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16887505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       551879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7100847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       515087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11515881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36571199                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8342979                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3158076                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2576544                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1343547                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9402                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3271301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17157458                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3158076                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1568992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3720329                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1102269                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        434032                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1592110                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8314525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.552356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.342446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4594196     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304608      3.66%     58.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          456897      5.50%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316155      3.80%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223184      2.68%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217588      2.62%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          130632      1.57%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          279825      3.37%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791440     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8314525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.378531                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.056515                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3364853                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       457616                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3551457                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51973                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        888618                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531613                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20545766                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        888618                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3552786                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48999                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       138203                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3411677                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274236                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19931365                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27951617                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92770015                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92770015                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10752607                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818773                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11438                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       364641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18577173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14830679                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6203863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18991708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8314525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783707                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2938197     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1644133     19.77%     55.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256592     15.11%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808009      9.72%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       791312      9.52%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       392897      4.73%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342192      4.12%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63094      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78099      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8314525                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81003     71.62%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16043     14.19%     85.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16048     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12408702     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187408      1.26%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458378      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774483      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14830679                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777624                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113094                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38118686                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24784504                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14420864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14943773                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711613                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          650                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223288                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        888618                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25407                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4860                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18580603                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829187                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934058                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       243956                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14558951                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271728                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2120057                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756997                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.745054                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14427276                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14420864                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9344104                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26540975                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.728503                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6254206                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7425907                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659916                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2813012     37.88%     37.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138183     28.79%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805217     10.84%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452811      6.10%     83.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387451      5.22%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172814      2.33%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167063      2.25%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111771      1.51%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377585      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7425907                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377585                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25628907                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38050434                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.834298                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.834298                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.198613                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.198613                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65384639                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20061842                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18884108                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8342979                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3074464                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2502030                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206346                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1313519                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1208126                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314933                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9238                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3397361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16816141                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3074464                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1523059                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3528419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1060110                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        493275                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1660175                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8269318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.505547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4740899     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188383      2.28%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245846      2.97%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          372702      4.51%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          362384      4.38%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          275917      3.34%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163311      1.97%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          247008      2.99%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1672868     20.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8269318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015604                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3511444                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       482132                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3398482                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27200                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        850059                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520081                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20110039                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1168                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        850059                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3697659                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103525                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106156                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3235194                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276718                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19518691                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           69                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120045                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86746                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27196705                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90905583                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90905583                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16858524                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10338053                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4110                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2328                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           788091                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1810225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18744                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       284295                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18140871                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3929                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14587381                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27662                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5932784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18062446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          633                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8269318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764037                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898697                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2857655     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1821563     22.03%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1169529     14.14%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806271      9.75%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756243      9.15%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400388      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       296100      3.58%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88117      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73452      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8269318                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71572     68.83%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14807     14.24%     83.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17610     16.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12134720     83.19%     83.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206038      1.41%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1440590      9.88%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804387      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14587381                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748462                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             103989                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007129                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37575730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24077666                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14175477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14691370                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49397                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       696843                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244037                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        850059                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60218                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10376                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18144800                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1810225                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958012                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2281                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242565                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14304883                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1355747                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282497                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2141065                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2001805                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785318                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.714601                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14179480                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14175477                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9103292                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25561413                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356134                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9875613                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12137606                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6007168                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209575                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7419259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2842979     38.32%     38.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139113     28.83%     67.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790662     10.66%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       451736      6.09%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       374890      5.05%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180803      2.44%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187543      2.53%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79136      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       372397      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7419259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9875613                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12137606                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1827357                       # Number of memory references committed
system.switch_cpus1.commit.loads              1113382                       # Number of loads committed
system.switch_cpus1.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1740536                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10940731                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247665                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       372397                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25191636                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37140110                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  73661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9875613                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12137606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9875613                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844806                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844806                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183703                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183703                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64380657                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19574119                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18580476                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3296                       # number of misc regfile writes
system.l2.replacements                            535                       # number of replacements
system.l2.tagsinuse                      65535.932321                       # Cycle average of tags in use
system.l2.total_refs                          1012669                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66071                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.326982                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         20259.048974                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.962986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     98.263948                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.972410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    162.473876                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            126.060737                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18937.281432                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          25921.867957                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.309129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002479                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001924                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.288960                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.395536                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3114                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5099                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8214                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3783                       # number of Writeback hits
system.l2.Writeback_hits::total                  3783                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3114                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5099                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8214                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3114                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5099                       # number of overall hits
system.l2.overall_hits::total                    8214                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          311                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   533                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          313                       # number of demand (read+write) misses
system.l2.demand_misses::total                    535                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          313                       # number of overall misses
system.l2.overall_misses::total                   535                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       706031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data      8843810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       619834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13777162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        23946837                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        98674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         98674                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       706031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data      8843810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       619834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13875836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         24045511                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       706031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data      8843810                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       619834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13875836                       # number of overall miss cycles
system.l2.overall_miss_latency::total        24045511                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8747                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3783                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3783                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8749                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8749                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.058361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.057486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.060935                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.058361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.057834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061150                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.058361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.057834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061150                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47068.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45822.849741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44273.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44299.556270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44928.399625                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        49337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        49337                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47068.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45822.849741                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44273.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44331.744409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44944.880374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47068.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45822.849741                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44273.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44331.744409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44944.880374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  459                       # number of writebacks
system.l2.writebacks::total                       459                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              533                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              535                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       618480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      7725984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       540560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11961649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     20846673                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        87885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        87885                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       618480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      7725984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       540560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     12049534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     20934558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       618480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      7725984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       540560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     12049534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     20934558                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.058361                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.060935                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.058361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.057834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.058361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.057834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061150                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        41232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40031.005181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38611.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38461.893891                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39111.956848                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 43942.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43942.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        41232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40031.005181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38611.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38496.913738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39130.014953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        41232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40031.005181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38611.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38496.913738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39130.014953                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.962168                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001599744                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167964.813853                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.962168                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025580                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1592092                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1592092                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1592092                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1592092                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1592092                       # number of overall hits
system.cpu0.icache.overall_hits::total        1592092                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       857560                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       857560                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       857560                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       857560                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       857560                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       857560                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1592110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1592110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1592110                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1592110                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1592110                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1592110                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47642.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47642.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47642.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47642.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47642.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47642.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       725732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       725732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       725732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       725732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       725732                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       725732                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45358.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45358.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3307                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921451                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3563                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41515.984002                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.161914                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.838086                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848289                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151711                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037136                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037136                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6675                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6675                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6675                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6675                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6675                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6675                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    148218191                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    148218191                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    148218191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    148218191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    148218191                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    148218191                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1043811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1043811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751153                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751153                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751153                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751153                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006395                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006395                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 22204.972434                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22204.972434                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 22204.972434                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22204.972434                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 22204.972434                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22204.972434                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1091                       # number of writebacks
system.cpu0.dcache.writebacks::total             1091                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3368                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3368                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3368                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3368                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35398306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35398306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35398306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35398306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35398306                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35398306                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 10704.053825                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10704.053825                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 10704.053825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10704.053825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 10704.053825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10704.053825                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.972383                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998521952                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009098.494970                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.972383                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022392                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1660157                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1660157                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1660157                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1660157                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1660157                       # number of overall hits
system.cpu1.icache.overall_hits::total        1660157                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       872554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       872554                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       872554                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       872554                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       872554                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       872554                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1660175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1660175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1660175                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1660175                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1660175                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1660175                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48475.222222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48475.222222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48475.222222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48475.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48475.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48475.222222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       648730                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       648730                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       648730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       648730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       648730                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       648730                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46337.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46337.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5412                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157232854                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5668                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27740.447071                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.783805                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.216195                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885874                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114126                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1031497                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1031497                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710157                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1744                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1744                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1648                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1741654                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1741654                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1741654                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1741654                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13589                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13589                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          407                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13996                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13996                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13996                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13996                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    328573863                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    328573863                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18812035                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18812035                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    347385898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    347385898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    347385898                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    347385898                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1045086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1045086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1755650                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1755650                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1755650                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1755650                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013003                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000573                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000573                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007972                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007972                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007972                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007972                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24179.399735                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24179.399735                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46221.216216                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46221.216216                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24820.369963                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24820.369963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24820.369963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24820.369963                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        23545                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        23545                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2692                       # number of writebacks
system.cpu1.dcache.writebacks::total             2692                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8179                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          405                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8584                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8584                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8584                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8584                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5410                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5412                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     57261408                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     57261408                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       100674                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       100674                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     57362082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     57362082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     57362082                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     57362082                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10584.363771                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10584.363771                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        50337                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        50337                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10599.054324                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10599.054324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10599.054324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10599.054324                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
