{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 16:50:32 2011 " "Info: Processing started: Sat Jan 15 16:50:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c NoCSimp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c NoCSimp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clck " "Info: Assuming node \"clck\" is an undefined clock" {  } { { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } } { "c:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clck register InPort:inst1\|Inr\[0\] register InPort:inst1\|DataFiFo\[0\] 223.02 MHz 4.484 ns Internal " "Info: Clock \"clck\" has Internal fmax of 223.02 MHz between source register \"InPort:inst1\|Inr\[0\]\" and destination register \"InPort:inst1\|DataFiFo\[0\]\" (period= 4.484 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.264 ns + Longest register register " "Info: + Longest register to register delay is 4.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InPort:inst1\|Inr\[0\] 1 REG LCFF_X19_Y17_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N15; Fanout = 5; REG Node = 'InPort:inst1\|Inr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { InPort:inst1|Inr[0] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.438 ns) 0.933 ns InPort:inst1\|Mux0~36 2 COMB LCCOMB_X19_Y17_N10 1 " "Info: 2: + IC(0.495 ns) + CELL(0.438 ns) = 0.933 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~36'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { InPort:inst1|Inr[0] InPort:inst1|Mux0~36 } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.334 ns InPort:inst1\|Mux0~37 3 COMB LCCOMB_X19_Y17_N0 3 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.334 ns; Loc. = LCCOMB_X19_Y17_N0; Fanout = 3; COMB Node = 'InPort:inst1\|Mux0~37'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { InPort:inst1|Mux0~36 InPort:inst1|Mux0~37 } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.739 ns InPort:inst1\|Selector9~31 4 COMB LCCOMB_X19_Y17_N30 3 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.739 ns; Loc. = LCCOMB_X19_Y17_N30; Fanout = 3; COMB Node = 'InPort:inst1\|Selector9~31'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { InPort:inst1|Mux0~37 InPort:inst1|Selector9~31 } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.149 ns InPort:inst1\|DataFiFo\[4\]~332 5 COMB LCCOMB_X19_Y17_N4 32 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.149 ns; Loc. = LCCOMB_X19_Y17_N4; Fanout = 32; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~332'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { InPort:inst1|Selector9~31 InPort:inst1|DataFiFo[4]~332 } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.660 ns) 4.264 ns InPort:inst1\|DataFiFo\[0\] 6 REG LCFF_X41_Y16_N1 1 " "Info: 6: + IC(1.455 ns) + CELL(0.660 ns) = 4.264 ns; Loc. = LCFF_X41_Y16_N1; Fanout = 1; REG Node = 'InPort:inst1\|DataFiFo\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { InPort:inst1|DataFiFo[4]~332 InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 36.30 % ) " "Info: Total cell delay = 1.548 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.716 ns ( 63.70 % ) " "Info: Total interconnect delay = 2.716 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { InPort:inst1|Inr[0] InPort:inst1|Mux0~36 InPort:inst1|Mux0~37 InPort:inst1|Selector9~31 InPort:inst1|DataFiFo[4]~332 InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { InPort:inst1|Inr[0] {} InPort:inst1|Mux0~36 {} InPort:inst1|Mux0~37 {} InPort:inst1|Selector9~31 {} InPort:inst1|DataFiFo[4]~332 {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.495ns 0.251ns 0.255ns 0.260ns 1.455ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clck\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns InPort:inst1\|DataFiFo\[0\] 3 REG LCFF_X41_Y16_N1 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X41_Y16_N1; Fanout = 1; REG Node = 'InPort:inst1\|DataFiFo\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clck\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns InPort:inst1\|Inr\[0\] 3 REG LCFF_X19_Y17_N15 5 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X19_Y17_N15; Fanout = 5; REG Node = 'InPort:inst1\|Inr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clck~clkctrl InPort:inst1|Inr[0] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clck clck~clkctrl InPort:inst1|Inr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|Inr[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clck clck~clkctrl InPort:inst1|Inr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|Inr[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { InPort:inst1|Inr[0] InPort:inst1|Mux0~36 InPort:inst1|Mux0~37 InPort:inst1|Selector9~31 InPort:inst1|DataFiFo[4]~332 InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { InPort:inst1|Inr[0] {} InPort:inst1|Mux0~36 {} InPort:inst1|Mux0~37 {} InPort:inst1|Selector9~31 {} InPort:inst1|DataFiFo[4]~332 {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.495ns 0.251ns 0.255ns 0.260ns 1.455ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clck clck~clkctrl InPort:inst1|Inr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|Inr[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "InPort:inst1\|DataFiFo\[12\] dataIn\[12\] clck 5.971 ns register " "Info: tsu for register \"InPort:inst1\|DataFiFo\[12\]\" (data pin = \"dataIn\[12\]\", clock pin = \"clck\") is 5.971 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.695 ns + Longest pin register " "Info: + Longest pin to register delay is 8.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns dataIn\[12\] 1 PIN PIN_AA1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_AA1; Fanout = 1; PIN Node = 'dataIn\[12\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[12] } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 24 0 168 40 "dataIn \[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.117 ns) + CELL(0.438 ns) 7.417 ns InPort:inst1\|Mux20~19 2 COMB LCCOMB_X22_Y17_N14 1 " "Info: 2: + IC(6.117 ns) + CELL(0.438 ns) = 7.417 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 1; COMB Node = 'InPort:inst1\|Mux20~19'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.555 ns" { dataIn[12] InPort:inst1|Mux20~19 } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 7.943 ns InPort:inst1\|Mux20~20 3 COMB LCCOMB_X22_Y17_N8 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 7.943 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 1; COMB Node = 'InPort:inst1\|Mux20~20'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { InPort:inst1|Mux20~19 InPort:inst1|Mux20~20 } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 8.611 ns InPort:inst1\|DataFiFo\[12\]~feeder 4 COMB LCCOMB_X22_Y17_N2 1 " "Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 8.611 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[12\]~feeder'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { InPort:inst1|Mux20~20 InPort:inst1|DataFiFo[12]~feeder } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.695 ns InPort:inst1\|DataFiFo\[12\] 5 REG LCFF_X22_Y17_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.695 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 1; REG Node = 'InPort:inst1\|DataFiFo\[12\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|DataFiFo[12]~feeder InPort:inst1|DataFiFo[12] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 23.91 % ) " "Info: Total cell delay = 2.079 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.616 ns ( 76.09 % ) " "Info: Total interconnect delay = 6.616 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { dataIn[12] InPort:inst1|Mux20~19 InPort:inst1|Mux20~20 InPort:inst1|DataFiFo[12]~feeder InPort:inst1|DataFiFo[12] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { dataIn[12] {} dataIn[12]~combout {} InPort:inst1|Mux20~19 {} InPort:inst1|Mux20~20 {} InPort:inst1|DataFiFo[12]~feeder {} InPort:inst1|DataFiFo[12] {} } { 0.000ns 0.000ns 6.117ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns InPort:inst1\|DataFiFo\[12\] 3 REG LCFF_X22_Y17_N3 1 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 1; REG Node = 'InPort:inst1\|DataFiFo\[12\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clck~clkctrl InPort:inst1|DataFiFo[12] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[12] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[12] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { dataIn[12] InPort:inst1|Mux20~19 InPort:inst1|Mux20~20 InPort:inst1|DataFiFo[12]~feeder InPort:inst1|DataFiFo[12] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { dataIn[12] {} dataIn[12]~combout {} InPort:inst1|Mux20~19 {} InPort:inst1|Mux20~20 {} InPort:inst1|DataFiFo[12]~feeder {} InPort:inst1|DataFiFo[12] {} } { 0.000ns 0.000ns 6.117ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.275ns 0.420ns 0.084ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[12] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[12] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clck q\[13\] fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|ram_block3a0~portb_address_reg0 11.602 ns memory " "Info: tco from clock \"clck\" to destination pin \"q\[13\]\" through memory \"fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 11.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.780 ns + Longest memory " "Info: + Longest clock path from clock \"clck\" to source memory is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.689 ns) 2.780 ns fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X26_Y17 32 " "Info: 3: + IC(0.974 ns) + CELL(0.689 ns) = 2.780 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { clck~clkctrl fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_uql1.tdf" "" { Text "C:/data/training/NoCSimp_restored/db/altsyncram_uql1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 60.72 % ) " "Info: Total cell delay = 1.688 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.092 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clck clck~clkctrl fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clck {} clck~combout {} clck~clkctrl {} fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_uql1.tdf" "" { Text "C:/data/training/NoCSimp_restored/db/altsyncram_uql1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.613 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X26_Y17 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_uql1.tdf" "" { Text "C:/data/training/NoCSimp_restored/db/altsyncram_uql1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|q_b\[13\] 2 MEM M4K_X26_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y17; Fanout = 1; MEM Node = 'fifo:inst\|scfifo:scfifo_component\|scfifo_tg81:auto_generated\|a_dpfifo_4n81:dpfifo\|dpram_kj51:FIFOram\|altsyncram_uql1:altsyncram2\|q_b\[13\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13] } "NODE_NAME" } } { "db/altsyncram_uql1.tdf" "" { Text "C:/data/training/NoCSimp_restored/db/altsyncram_uql1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(2.602 ns) 8.613 ns q\[13\] 3 PIN PIN_T20 0 " "Info: 3: + IC(3.020 ns) + CELL(2.602 ns) = 8.613 ns; Loc. = PIN_T20; Fanout = 0; PIN Node = 'q\[13\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.622 ns" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13] q[13] } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 120 824 1000 136 "q\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.593 ns ( 64.94 % ) " "Info: Total cell delay = 5.593 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.020 ns ( 35.06 % ) " "Info: Total interconnect delay = 3.020 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.613 ns" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13] q[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.613 ns" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13] {} q[13] {} } { 0.000ns 0.000ns 3.020ns } { 0.000ns 2.991ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clck clck~clkctrl fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clck {} clck~combout {} clck~clkctrl {} fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.613 ns" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13] q[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.613 ns" { fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13] {} q[13] {} } { 0.000ns 0.000ns 3.020ns } { 0.000ns 2.991ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "InPort:inst1\|Inr\[4\] reset clck 0.241 ns register " "Info: th for register \"InPort:inst1\|Inr\[4\]\" (data pin = \"reset\", clock pin = \"clck\") is 0.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 312 112 280 328 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns InPort:inst1\|Inr\[4\] 3 REG LCFF_X19_Y17_N23 6 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 6; REG Node = 'InPort:inst1\|Inr\[4\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clck~clkctrl InPort:inst1|Inr[4] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clck clck~clkctrl InPort:inst1|Inr[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|Inr[4] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.708 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_P1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "NoCSimp2.bdf" "" { Schematic "C:/data/training/NoCSimp_restored/NoCSimp2.bdf" { { 288 0 168 304 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.660 ns) 2.708 ns InPort:inst1\|Inr\[4\] 2 REG LCFF_X19_Y17_N23 6 " "Info: 2: + IC(1.049 ns) + CELL(0.660 ns) = 2.708 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 6; REG Node = 'InPort:inst1\|Inr\[4\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { reset InPort:inst1|Inr[4] } "NODE_NAME" } } { "input.v" "" { Text "C:/data/training/NoCSimp_restored/input.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 61.26 % ) " "Info: Total cell delay = 1.659 ns ( 61.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 38.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 38.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { reset InPort:inst1|Inr[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.708 ns" { reset {} reset~combout {} InPort:inst1|Inr[4] {} } { 0.000ns 0.000ns 1.049ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clck clck~clkctrl InPort:inst1|Inr[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|Inr[4] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { reset InPort:inst1|Inr[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.708 ns" { reset {} reset~combout {} InPort:inst1|Inr[4] {} } { 0.000ns 0.000ns 1.049ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Allocated 127 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 16:50:33 2011 " "Info: Processing ended: Sat Jan 15 16:50:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
