

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'
================================================================
* Date:           Tue Feb 21 09:47:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15014|    15014|  0.150 ms|  0.150 ms|  15014|  15014|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWS_MAT_A_COLS  |    15012|    15012|        14|          1|          1|  15000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    619|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|    1104|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1266|   1081|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U2   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_6ns_5_11_1_U1  |urem_7ns_6ns_5_11_1  |        0|   0|  162|  102|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   0|  162|  153|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_10_4_1_U4  |mac_muladd_3ns_8ns_8ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_8ns_8ns_14_4_1_U3  |mac_muladd_7ns_8ns_8ns_14_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln35_1_fu_526_p2                |         +|   0|  0|   17|          14|           1|
    |add_ln35_fu_538_p2                  |         +|   0|  0|   14|           7|           1|
    |add_ln37_fu_570_p2                  |         +|   0|  0|   15|           8|           1|
    |add_ln39_1_fu_658_p2                |         +|   0|  0|   71|          64|          64|
    |add_ln39_2_fu_694_p2                |         +|   0|  0|   13|           4|           4|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op75_readreq_state5    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op91_read_state12      |       and|   0|  0|    2|           1|           1|
    |icmp_ln35_fu_520_p2                 |      icmp|   0|  0|   12|          14|          12|
    |icmp_ln37_fu_544_p2                 |      icmp|   0|  0|   11|           8|           8|
    |lshr_ln39_fu_710_p2                 |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |i_cast_mid2_v_fu_558_p3             |    select|   0|  0|    7|           1|           7|
    |j_mid2_fu_550_p3                    |    select|   0|  0|    8|           1|           1|
    |shiftreg25_mid2_fu_722_p3           |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  619|         256|         235|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_491_p4        |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter13_empty_reg_488   |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|    8|         16|
    |i_fu_196                              |   9|          2|    7|         14|
    |indvar_flatten_fu_200                 |   9|          2|   14|         28|
    |j_fu_192                              |   9|          2|    8|         16|
    |mem_blk_n_AR                          |   9|          2|    1|          2|
    |mem_blk_n_R                           |   9|          2|    1|          2|
    |shiftreg25_fu_188                     |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 117|         26|  142|        284|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_ln39_2_reg_928                   |    4|   0|    4|          0|
    |add_ln39_3_reg_908                   |   10|   0|   10|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_empty_reg_488  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_reg_488  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_reg_488  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_empty_reg_488  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_488   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_488   |   32|   0|   32|          0|
    |empty_47_reg_919                     |    5|   0|    5|          0|
    |empty_47_reg_919_pp0_iter12_reg      |    5|   0|    5|          0|
    |i_cast_mid2_v_reg_868                |    7|   0|    7|          0|
    |i_fu_196                             |    7|   0|    7|          0|
    |icmp_ln35_reg_853                    |    1|   0|    1|          0|
    |icmp_ln37_reg_857                    |    1|   0|    1|          0|
    |indvar_flatten_fu_200                |   14|   0|   14|          0|
    |j_fu_192                             |    8|   0|    8|          0|
    |j_mid2_reg_862                       |    8|   0|    8|          0|
    |mem_addr_read_reg_923                |  128|   0|  128|          0|
    |shiftreg25_fu_188                    |   16|   0|   16|          0|
    |tmp_4_reg_898                        |    2|   0|    2|          0|
    |trunc_ln39_4_reg_903                 |   60|   0|   60|          0|
    |trunc_ln39_reg_894                   |    1|   0|    1|          0|
    |add_ln39_3_reg_908                   |   64|  32|   10|          0|
    |icmp_ln35_reg_853                    |   64|  32|    1|          0|
    |icmp_ln37_reg_857                    |   64|  32|    1|          0|
    |j_mid2_reg_862                       |   64|  32|    8|          0|
    |tmp_4_reg_898                        |   64|  32|    2|          0|
    |trunc_ln39_reg_894                   |   64|  32|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1104| 192|  743|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WDATA     |  out|  128|       m_axi|                                         mem|       pointer|
|m_axi_mem_WSTRB     |  out|   16|       m_axi|                                         mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RDATA     |   in|  128|       m_axi|                                         mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                                         mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                         mem|       pointer|
|MatA_V_address0     |  out|   10|   ap_memory|                                      MatA_V|         array|
|MatA_V_ce0          |  out|    1|   ap_memory|                                      MatA_V|         array|
|MatA_V_we0          |  out|    1|   ap_memory|                                      MatA_V|         array|
|MatA_V_d0           |  out|   16|   ap_memory|                                      MatA_V|         array|
|MatA_V_1_address0   |  out|   10|   ap_memory|                                    MatA_V_1|         array|
|MatA_V_1_ce0        |  out|    1|   ap_memory|                                    MatA_V_1|         array|
|MatA_V_1_we0        |  out|    1|   ap_memory|                                    MatA_V_1|         array|
|MatA_V_1_d0         |  out|   16|   ap_memory|                                    MatA_V_1|         array|
|MatA_V_2_address0   |  out|   10|   ap_memory|                                    MatA_V_2|         array|
|MatA_V_2_ce0        |  out|    1|   ap_memory|                                    MatA_V_2|         array|
|MatA_V_2_we0        |  out|    1|   ap_memory|                                    MatA_V_2|         array|
|MatA_V_2_d0         |  out|   16|   ap_memory|                                    MatA_V_2|         array|
|MatA_V_3_address0   |  out|   10|   ap_memory|                                    MatA_V_3|         array|
|MatA_V_3_ce0        |  out|    1|   ap_memory|                                    MatA_V_3|         array|
|MatA_V_3_we0        |  out|    1|   ap_memory|                                    MatA_V_3|         array|
|MatA_V_3_d0         |  out|   16|   ap_memory|                                    MatA_V_3|         array|
|MatA_V_4_address0   |  out|   10|   ap_memory|                                    MatA_V_4|         array|
|MatA_V_4_ce0        |  out|    1|   ap_memory|                                    MatA_V_4|         array|
|MatA_V_4_we0        |  out|    1|   ap_memory|                                    MatA_V_4|         array|
|MatA_V_4_d0         |  out|   16|   ap_memory|                                    MatA_V_4|         array|
|MatA_V_5_address0   |  out|   10|   ap_memory|                                    MatA_V_5|         array|
|MatA_V_5_ce0        |  out|    1|   ap_memory|                                    MatA_V_5|         array|
|MatA_V_5_we0        |  out|    1|   ap_memory|                                    MatA_V_5|         array|
|MatA_V_5_d0         |  out|   16|   ap_memory|                                    MatA_V_5|         array|
|MatA_V_6_address0   |  out|   10|   ap_memory|                                    MatA_V_6|         array|
|MatA_V_6_ce0        |  out|    1|   ap_memory|                                    MatA_V_6|         array|
|MatA_V_6_we0        |  out|    1|   ap_memory|                                    MatA_V_6|         array|
|MatA_V_6_d0         |  out|   16|   ap_memory|                                    MatA_V_6|         array|
|MatA_V_7_address0   |  out|   10|   ap_memory|                                    MatA_V_7|         array|
|MatA_V_7_ce0        |  out|    1|   ap_memory|                                    MatA_V_7|         array|
|MatA_V_7_we0        |  out|    1|   ap_memory|                                    MatA_V_7|         array|
|MatA_V_7_d0         |  out|   16|   ap_memory|                                    MatA_V_7|         array|
|MatA_V_8_address0   |  out|   10|   ap_memory|                                    MatA_V_8|         array|
|MatA_V_8_ce0        |  out|    1|   ap_memory|                                    MatA_V_8|         array|
|MatA_V_8_we0        |  out|    1|   ap_memory|                                    MatA_V_8|         array|
|MatA_V_8_d0         |  out|   16|   ap_memory|                                    MatA_V_8|         array|
|MatA_V_9_address0   |  out|   10|   ap_memory|                                    MatA_V_9|         array|
|MatA_V_9_ce0        |  out|    1|   ap_memory|                                    MatA_V_9|         array|
|MatA_V_9_we0        |  out|    1|   ap_memory|                                    MatA_V_9|         array|
|MatA_V_9_d0         |  out|   16|   ap_memory|                                    MatA_V_9|         array|
|MatA_V_10_address0  |  out|   10|   ap_memory|                                   MatA_V_10|         array|
|MatA_V_10_ce0       |  out|    1|   ap_memory|                                   MatA_V_10|         array|
|MatA_V_10_we0       |  out|    1|   ap_memory|                                   MatA_V_10|         array|
|MatA_V_10_d0        |  out|   16|   ap_memory|                                   MatA_V_10|         array|
|MatA_V_11_address0  |  out|   10|   ap_memory|                                   MatA_V_11|         array|
|MatA_V_11_ce0       |  out|    1|   ap_memory|                                   MatA_V_11|         array|
|MatA_V_11_we0       |  out|    1|   ap_memory|                                   MatA_V_11|         array|
|MatA_V_11_d0        |  out|   16|   ap_memory|                                   MatA_V_11|         array|
|MatA_V_12_address0  |  out|   10|   ap_memory|                                   MatA_V_12|         array|
|MatA_V_12_ce0       |  out|    1|   ap_memory|                                   MatA_V_12|         array|
|MatA_V_12_we0       |  out|    1|   ap_memory|                                   MatA_V_12|         array|
|MatA_V_12_d0        |  out|   16|   ap_memory|                                   MatA_V_12|         array|
|MatA_V_13_address0  |  out|   10|   ap_memory|                                   MatA_V_13|         array|
|MatA_V_13_ce0       |  out|    1|   ap_memory|                                   MatA_V_13|         array|
|MatA_V_13_we0       |  out|    1|   ap_memory|                                   MatA_V_13|         array|
|MatA_V_13_d0        |  out|   16|   ap_memory|                                   MatA_V_13|         array|
|MatA_V_14_address0  |  out|   10|   ap_memory|                                   MatA_V_14|         array|
|MatA_V_14_ce0       |  out|    1|   ap_memory|                                   MatA_V_14|         array|
|MatA_V_14_we0       |  out|    1|   ap_memory|                                   MatA_V_14|         array|
|MatA_V_14_d0        |  out|   16|   ap_memory|                                   MatA_V_14|         array|
|MatA_V_15_address0  |  out|   10|   ap_memory|                                   MatA_V_15|         array|
|MatA_V_15_ce0       |  out|    1|   ap_memory|                                   MatA_V_15|         array|
|MatA_V_15_we0       |  out|    1|   ap_memory|                                   MatA_V_15|         array|
|MatA_V_15_d0        |  out|   16|   ap_memory|                                   MatA_V_15|         array|
|MatA_V_16_address0  |  out|   10|   ap_memory|                                   MatA_V_16|         array|
|MatA_V_16_ce0       |  out|    1|   ap_memory|                                   MatA_V_16|         array|
|MatA_V_16_we0       |  out|    1|   ap_memory|                                   MatA_V_16|         array|
|MatA_V_16_d0        |  out|   16|   ap_memory|                                   MatA_V_16|         array|
|MatA_V_17_address0  |  out|   10|   ap_memory|                                   MatA_V_17|         array|
|MatA_V_17_ce0       |  out|    1|   ap_memory|                                   MatA_V_17|         array|
|MatA_V_17_we0       |  out|    1|   ap_memory|                                   MatA_V_17|         array|
|MatA_V_17_d0        |  out|   16|   ap_memory|                                   MatA_V_17|         array|
|MatA_V_18_address0  |  out|   10|   ap_memory|                                   MatA_V_18|         array|
|MatA_V_18_ce0       |  out|    1|   ap_memory|                                   MatA_V_18|         array|
|MatA_V_18_we0       |  out|    1|   ap_memory|                                   MatA_V_18|         array|
|MatA_V_18_d0        |  out|   16|   ap_memory|                                   MatA_V_18|         array|
|MatA_V_19_address0  |  out|   10|   ap_memory|                                   MatA_V_19|         array|
|MatA_V_19_ce0       |  out|    1|   ap_memory|                                   MatA_V_19|         array|
|MatA_V_19_we0       |  out|    1|   ap_memory|                                   MatA_V_19|         array|
|MatA_V_19_d0        |  out|   16|   ap_memory|                                   MatA_V_19|         array|
|MatA_DRAM           |   in|   64|     ap_none|                                   MatA_DRAM|        scalar|
|trunc_ln            |   in|    4|     ap_none|                                    trunc_ln|        scalar|
+--------------------+-----+-----+------------+--------------------------------------------+--------------+

