// Seed: 1401532987
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output tri id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    output uwire sample,
    input supply0 module_0,
    input wire id_8,
    output wand id_9
);
  assign id_2 = !id_5;
  wire id_11;
  ;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    output tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12,
    output supply1 id_13,
    input tri1 id_14,
    output tri0 id_15,
    output wor id_16,
    input wire id_17,
    output supply1 id_18,
    output supply0 id_19,
    output supply1 id_20,
    output supply1 id_21
);
  assign id_0 = -1 - 1;
  assign id_8 = id_7 < id_6;
  parameter id_23 = -1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_19,
      id_10,
      id_20,
      id_2,
      id_13,
      id_17,
      id_6,
      id_20
  );
  assign modCall_1.id_5 = 0;
  logic id_24;
endmodule
