
Designer: 
	CHONG-HAO XU


Project Name:	
	2019 IC Design Contest Preliminary
	Image Convolutional Circuit Design

![image](https://github.com/Chonghao0109/E_ICC2019_priliminary_univ_cell_based/blob/main/img/CONV.png) 

Class:
	S	


Description:

	RTL Simulation PASS
	Gate Level Simulation PASS
	Cycle: 10

	Target Area	: 270,000
	Your Area	:  18,912
	
	
	****************************************
	Report : area
	Design : CONV
	Version: Q-2019.12
	Date   : Tue Mar 19 11:47:34 2024
	****************************************

	Library(s) Used:

	    slow (File: /usr/cad/designkit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)

	Number of ports:                          105
	Number of nets:                          1845
	Number of cells:                         1683
	Number of combinational cells:           1430
	Number of sequential cells:               252
	Number of macros/black boxes:               0
	Number of buf/inv:                        302
	Number of references:                      83

	Combinational area:              11245.274880
	Buf/Inv area:                     1785.664772
	Noncombinational area:            7667.155718
	Macro/Black Box area:                0.000000
	Net Interconnect area:          201274.349670

	Total cell area:                 18912.430598
	Total area:                     220186.780268
	1
