TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU cpu4 Finished after 1500 issued reads, 1500 returned (16660 clocks)
	66 Noncacheable Reads
	7 Noncacheable Writes
TrivialCPU cpu3 Finished after 1500 issued reads, 1500 returned (16713 clocks)
	77 Noncacheable Reads
	9 Noncacheable Writes
TrivialCPU cpu0 Finished after 1500 issued reads, 1500 returned (17103 clocks)
	81 Noncacheable Reads
	10 Noncacheable Writes
TrivialCPU cpu5 Finished after 1500 issued reads, 1500 returned (15373 clocks)
	75 Noncacheable Reads
	6 Noncacheable Writes
TrivialCPU cpu1 Finished after 1500 issued reads, 1500 returned (14149 clocks)
	73 Noncacheable Reads
	12 Noncacheable Writes
TrivialCPU cpu2 Finished after 1500 issued reads, 1500 returned (14743 clocks)
	79 Noncacheable Reads
	13 Noncacheable Writes
 network.send_bit_count.port0 : Accumulator : Sum.u64 = 507200; SumSQ.u64 = 259573760; Count.u64 = 1760; 
 network.send_packet_count.port0 : Accumulator : Sum.u64 = 1760; SumSQ.u64 = 1760; Count.u64 = 1760; 
 network.output_port_stalls.port0 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port0 : Accumulator : Sum.u64 = 5613951; SumSQ.u64 = 77205248001; Count.u64 = 1156; 
 network.width_adj_count.port0 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port1 : Accumulator : Sum.u64 = 496128; SumSQ.u64 = 252383232; Count.u64 = 1762; 
 network.send_packet_count.port1 : Accumulator : Sum.u64 = 1762; SumSQ.u64 = 1762; Count.u64 = 1762; 
 network.output_port_stalls.port1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port1 : Accumulator : Sum.u64 = 5625951; SumSQ.u64 = 221010466401; Count.u64 = 1168; 
 network.width_adj_count.port1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port2 : Accumulator : Sum.u64 = 509024; SumSQ.u64 = 257930240; Count.u64 = 1835; 
 network.send_packet_count.port2 : Accumulator : Sum.u64 = 1835; SumSQ.u64 = 1835; Count.u64 = 1835; 
 network.output_port_stalls.port2 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port2 : Accumulator : Sum.u64 = 5572551; SumSQ.u64 = 198889125201; Count.u64 = 1178; 
 network.width_adj_count.port2 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port3 : Accumulator : Sum.u64 = 511136; SumSQ.u64 = 258348032; Count.u64 = 1862; 
 network.send_packet_count.port3 : Accumulator : Sum.u64 = 1862; SumSQ.u64 = 1862; Count.u64 = 1862; 
 network.output_port_stalls.port3 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port3 : Accumulator : Sum.u64 = 5555751; SumSQ.u64 = 55238390001; Count.u64 = 1249; 
 network.width_adj_count.port3 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port4 : Accumulator : Sum.u64 = 517600; SumSQ.u64 = 264064000; Count.u64 = 1820; 
 network.send_packet_count.port4 : Accumulator : Sum.u64 = 1820; SumSQ.u64 = 1820; Count.u64 = 1820; 
 network.output_port_stalls.port4 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port4 : Accumulator : Sum.u64 = 5570151; SumSQ.u64 = 77780596401; Count.u64 = 1209; 
 network.width_adj_count.port4 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port5 : Accumulator : Sum.u64 = 509760; SumSQ.u64 = 257366016; Count.u64 = 1866; 
 network.send_packet_count.port5 : Accumulator : Sum.u64 = 1866; SumSQ.u64 = 1866; Count.u64 = 1866; 
 network.output_port_stalls.port5 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port5 : Accumulator : Sum.u64 = 5555151; SumSQ.u64 = 122468786001; Count.u64 = 1227; 
 network.width_adj_count.port5 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port6 : Accumulator : Sum.u64 = 781440; SumSQ.u64 = 352438272; Count.u64 = 3987; 
 network.send_packet_count.port6 : Accumulator : Sum.u64 = 3987; SumSQ.u64 = 3987; Count.u64 = 3987; 
 network.output_port_stalls.port6 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port6 : Accumulator : Sum.u64 = 4124751; SumSQ.u64 = 49897311201; Count.u64 = 1414; 
 network.width_adj_count.port6 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port7 : Accumulator : Sum.u64 = 859648; SumSQ.u64 = 389275648; Count.u64 = 4348; 
 network.send_packet_count.port7 : Accumulator : Sum.u64 = 4348; SumSQ.u64 = 4348; Count.u64 = 4348; 
 network.output_port_stalls.port7 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port7 : Accumulator : Sum.u64 = 3843351; SumSQ.u64 = 63265698801; Count.u64 = 1395; 
 network.width_adj_count.port7 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port8 : Accumulator : Sum.u64 = 902592; SumSQ.u64 = 410861568; Count.u64 = 4513; 
 network.send_packet_count.port8 : Accumulator : Sum.u64 = 4513; SumSQ.u64 = 4513; Count.u64 = 4513; 
 network.output_port_stalls.port8 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port8 : Accumulator : Sum.u64 = 3705951; SumSQ.u64 = 38991208401; Count.u64 = 1348; 
 network.width_adj_count.port8 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port9 : Accumulator : Sum.u64 = 272896; SumSQ.u64 = 136695808; Count.u64 = 1018; 
 network.send_packet_count.port9 : Accumulator : Sum.u64 = 1018; SumSQ.u64 = 1018; Count.u64 = 1018; 
 network.output_port_stalls.port9 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port9 : Accumulator : Sum.u64 = 6278751; SumSQ.u64 = 101304303201; Count.u64 = 800; 
 network.width_adj_count.port9 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port10 : Accumulator : Sum.u64 = 264160; SumSQ.u64 = 133485568; Count.u64 = 953; 
 network.send_packet_count.port10 : Accumulator : Sum.u64 = 953; SumSQ.u64 = 953; Count.u64 = 953; 
 network.output_port_stalls.port10 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port10 : Accumulator : Sum.u64 = 6323151; SumSQ.u64 = 155703032001; Count.u64 = 727; 
 network.width_adj_count.port10 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.xbar_stalls.port0 : Accumulator : Sum.u64 = 1201; SumSQ.u64 = 1201; Count.u64 = 1201; 
 network.xbar_stalls.port1 : Accumulator : Sum.u64 = 1145; SumSQ.u64 = 1145; Count.u64 = 1145; 
 network.xbar_stalls.port2 : Accumulator : Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; 
 network.xbar_stalls.port3 : Accumulator : Sum.u64 = 1237; SumSQ.u64 = 1237; Count.u64 = 1237; 
 network.xbar_stalls.port4 : Accumulator : Sum.u64 = 1209; SumSQ.u64 = 1209; Count.u64 = 1209; 
 network.xbar_stalls.port5 : Accumulator : Sum.u64 = 1211; SumSQ.u64 = 1211; Count.u64 = 1211; 
 network.xbar_stalls.port6 : Accumulator : Sum.u64 = 549; SumSQ.u64 = 549; Count.u64 = 549; 
 network.xbar_stalls.port7 : Accumulator : Sum.u64 = 603; SumSQ.u64 = 603; Count.u64 = 603; 
 network.xbar_stalls.port8 : Accumulator : Sum.u64 = 588; SumSQ.u64 = 588; Count.u64 = 588; 
 network.xbar_stalls.port9 : Accumulator : Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; 
 network.xbar_stalls.port10 : Accumulator : Sum.u64 = 478; SumSQ.u64 = 478; Count.u64 = 478; 
 cpu0.pendCycle : Accumulator : Sum.u64 = 258155; SumSQ.u64 = 3988183; Count.u64 = 17103; 
 l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 3823; SumSQ.u64 = 3823; Count.u64 = 3823; 
 l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l1cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 190; SumSQ.u64 = 190; Count.u64 = 190; 
 l1cache0.CacheHits : Accumulator : Sum.u64 = 489; SumSQ.u64 = 489; Count.u64 = 489; 
 l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 346; SumSQ.u64 = 346; Count.u64 = 346; 
 l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; 
 l1cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.CacheMisses : Accumulator : Sum.u64 = 778; SumSQ.u64 = 778; Count.u64 = 778; 
 l1cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; 
 l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 l1cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetS_recv : Accumulator : Sum.u64 = 1125; SumSQ.u64 = 1125; Count.u64 = 1125; 
 l1cache0.GetX_recv : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l1cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 586; SumSQ.u64 = 586; Count.u64 = 586; 
 l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; 
 l1cache0.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.FetchInv_recv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l1cache0.FetchInvX_recv : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l1cache0.Inv_recv : Accumulator : Sum.u64 = 294; SumSQ.u64 = 294; Count.u64 = 294; 
 l1cache0.NACK_recv : Accumulator : Sum.u64 = 1062; SumSQ.u64 = 1062; Count.u64 = 1062; 
 l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 240455; SumSQ.u64 = 3480029; Count.u64 = 17101; 
 l1cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.evict_M : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetS_IS : Accumulator : Sum.u64 = 114834; SumSQ.u64 = 118377092; Count.u64 = 645; 
 l1cache0.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetX_IM : Accumulator : Sum.u64 = 17140; SumSQ.u64 = 11291196; Count.u64 = 79; 
 l1cache0.latency_GetX_SM : Accumulator : Sum.u64 = 16596; SumSQ.u64 = 22915948; Count.u64 = 54; 
 l1cache0.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_S : Accumulator : Sum.u64 = 325; SumSQ.u64 = 325; Count.u64 = 325; 
 l1cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 645; SumSQ.u64 = 645; Count.u64 = 645; 
 l1cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 409; SumSQ.u64 = 409; Count.u64 = 409; 
 l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 586; SumSQ.u64 = 586; Count.u64 = 586; 
 l1cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l1cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l1cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l1cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l1cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l1cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 1511; SumSQ.u64 = 1511; Count.u64 = 1511; 
 l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l1cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; 
 l1cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l1cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l1cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l1cache0.eventSent_AckInv : Accumulator : Sum.u64 = 291; SumSQ.u64 = 291; Count.u64 = 291; 
 l1cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 1206; SumSQ.u64 = 1206; Count.u64 = 1206; 
 l1cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; 
 l1cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_PutS : Accumulator : Sum.u64 = 325; SumSQ.u64 = 325; Count.u64 = 325; 
 l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache0.packet_latency : Accumulator : Sum.u64 = 2520; SumSQ.u64 = 5616; Count.u64 = 1760; 
 l2cache0.send_bit_count : Accumulator : Sum.u64 = 291648; SumSQ.u64 = 121915392; Count.u64 = 1752; 
 l2cache0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.idle_time : Accumulator : Sum.u64 = 3255136; SumSQ.u64 = 20960303926; Count.u64 = 1357; 
 l2cache0.TotalEventsReceived : Accumulator : Sum.u64 = 4438; SumSQ.u64 = 4438; Count.u64 = 4438; 
 l2cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 190; SumSQ.u64 = 190; Count.u64 = 190; 
 l2cache0.CacheHits : Accumulator : Sum.u64 = 373; SumSQ.u64 = 373; Count.u64 = 373; 
 l2cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 373; SumSQ.u64 = 373; Count.u64 = 373; 
 l2cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.CacheMisses : Accumulator : Sum.u64 = 592; SumSQ.u64 = 592; Count.u64 = 592; 
 l2cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 459; SumSQ.u64 = 459; Count.u64 = 459; 
 l2cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l2cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetS_recv : Accumulator : Sum.u64 = 1430; SumSQ.u64 = 1430; Count.u64 = 1430; 
 l2cache0.GetX_recv : Accumulator : Sum.u64 = 277; SumSQ.u64 = 277; Count.u64 = 277; 
 l2cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSResp_recv : Accumulator : Sum.u64 = 406; SumSQ.u64 = 406; Count.u64 = 406; 
 l2cache0.GetXResp_recv : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l2cache0.PutS_recv : Accumulator : Sum.u64 = 325; SumSQ.u64 = 325; Count.u64 = 325; 
 l2cache0.PutM_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache0.PutE_recv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache0.FetchInv_recv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache0.FetchInvX_recv : Accumulator : Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; 
 l2cache0.Inv_recv : Accumulator : Sum.u64 = 435; SumSQ.u64 = 435; Count.u64 = 435; 
 l2cache0.NACK_recv : Accumulator : Sum.u64 = 321; SumSQ.u64 = 321; Count.u64 = 321; 
 l2cache0.MSHR_occupancy : Accumulator : Sum.u64 = 92424; SumSQ.u64 = 550380; Count.u64 = 17097; 
 l2cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetS_IS : Accumulator : Sum.u64 = 52240; SumSQ.u64 = 28411778; Count.u64 = 459; 
 l2cache0.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetX_IM : Accumulator : Sum.u64 = 7983; SumSQ.u64 = 2629693; Count.u64 = 61; 
 l2cache0.latency_GetX_SM : Accumulator : Sum.u64 = 9503; SumSQ.u64 = 6349337; Count.u64 = 72; 
 l2cache0.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 459; SumSQ.u64 = 459; Count.u64 = 459; 
 l2cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 180; SumSQ.u64 = 180; Count.u64 = 180; 
 l2cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l2cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l2cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 406; SumSQ.u64 = 406; Count.u64 = 406; 
 l2cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l2cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l2cache0.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_S : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 l2cache0.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_M : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache0.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 413; SumSQ.u64 = 413; Count.u64 = 413; 
 l2cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache0.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 107; SumSQ.u64 = 107; Count.u64 = 107; 
 l2cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache0.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l2cache0.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l2cache0.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l2cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; 
 l2cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache0.eventSent_GetS : Accumulator : Sum.u64 = 738; SumSQ.u64 = 738; Count.u64 = 738; 
 l2cache0.eventSent_GetX : Accumulator : Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; 
 l2cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l2cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 l2cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; 
 l2cache0.eventSent_AckInv : Accumulator : Sum.u64 = 420; SumSQ.u64 = 420; Count.u64 = 420; 
 l2cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 667; SumSQ.u64 = 667; Count.u64 = 667; 
 l2cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 202; SumSQ.u64 = 202; Count.u64 = 202; 
 l2cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l2cache0.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_FetchInv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache0.eventSent_FetchInvX : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l2cache0.eventSent_Inv : Accumulator : Sum.u64 = 294; SumSQ.u64 = 294; Count.u64 = 294; 
 l2cache0.eventSent_NACK_up : Accumulator : Sum.u64 = 1062; SumSQ.u64 = 1062; Count.u64 = 1062; 
 l2cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache0.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache0.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache0.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache0.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu1.pendCycle : Accumulator : Sum.u64 = 215605; SumSQ.u64 = 3326917; Count.u64 = 14149; 
 l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4169; SumSQ.u64 = 4169; Count.u64 = 4169; 
 l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; 
 l1cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 182; SumSQ.u64 = 182; Count.u64 = 182; 
 l1cache1.CacheHits : Accumulator : Sum.u64 = 497; SumSQ.u64 = 497; Count.u64 = 497; 
 l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 351; SumSQ.u64 = 351; Count.u64 = 351; 
 l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l1cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.CacheMisses : Accumulator : Sum.u64 = 779; SumSQ.u64 = 779; Count.u64 = 779; 
 l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 608; SumSQ.u64 = 608; Count.u64 = 608; 
 l1cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l1cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetS_recv : Accumulator : Sum.u64 = 1145; SumSQ.u64 = 1145; Count.u64 = 1145; 
 l1cache1.GetX_recv : Accumulator : Sum.u64 = 131; SumSQ.u64 = 131; Count.u64 = 131; 
 l1cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSResp_recv : Accumulator : Sum.u64 = 578; SumSQ.u64 = 578; Count.u64 = 578; 
 l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 201; SumSQ.u64 = 201; Count.u64 = 201; 
 l1cache1.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.FetchInv_recv : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l1cache1.Inv_recv : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l1cache1.NACK_recv : Accumulator : Sum.u64 = 1407; SumSQ.u64 = 1407; Count.u64 = 1407; 
 l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 199259; SumSQ.u64 = 2865741; Count.u64 = 16260; 
 l1cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache1.evict_M : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetS_IS : Accumulator : Sum.u64 = 108727; SumSQ.u64 = 66187309; Count.u64 = 651; 
 l1cache1.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetX_IM : Accumulator : Sum.u64 = 15764; SumSQ.u64 = 8787366; Count.u64 = 76; 
 l1cache1.latency_GetX_SM : Accumulator : Sum.u64 = 8459; SumSQ.u64 = 4788423; Count.u64 = 52; 
 l1cache1.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_S : Accumulator : Sum.u64 = 342; SumSQ.u64 = 342; Count.u64 = 342; 
 l1cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 651; SumSQ.u64 = 651; Count.u64 = 651; 
 l1cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 429; SumSQ.u64 = 429; Count.u64 = 429; 
 l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 l1cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 578; SumSQ.u64 = 578; Count.u64 = 578; 
 l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l1cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l1cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l1cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l1cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l1cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 1734; SumSQ.u64 = 1734; Count.u64 = 1734; 
 l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 l1cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; 
 l1cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; 
 l1cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l1cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 1218; SumSQ.u64 = 1218; Count.u64 = 1218; 
 l1cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l1cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_PutS : Accumulator : Sum.u64 = 342; SumSQ.u64 = 342; Count.u64 = 342; 
 l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l2cache1.packet_latency : Accumulator : Sum.u64 = 2573; SumSQ.u64 = 5891; Count.u64 = 1762; 
 l2cache1.send_bit_count : Accumulator : Sum.u64 = 297152; SumSQ.u64 = 125222912; Count.u64 = 1757; 
 l2cache1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.idle_time : Accumulator : Sum.u64 = 3460223; SumSQ.u64 = 75972597065; Count.u64 = 1370; 
 l2cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4814; SumSQ.u64 = 4814; Count.u64 = 4814; 
 l2cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 182; SumSQ.u64 = 182; Count.u64 = 182; 
 l2cache1.CacheHits : Accumulator : Sum.u64 = 488; SumSQ.u64 = 488; Count.u64 = 488; 
 l2cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 487; SumSQ.u64 = 487; Count.u64 = 487; 
 l2cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.CacheMisses : Accumulator : Sum.u64 = 575; SumSQ.u64 = 575; Count.u64 = 575; 
 l2cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; 
 l2cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l2cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetS_recv : Accumulator : Sum.u64 = 1661; SumSQ.u64 = 1661; Count.u64 = 1661; 
 l2cache1.GetX_recv : Accumulator : Sum.u64 = 311; SumSQ.u64 = 311; Count.u64 = 311; 
 l2cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSResp_recv : Accumulator : Sum.u64 = 380; SumSQ.u64 = 380; Count.u64 = 380; 
 l2cache1.GetXResp_recv : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 l2cache1.PutS_recv : Accumulator : Sum.u64 = 342; SumSQ.u64 = 342; Count.u64 = 342; 
 l2cache1.PutM_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache1.PutE_recv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache1.FetchInv_recv : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache1.FetchInvX_recv : Accumulator : Sum.u64 = 162; SumSQ.u64 = 162; Count.u64 = 162; 
 l2cache1.Inv_recv : Accumulator : Sum.u64 = 441; SumSQ.u64 = 441; Count.u64 = 441; 
 l2cache1.NACK_recv : Accumulator : Sum.u64 = 325; SumSQ.u64 = 325; Count.u64 = 325; 
 l2cache1.MSHR_occupancy : Accumulator : Sum.u64 = 88701; SumSQ.u64 = 574799; Count.u64 = 16263; 
 l2cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetS_IS : Accumulator : Sum.u64 = 53391; SumSQ.u64 = 22420051; Count.u64 = 448; 
 l2cache1.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetX_IM : Accumulator : Sum.u64 = 6921; SumSQ.u64 = 1705149; Count.u64 = 52; 
 l2cache1.latency_GetX_SM : Accumulator : Sum.u64 = 6276; SumSQ.u64 = 786982; Count.u64 = 75; 
 l2cache1.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; 
 l2cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 198; SumSQ.u64 = 198; Count.u64 = 198; 
 l2cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l2cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 380; SumSQ.u64 = 380; Count.u64 = 380; 
 l2cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l2cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache1.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_S : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l2cache1.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_M : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache1.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 420; SumSQ.u64 = 420; Count.u64 = 420; 
 l2cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; 
 l2cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l2cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 l2cache1.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l2cache1.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 l2cache1.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 l2cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache1.eventSent_GetS : Accumulator : Sum.u64 = 762; SumSQ.u64 = 762; Count.u64 = 762; 
 l2cache1.eventSent_GetX : Accumulator : Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; 
 l2cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; 
 l2cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; 
 l2cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l2cache1.eventSent_AckInv : Accumulator : Sum.u64 = 425; SumSQ.u64 = 425; Count.u64 = 425; 
 l2cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 651; SumSQ.u64 = 651; Count.u64 = 651; 
 l2cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; 
 l2cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l2cache1.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_FetchInv : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache1.eventSent_FetchInvX : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l2cache1.eventSent_Inv : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l2cache1.eventSent_NACK_up : Accumulator : Sum.u64 = 1407; SumSQ.u64 = 1407; Count.u64 = 1407; 
 l2cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache1.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l2cache1.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache1.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache1.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache1.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu2.pendCycle : Accumulator : Sum.u64 = 220502; SumSQ.u64 = 3392240; Count.u64 = 14743; 
 l1cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4420; SumSQ.u64 = 4420; Count.u64 = 4420; 
 l1cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 l1cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 198; SumSQ.u64 = 198; Count.u64 = 198; 
 l1cache2.CacheHits : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 l1cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 351; SumSQ.u64 = 351; Count.u64 = 351; 
 l1cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l1cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.CacheMisses : Accumulator : Sum.u64 = 759; SumSQ.u64 = 759; Count.u64 = 759; 
 l1cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; 
 l1cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 104; SumSQ.u64 = 104; Count.u64 = 104; 
 l1cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l1cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l1cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetS_recv : Accumulator : Sum.u64 = 1119; SumSQ.u64 = 1119; Count.u64 = 1119; 
 l1cache2.GetX_recv : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l1cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSResp_recv : Accumulator : Sum.u64 = 572; SumSQ.u64 = 572; Count.u64 = 572; 
 l1cache2.GetXResp_recv : Accumulator : Sum.u64 = 187; SumSQ.u64 = 187; Count.u64 = 187; 
 l1cache2.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.FetchInv_recv : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache2.FetchInvX_recv : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l1cache2.Inv_recv : Accumulator : Sum.u64 = 270; SumSQ.u64 = 270; Count.u64 = 270; 
 l1cache2.NACK_recv : Accumulator : Sum.u64 = 1704; SumSQ.u64 = 1704; Count.u64 = 1704; 
 l1cache2.MSHR_occupancy : Accumulator : Sum.u64 = 203500; SumSQ.u64 = 2909864; Count.u64 = 16262; 
 l1cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_E : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache2.evict_M : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetS_IS : Accumulator : Sum.u64 = 107371; SumSQ.u64 = 51107923; Count.u64 = 633; 
 l1cache2.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetX_IM : Accumulator : Sum.u64 = 14402; SumSQ.u64 = 5630416; Count.u64 = 73; 
 l1cache2.latency_GetX_SM : Accumulator : Sum.u64 = 14985; SumSQ.u64 = 9116721; Count.u64 = 53; 
 l1cache2.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_S : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l1cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 633; SumSQ.u64 = 633; Count.u64 = 633; 
 l1cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 412; SumSQ.u64 = 412; Count.u64 = 412; 
 l1cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l1cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l1cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 572; SumSQ.u64 = 572; Count.u64 = 572; 
 l1cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l1cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l1cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 253; SumSQ.u64 = 253; Count.u64 = 253; 
 l1cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l1cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l1cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l1cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l1cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l1cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache2.eventSent_GetS : Accumulator : Sum.u64 = 1879; SumSQ.u64 = 1879; Count.u64 = 1879; 
 l1cache2.eventSent_GetX : Accumulator : Sum.u64 = 409; SumSQ.u64 = 409; Count.u64 = 409; 
 l1cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_PutM : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 247; SumSQ.u64 = 247; Count.u64 = 247; 
 l1cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 174; SumSQ.u64 = 174; Count.u64 = 174; 
 l1cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; 
 l1cache2.eventSent_AckInv : Accumulator : Sum.u64 = 266; SumSQ.u64 = 266; Count.u64 = 266; 
 l1cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 1198; SumSQ.u64 = 1198; Count.u64 = 1198; 
 l1cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; 
 l1cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l1cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_PutS : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l1cache2.eventSent_PutE : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache2.packet_latency : Accumulator : Sum.u64 = 2828; SumSQ.u64 = 6976; Count.u64 = 1835; 
 l2cache2.send_bit_count : Accumulator : Sum.u64 = 310112; SumSQ.u64 = 130774016; Count.u64 = 1831; 
 l2cache2.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.idle_time : Accumulator : Sum.u64 = 3361434; SumSQ.u64 = 53891379242; Count.u64 = 1398; 
 l2cache2.TotalEventsReceived : Accumulator : Sum.u64 = 5139; SumSQ.u64 = 5139; Count.u64 = 5139; 
 l2cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 198; SumSQ.u64 = 198; Count.u64 = 198; 
 l2cache2.CacheHits : Accumulator : Sum.u64 = 533; SumSQ.u64 = 533; Count.u64 = 533; 
 l2cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 529; SumSQ.u64 = 529; Count.u64 = 529; 
 l2cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.CacheMisses : Accumulator : Sum.u64 = 560; SumSQ.u64 = 560; Count.u64 = 560; 
 l2cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 437; SumSQ.u64 = 437; Count.u64 = 437; 
 l2cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l2cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetS_recv : Accumulator : Sum.u64 = 1800; SumSQ.u64 = 1800; Count.u64 = 1800; 
 l2cache2.GetX_recv : Accumulator : Sum.u64 = 396; SumSQ.u64 = 396; Count.u64 = 396; 
 l2cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSResp_recv : Accumulator : Sum.u64 = 383; SumSQ.u64 = 383; Count.u64 = 383; 
 l2cache2.GetXResp_recv : Accumulator : Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; 
 l2cache2.PutS_recv : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l2cache2.PutM_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache2.PutE_recv : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache2.FetchInv_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache2.FetchInvX_recv : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l2cache2.Inv_recv : Accumulator : Sum.u64 = 455; SumSQ.u64 = 455; Count.u64 = 455; 
 l2cache2.NACK_recv : Accumulator : Sum.u64 = 392; SumSQ.u64 = 392; Count.u64 = 392; 
 l2cache2.MSHR_occupancy : Accumulator : Sum.u64 = 92971; SumSQ.u64 = 610431; Count.u64 = 16265; 
 l2cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetS_IS : Accumulator : Sum.u64 = 50486; SumSQ.u64 = 15226588; Count.u64 = 437; 
 l2cache2.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetX_IM : Accumulator : Sum.u64 = 7231; SumSQ.u64 = 1431059; Count.u64 = 52; 
 l2cache2.latency_GetX_SM : Accumulator : Sum.u64 = 9067; SumSQ.u64 = 3820591; Count.u64 = 71; 
 l2cache2.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 437; SumSQ.u64 = 437; Count.u64 = 437; 
 l2cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 189; SumSQ.u64 = 189; Count.u64 = 189; 
 l2cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l2cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l2cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 383; SumSQ.u64 = 383; Count.u64 = 383; 
 l2cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l2cache2.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_S : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l2cache2.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_M : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache2.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 423; SumSQ.u64 = 423; Count.u64 = 423; 
 l2cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache2.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 105; SumSQ.u64 = 105; Count.u64 = 105; 
 l2cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache2.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l2cache2.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 259; SumSQ.u64 = 259; Count.u64 = 259; 
 l2cache2.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache2.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; 
 l2cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache2.eventSent_GetS : Accumulator : Sum.u64 = 757; SumSQ.u64 = 757; Count.u64 = 757; 
 l2cache2.eventSent_GetX : Accumulator : Sum.u64 = 221; SumSQ.u64 = 221; Count.u64 = 221; 
 l2cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l2cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l2cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 146; SumSQ.u64 = 146; Count.u64 = 146; 
 l2cache2.eventSent_AckInv : Accumulator : Sum.u64 = 430; SumSQ.u64 = 430; Count.u64 = 430; 
 l2cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 651; SumSQ.u64 = 651; Count.u64 = 651; 
 l2cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 200; SumSQ.u64 = 200; Count.u64 = 200; 
 l2cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l2cache2.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_FetchInv : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache2.eventSent_FetchInvX : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l2cache2.eventSent_Inv : Accumulator : Sum.u64 = 270; SumSQ.u64 = 270; Count.u64 = 270; 
 l2cache2.eventSent_NACK_up : Accumulator : Sum.u64 = 1704; SumSQ.u64 = 1704; Count.u64 = 1704; 
 l2cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache2.stateEvent_PutE_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache2.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache2.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache2.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache2.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu3.pendCycle : Accumulator : Sum.u64 = 255698; SumSQ.u64 = 3962050; Count.u64 = 16713; 
 l1cache3.TotalEventsReceived : Accumulator : Sum.u64 = 3784; SumSQ.u64 = 3784; Count.u64 = 3784; 
 l1cache3.TotalEventsReplayed : Accumulator : Sum.u64 = 289; SumSQ.u64 = 289; Count.u64 = 289; 
 l1cache3.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 190; SumSQ.u64 = 190; Count.u64 = 190; 
 l1cache3.CacheHits : Accumulator : Sum.u64 = 489; SumSQ.u64 = 489; Count.u64 = 489; 
 l1cache3.GetSHit_Arrival : Accumulator : Sum.u64 = 349; SumSQ.u64 = 349; Count.u64 = 349; 
 l1cache3.GetXHit_Arrival : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache3.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSHit_Blocked : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l1cache3.GetXHit_Blocked : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache3.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.CacheMisses : Accumulator : Sum.u64 = 780; SumSQ.u64 = 780; Count.u64 = 780; 
 l1cache3.GetSMiss_Arrival : Accumulator : Sum.u64 = 629; SumSQ.u64 = 629; Count.u64 = 629; 
 l1cache3.GetXMiss_Arrival : Accumulator : Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; 
 l1cache3.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSMiss_Blocked : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache3.GetXMiss_Blocked : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache3.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetS_recv : Accumulator : Sum.u64 = 1135; SumSQ.u64 = 1135; Count.u64 = 1135; 
 l1cache3.GetX_recv : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; 
 l1cache3.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSResp_recv : Accumulator : Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; 
 l1cache3.GetXResp_recv : Accumulator : Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; 
 l1cache3.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.FetchInv_recv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache3.FetchInvX_recv : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l1cache3.Inv_recv : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l1cache3.NACK_recv : Accumulator : Sum.u64 = 1009; SumSQ.u64 = 1009; Count.u64 = 1009; 
 l1cache3.MSHR_occupancy : Accumulator : Sum.u64 = 239575; SumSQ.u64 = 3505595; Count.u64 = 16905; 
 l1cache3.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_E : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache3.evict_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache3.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetS_IS : Accumulator : Sum.u64 = 121373; SumSQ.u64 = 151412951; Count.u64 = 657; 
 l1cache3.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetX_IM : Accumulator : Sum.u64 = 18369; SumSQ.u64 = 24379847; Count.u64 = 80; 
 l1cache3.latency_GetX_SM : Accumulator : Sum.u64 = 9160; SumSQ.u64 = 5689764; Count.u64 = 43; 
 l1cache3.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_S : Accumulator : Sum.u64 = 321; SumSQ.u64 = 321; Count.u64 = 321; 
 l1cache3.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetS_I : Accumulator : Sum.u64 = 657; SumSQ.u64 = 657; Count.u64 = 657; 
 l1cache3.stateEvent_GetS_S : Accumulator : Sum.u64 = 415; SumSQ.u64 = 415; Count.u64 = 415; 
 l1cache3.stateEvent_GetS_M : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache3.stateEvent_GetX_I : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l1cache3.stateEvent_GetX_S : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache3.stateEvent_GetX_M : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache3.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; 
 l1cache3.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l1cache3.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l1cache3.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache3.stateEvent_Inv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache3.stateEvent_Inv_S : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l1cache3.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache3.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache3.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 88; SumSQ.u64 = 88; Count.u64 = 88; 
 l1cache3.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache3.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache3.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache3.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l1cache3.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 l1cache3.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache3.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache3.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l1cache3.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache3.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache3.eventSent_GetS : Accumulator : Sum.u64 = 1444; SumSQ.u64 = 1444; Count.u64 = 1444; 
 l1cache3.eventSent_GetX : Accumulator : Sum.u64 = 259; SumSQ.u64 = 259; Count.u64 = 259; 
 l1cache3.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_PutM : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache3.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_FlushLine : Accumulator : Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; 
 l1cache3.eventSent_FlushLineInv : Accumulator : Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; 
 l1cache3.eventSent_FetchResp : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache3.eventSent_FetchXResp : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l1cache3.eventSent_AckInv : Accumulator : Sum.u64 = 302; SumSQ.u64 = 302; Count.u64 = 302; 
 l1cache3.eventSent_GetSResp : Accumulator : Sum.u64 = 1212; SumSQ.u64 = 1212; Count.u64 = 1212; 
 l1cache3.eventSent_GetXResp : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l1cache3.eventSent_FlushLineResp : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l1cache3.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_PutS : Accumulator : Sum.u64 = 321; SumSQ.u64 = 321; Count.u64 = 321; 
 l1cache3.eventSent_PutE : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache3.stateEvent_GetS_E : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache3.stateEvent_GetX_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache3.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache3.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache3.packet_latency : Accumulator : Sum.u64 = 2776; SumSQ.u64 = 6528; Count.u64 = 1862; 
 l2cache3.send_bit_count : Accumulator : Sum.u64 = 295328; SumSQ.u64 = 120378368; Count.u64 = 1858; 
 l2cache3.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.idle_time : Accumulator : Sum.u64 = 3175879; SumSQ.u64 = 15750412799; Count.u64 = 1470; 
 l2cache3.TotalEventsReceived : Accumulator : Sum.u64 = 4500; SumSQ.u64 = 4500; Count.u64 = 4500; 
 l2cache3.TotalEventsReplayed : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache3.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 190; SumSQ.u64 = 190; Count.u64 = 190; 
 l2cache3.CacheHits : Accumulator : Sum.u64 = 360; SumSQ.u64 = 360; Count.u64 = 360; 
 l2cache3.GetSHit_Arrival : Accumulator : Sum.u64 = 360; SumSQ.u64 = 360; Count.u64 = 360; 
 l2cache3.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.CacheMisses : Accumulator : Sum.u64 = 602; SumSQ.u64 = 602; Count.u64 = 602; 
 l2cache3.GetSMiss_Arrival : Accumulator : Sum.u64 = 479; SumSQ.u64 = 479; Count.u64 = 479; 
 l2cache3.GetXMiss_Arrival : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l2cache3.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetS_recv : Accumulator : Sum.u64 = 1367; SumSQ.u64 = 1367; Count.u64 = 1367; 
 l2cache3.GetX_recv : Accumulator : Sum.u64 = 250; SumSQ.u64 = 250; Count.u64 = 250; 
 l2cache3.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSResp_recv : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l2cache3.GetXResp_recv : Accumulator : Sum.u64 = 191; SumSQ.u64 = 191; Count.u64 = 191; 
 l2cache3.PutS_recv : Accumulator : Sum.u64 = 321; SumSQ.u64 = 321; Count.u64 = 321; 
 l2cache3.PutM_recv : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache3.PutE_recv : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l2cache3.FetchInv_recv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache3.FetchInvX_recv : Accumulator : Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; 
 l2cache3.Inv_recv : Accumulator : Sum.u64 = 459; SumSQ.u64 = 459; Count.u64 = 459; 
 l2cache3.NACK_recv : Accumulator : Sum.u64 = 383; SumSQ.u64 = 383; Count.u64 = 383; 
 l2cache3.MSHR_occupancy : Accumulator : Sum.u64 = 91535; SumSQ.u64 = 544339; Count.u64 = 16910; 
 l2cache3.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetS_IS : Accumulator : Sum.u64 = 55746; SumSQ.u64 = 19341684; Count.u64 = 479; 
 l2cache3.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetX_IM : Accumulator : Sum.u64 = 8358; SumSQ.u64 = 2992424; Count.u64 = 69; 
 l2cache3.latency_GetX_SM : Accumulator : Sum.u64 = 5199; SumSQ.u64 = 819929; Count.u64 = 54; 
 l2cache3.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetS_I : Accumulator : Sum.u64 = 479; SumSQ.u64 = 479; Count.u64 = 479; 
 l2cache3.stateEvent_GetS_S : Accumulator : Sum.u64 = 173; SumSQ.u64 = 173; Count.u64 = 173; 
 l2cache3.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_GetX_I : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 l2cache3.stateEvent_GetX_S : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache3.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l2cache3.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l2cache3.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache3.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l2cache3.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_S : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 l2cache3.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_M : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l2cache3.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_S : Accumulator : Sum.u64 = 435; SumSQ.u64 = 435; Count.u64 = 435; 
 l2cache3.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l2cache3.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l2cache3.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache3.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l2cache3.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 295; SumSQ.u64 = 295; Count.u64 = 295; 
 l2cache3.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache3.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache3.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache3.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache3.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache3.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache3.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache3.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l2cache3.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache3.eventSent_GetS : Accumulator : Sum.u64 = 839; SumSQ.u64 = 839; Count.u64 = 839; 
 l2cache3.eventSent_GetX : Accumulator : Sum.u64 = 190; SumSQ.u64 = 190; Count.u64 = 190; 
 l2cache3.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_FlushLine : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; 
 l2cache3.eventSent_FlushLineInv : Accumulator : Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; 
 l2cache3.eventSent_FetchResp : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache3.eventSent_FetchXResp : Accumulator : Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; 
 l2cache3.eventSent_AckInv : Accumulator : Sum.u64 = 443; SumSQ.u64 = 443; Count.u64 = 443; 
 l2cache3.eventSent_NACK_down : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache3.eventSent_GetSResp : Accumulator : Sum.u64 = 661; SumSQ.u64 = 661; Count.u64 = 661; 
 l2cache3.eventSent_GetXResp : Accumulator : Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; 
 l2cache3.eventSent_FlushLineResp : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l2cache3.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_FetchInv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache3.eventSent_FetchInvX : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l2cache3.eventSent_Inv : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l2cache3.eventSent_NACK_up : Accumulator : Sum.u64 = 1009; SumSQ.u64 = 1009; Count.u64 = 1009; 
 l2cache3.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetS_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache3.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l2cache3.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache3.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache3.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 l2cache3.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache3.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu4.pendCycle : Accumulator : Sum.u64 = 254954; SumSQ.u64 = 3948474; Count.u64 = 16660; 
 l1cache4.TotalEventsReceived : Accumulator : Sum.u64 = 4003; SumSQ.u64 = 4003; Count.u64 = 4003; 
 l1cache4.TotalEventsReplayed : Accumulator : Sum.u64 = 308; SumSQ.u64 = 308; Count.u64 = 308; 
 l1cache4.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l1cache4.CacheHits : Accumulator : Sum.u64 = 491; SumSQ.u64 = 491; Count.u64 = 491; 
 l1cache4.GetSHit_Arrival : Accumulator : Sum.u64 = 329; SumSQ.u64 = 329; Count.u64 = 329; 
 l1cache4.GetXHit_Arrival : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSHit_Blocked : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l1cache4.GetXHit_Blocked : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache4.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.CacheMisses : Accumulator : Sum.u64 = 801; SumSQ.u64 = 801; Count.u64 = 801; 
 l1cache4.GetSMiss_Arrival : Accumulator : Sum.u64 = 640; SumSQ.u64 = 640; Count.u64 = 640; 
 l1cache4.GetXMiss_Arrival : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l1cache4.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSMiss_Blocked : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l1cache4.GetXMiss_Blocked : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache4.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetS_recv : Accumulator : Sum.u64 = 1154; SumSQ.u64 = 1154; Count.u64 = 1154; 
 l1cache4.GetX_recv : Accumulator : Sum.u64 = 138; SumSQ.u64 = 138; Count.u64 = 138; 
 l1cache4.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSResp_recv : Accumulator : Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; 
 l1cache4.GetXResp_recv : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 l1cache4.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.FetchInv_recv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache4.FetchInvX_recv : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; 
 l1cache4.Inv_recv : Accumulator : Sum.u64 = 296; SumSQ.u64 = 296; Count.u64 = 296; 
 l1cache4.NACK_recv : Accumulator : Sum.u64 = 1213; SumSQ.u64 = 1213; Count.u64 = 1213; 
 l1cache4.MSHR_occupancy : Accumulator : Sum.u64 = 238835; SumSQ.u64 = 3487037; Count.u64 = 16658; 
 l1cache4.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_E : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache4.evict_M : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache4.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetS_IS : Accumulator : Sum.u64 = 115312; SumSQ.u64 = 98218936; Count.u64 = 671; 
 l1cache4.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetX_IM : Accumulator : Sum.u64 = 15894; SumSQ.u64 = 7581818; Count.u64 = 87; 
 l1cache4.latency_GetX_SM : Accumulator : Sum.u64 = 14468; SumSQ.u64 = 24538124; Count.u64 = 43; 
 l1cache4.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_S : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l1cache4.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetS_I : Accumulator : Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; 
 l1cache4.stateEvent_GetS_S : Accumulator : Sum.u64 = 410; SumSQ.u64 = 410; Count.u64 = 410; 
 l1cache4.stateEvent_GetS_M : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache4.stateEvent_GetX_I : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l1cache4.stateEvent_GetX_S : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache4.stateEvent_GetX_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache4.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; 
 l1cache4.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l1cache4.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; 
 l1cache4.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache4.stateEvent_Inv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_Inv_S : Accumulator : Sum.u64 = 286; SumSQ.u64 = 286; Count.u64 = 286; 
 l1cache4.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache4.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l1cache4.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache4.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache4.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache4.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache4.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache4.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache4.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l1cache4.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache4.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache4.eventSent_GetS : Accumulator : Sum.u64 = 1579; SumSQ.u64 = 1579; Count.u64 = 1579; 
 l1cache4.eventSent_GetX : Accumulator : Sum.u64 = 302; SumSQ.u64 = 302; Count.u64 = 302; 
 l1cache4.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_PutM : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache4.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_FlushLine : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l1cache4.eventSent_FlushLineInv : Accumulator : Sum.u64 = 171; SumSQ.u64 = 171; Count.u64 = 171; 
 l1cache4.eventSent_FetchResp : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache4.eventSent_FetchXResp : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l1cache4.eventSent_AckInv : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l1cache4.eventSent_GetSResp : Accumulator : Sum.u64 = 1220; SumSQ.u64 = 1220; Count.u64 = 1220; 
 l1cache4.eventSent_GetXResp : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l1cache4.eventSent_FlushLineResp : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l1cache4.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_PutS : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l1cache4.eventSent_PutE : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache4.stateEvent_GetS_E : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache4.stateEvent_GetX_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache4.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l2cache4.packet_latency : Accumulator : Sum.u64 = 2779; SumSQ.u64 = 6787; Count.u64 = 1820; 
 l2cache4.send_bit_count : Accumulator : Sum.u64 = 301728; SumSQ.u64 = 126090240; Count.u64 = 1815; 
 l2cache4.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.idle_time : Accumulator : Sum.u64 = 3218419; SumSQ.u64 = 16513323975; Count.u64 = 1429; 
 l2cache4.TotalEventsReceived : Accumulator : Sum.u64 = 4711; SumSQ.u64 = 4711; Count.u64 = 4711; 
 l2cache4.TotalEventsReplayed : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache4.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l2cache4.CacheHits : Accumulator : Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; 
 l2cache4.GetSHit_Arrival : Accumulator : Sum.u64 = 432; SumSQ.u64 = 432; Count.u64 = 432; 
 l2cache4.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.CacheMisses : Accumulator : Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; 
 l2cache4.GetSMiss_Arrival : Accumulator : Sum.u64 = 482; SumSQ.u64 = 482; Count.u64 = 482; 
 l2cache4.GetXMiss_Arrival : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l2cache4.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetS_recv : Accumulator : Sum.u64 = 1513; SumSQ.u64 = 1513; Count.u64 = 1513; 
 l2cache4.GetX_recv : Accumulator : Sum.u64 = 295; SumSQ.u64 = 295; Count.u64 = 295; 
 l2cache4.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSResp_recv : Accumulator : Sum.u64 = 407; SumSQ.u64 = 407; Count.u64 = 407; 
 l2cache4.GetXResp_recv : Accumulator : Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; 
 l2cache4.PutS_recv : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l2cache4.PutM_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache4.PutE_recv : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache4.FetchInv_recv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache4.FetchInvX_recv : Accumulator : Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; 
 l2cache4.Inv_recv : Accumulator : Sum.u64 = 455; SumSQ.u64 = 455; Count.u64 = 455; 
 l2cache4.NACK_recv : Accumulator : Sum.u64 = 346; SumSQ.u64 = 346; Count.u64 = 346; 
 l2cache4.MSHR_occupancy : Accumulator : Sum.u64 = 91473; SumSQ.u64 = 553281; Count.u64 = 16656; 
 l2cache4.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetS_IS : Accumulator : Sum.u64 = 48786; SumSQ.u64 = 10957714; Count.u64 = 482; 
 l2cache4.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetX_IM : Accumulator : Sum.u64 = 7025; SumSQ.u64 = 1124807; Count.u64 = 60; 
 l2cache4.latency_GetX_SM : Accumulator : Sum.u64 = 13055; SumSQ.u64 = 18313515; Count.u64 = 69; 
 l2cache4.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetS_I : Accumulator : Sum.u64 = 482; SumSQ.u64 = 482; Count.u64 = 482; 
 l2cache4.stateEvent_GetS_S : Accumulator : Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; 
 l2cache4.stateEvent_GetS_M : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache4.stateEvent_GetX_I : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l2cache4.stateEvent_GetX_S : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 l2cache4.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 407; SumSQ.u64 = 407; Count.u64 = 407; 
 l2cache4.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache4.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l2cache4.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache4.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_S : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l2cache4.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_M : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache4.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_S : Accumulator : Sum.u64 = 434; SumSQ.u64 = 434; Count.u64 = 434; 
 l2cache4.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; 
 l2cache4.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache4.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache4.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 l2cache4.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 289; SumSQ.u64 = 289; Count.u64 = 289; 
 l2cache4.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache4.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache4.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache4.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache4.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache4.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l2cache4.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache4.eventSent_GetS : Accumulator : Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; 
 l2cache4.eventSent_GetX : Accumulator : Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; 
 l2cache4.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_FlushLine : Accumulator : Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; 
 l2cache4.eventSent_FlushLineInv : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l2cache4.eventSent_FetchResp : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache4.eventSent_FetchXResp : Accumulator : Sum.u64 = 161; SumSQ.u64 = 161; Count.u64 = 161; 
 l2cache4.eventSent_AckInv : Accumulator : Sum.u64 = 440; SumSQ.u64 = 440; Count.u64 = 440; 
 l2cache4.eventSent_NACK_down : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l2cache4.eventSent_GetSResp : Accumulator : Sum.u64 = 650; SumSQ.u64 = 650; Count.u64 = 650; 
 l2cache4.eventSent_GetXResp : Accumulator : Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; 
 l2cache4.eventSent_FlushLineResp : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l2cache4.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_FetchInv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache4.eventSent_FetchInvX : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; 
 l2cache4.eventSent_Inv : Accumulator : Sum.u64 = 296; SumSQ.u64 = 296; Count.u64 = 296; 
 l2cache4.eventSent_NACK_up : Accumulator : Sum.u64 = 1213; SumSQ.u64 = 1213; Count.u64 = 1213; 
 l2cache4.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache4.stateEvent_PutE_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l2cache4.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache4.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache4.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache4.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu5.pendCycle : Accumulator : Sum.u64 = 235576; SumSQ.u64 = 3647578; Count.u64 = 15373; 
 l1cache5.TotalEventsReceived : Accumulator : Sum.u64 = 3952; SumSQ.u64 = 3952; Count.u64 = 3952; 
 l1cache5.TotalEventsReplayed : Accumulator : Sum.u64 = 317; SumSQ.u64 = 317; Count.u64 = 317; 
 l1cache5.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 178; SumSQ.u64 = 178; Count.u64 = 178; 
 l1cache5.CacheHits : Accumulator : Sum.u64 = 513; SumSQ.u64 = 513; Count.u64 = 513; 
 l1cache5.GetSHit_Arrival : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l1cache5.GetXHit_Arrival : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache5.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSHit_Blocked : Accumulator : Sum.u64 = 158; SumSQ.u64 = 158; Count.u64 = 158; 
 l1cache5.GetXHit_Blocked : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache5.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.CacheMisses : Accumulator : Sum.u64 = 767; SumSQ.u64 = 767; Count.u64 = 767; 
 l1cache5.GetSMiss_Arrival : Accumulator : Sum.u64 = 600; SumSQ.u64 = 600; Count.u64 = 600; 
 l1cache5.GetXMiss_Arrival : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l1cache5.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSMiss_Blocked : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache5.GetXMiss_Blocked : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache5.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetS_recv : Accumulator : Sum.u64 = 1136; SumSQ.u64 = 1136; Count.u64 = 1136; 
 l1cache5.GetX_recv : Accumulator : Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; 
 l1cache5.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSResp_recv : Accumulator : Sum.u64 = 578; SumSQ.u64 = 578; Count.u64 = 578; 
 l1cache5.GetXResp_recv : Accumulator : Sum.u64 = 189; SumSQ.u64 = 189; Count.u64 = 189; 
 l1cache5.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.FetchInv_recv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache5.FetchInvX_recv : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l1cache5.Inv_recv : Accumulator : Sum.u64 = 289; SumSQ.u64 = 289; Count.u64 = 289; 
 l1cache5.NACK_recv : Accumulator : Sum.u64 = 1207; SumSQ.u64 = 1207; Count.u64 = 1207; 
 l1cache5.MSHR_occupancy : Accumulator : Sum.u64 = 219890; SumSQ.u64 = 3200426; Count.u64 = 16429; 
 l1cache5.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache5.evict_M : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache5.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetS_IS : Accumulator : Sum.u64 = 113766; SumSQ.u64 = 90807096; Count.u64 = 637; 
 l1cache5.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetX_IM : Accumulator : Sum.u64 = 14771; SumSQ.u64 = 8388343; Count.u64 = 78; 
 l1cache5.latency_GetX_SM : Accumulator : Sum.u64 = 9551; SumSQ.u64 = 4988929; Count.u64 = 52; 
 l1cache5.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_S : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 l1cache5.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetS_I : Accumulator : Sum.u64 = 637; SumSQ.u64 = 637; Count.u64 = 637; 
 l1cache5.stateEvent_GetS_S : Accumulator : Sum.u64 = 426; SumSQ.u64 = 426; Count.u64 = 426; 
 l1cache5.stateEvent_GetS_M : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l1cache5.stateEvent_GetX_I : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l1cache5.stateEvent_GetX_S : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l1cache5.stateEvent_GetX_M : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache5.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 578; SumSQ.u64 = 578; Count.u64 = 578; 
 l1cache5.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l1cache5.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l1cache5.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache5.stateEvent_Inv_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_Inv_S : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l1cache5.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l1cache5.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache5.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache5.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache5.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache5.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache5.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache5.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache5.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l1cache5.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l1cache5.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache5.eventSent_GetS : Accumulator : Sum.u64 = 1554; SumSQ.u64 = 1554; Count.u64 = 1554; 
 l1cache5.eventSent_GetX : Accumulator : Sum.u64 = 298; SumSQ.u64 = 298; Count.u64 = 298; 
 l1cache5.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_PutM : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache5.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_FlushLine : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l1cache5.eventSent_FlushLineInv : Accumulator : Sum.u64 = 172; SumSQ.u64 = 172; Count.u64 = 172; 
 l1cache5.eventSent_FetchResp : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache5.eventSent_FetchXResp : Accumulator : Sum.u64 = 121; SumSQ.u64 = 121; Count.u64 = 121; 
 l1cache5.eventSent_AckInv : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l1cache5.eventSent_GetSResp : Accumulator : Sum.u64 = 1211; SumSQ.u64 = 1211; Count.u64 = 1211; 
 l1cache5.eventSent_GetXResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l1cache5.eventSent_FlushLineResp : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l1cache5.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_PutS : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 l1cache5.eventSent_PutE : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache5.stateEvent_GetS_E : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 l1cache5.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache5.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache5.packet_latency : Accumulator : Sum.u64 = 2885; SumSQ.u64 = 6997; Count.u64 = 1866; 
 l2cache5.send_bit_count : Accumulator : Sum.u64 = 296640; SumSQ.u64 = 121042944; Count.u64 = 1864; 
 l2cache5.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.idle_time : Accumulator : Sum.u64 = 3249046; SumSQ.u64 = 20720272692; Count.u64 = 1466; 
 l2cache5.TotalEventsReceived : Accumulator : Sum.u64 = 4686; SumSQ.u64 = 4686; Count.u64 = 4686; 
 l2cache5.TotalEventsReplayed : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache5.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 178; SumSQ.u64 = 178; Count.u64 = 178; 
 l2cache5.CacheHits : Accumulator : Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; 
 l2cache5.GetSHit_Arrival : Accumulator : Sum.u64 = 349; SumSQ.u64 = 349; Count.u64 = 349; 
 l2cache5.GetXHit_Arrival : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache5.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.CacheMisses : Accumulator : Sum.u64 = 593; SumSQ.u64 = 593; Count.u64 = 593; 
 l2cache5.GetSMiss_Arrival : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 l2cache5.GetXMiss_Arrival : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l2cache5.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetS_recv : Accumulator : Sum.u64 = 1479; SumSQ.u64 = 1479; Count.u64 = 1479; 
 l2cache5.GetX_recv : Accumulator : Sum.u64 = 292; SumSQ.u64 = 292; Count.u64 = 292; 
 l2cache5.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSResp_recv : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l2cache5.GetXResp_recv : Accumulator : Sum.u64 = 182; SumSQ.u64 = 182; Count.u64 = 182; 
 l2cache5.PutS_recv : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 l2cache5.PutM_recv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache5.PutE_recv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache5.FetchInv_recv : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache5.FetchInvX_recv : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l2cache5.Inv_recv : Accumulator : Sum.u64 = 466; SumSQ.u64 = 466; Count.u64 = 466; 
 l2cache5.NACK_recv : Accumulator : Sum.u64 = 405; SumSQ.u64 = 405; Count.u64 = 405; 
 l2cache5.MSHR_occupancy : Accumulator : Sum.u64 = 92183; SumSQ.u64 = 577431; Count.u64 = 16432; 
 l2cache5.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetS_IS : Accumulator : Sum.u64 = 55918; SumSQ.u64 = 27416248; Count.u64 = 465; 
 l2cache5.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetX_IM : Accumulator : Sum.u64 = 7310; SumSQ.u64 = 1559290; Count.u64 = 54; 
 l2cache5.latency_GetX_SM : Accumulator : Sum.u64 = 6517; SumSQ.u64 = 792083; Count.u64 = 74; 
 l2cache5.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetS_I : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 l2cache5.stateEvent_GetS_S : Accumulator : Sum.u64 = 167; SumSQ.u64 = 167; Count.u64 = 167; 
 l2cache5.stateEvent_GetS_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_GetX_I : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache5.stateEvent_GetX_S : Accumulator : Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; 
 l2cache5.stateEvent_GetX_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l2cache5.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache5.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l2cache5.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache5.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_S : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 l2cache5.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_M : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache5.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_S : Accumulator : Sum.u64 = 444; SumSQ.u64 = 444; Count.u64 = 444; 
 l2cache5.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache5.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 106; SumSQ.u64 = 106; Count.u64 = 106; 
 l2cache5.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache5.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache5.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; 
 l2cache5.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 285; SumSQ.u64 = 285; Count.u64 = 285; 
 l2cache5.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache5.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache5.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache5.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache5.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l2cache5.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache5.eventSent_GetS : Accumulator : Sum.u64 = 822; SumSQ.u64 = 822; Count.u64 = 822; 
 l2cache5.eventSent_GetX : Accumulator : Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; 
 l2cache5.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_FlushLine : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l2cache5.eventSent_FlushLineInv : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l2cache5.eventSent_FetchResp : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache5.eventSent_FetchXResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l2cache5.eventSent_AckInv : Accumulator : Sum.u64 = 449; SumSQ.u64 = 449; Count.u64 = 449; 
 l2cache5.eventSent_NACK_down : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l2cache5.eventSent_GetSResp : Accumulator : Sum.u64 = 653; SumSQ.u64 = 653; Count.u64 = 653; 
 l2cache5.eventSent_GetXResp : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 l2cache5.eventSent_FlushLineResp : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l2cache5.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_FetchInv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache5.eventSent_FetchInvX : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l2cache5.eventSent_Inv : Accumulator : Sum.u64 = 289; SumSQ.u64 = 289; Count.u64 = 289; 
 l2cache5.eventSent_NACK_up : Accumulator : Sum.u64 = 1207; SumSQ.u64 = 1207; Count.u64 = 1207; 
 l2cache5.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetS_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.stateEvent_PutE_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache5.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache5.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache5.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache5.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.packet_latency : Accumulator : Sum.u64 = 5925; SumSQ.u64 = 14603; Count.u64 = 3987; 
 l3cache0.send_bit_count : Accumulator : Sum.u64 = 1119808; SumSQ.u64 = 568735744; Count.u64 = 3994; 
 l3cache0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.idle_time : Accumulator : Sum.u64 = 1765522; SumSQ.u64 = 4751174804; Count.u64 = 1422; 
 l3cache0.TotalEventsReceived : Accumulator : Sum.u64 = 3473; SumSQ.u64 = 3473; Count.u64 = 3473; 
 l3cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 270; SumSQ.u64 = 270; Count.u64 = 270; 
 l3cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 l3cache0.CacheHits : Accumulator : Sum.u64 = 597; SumSQ.u64 = 597; Count.u64 = 597; 
 l3cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 513; SumSQ.u64 = 513; Count.u64 = 513; 
 l3cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l3cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.CacheMisses : Accumulator : Sum.u64 = 643; SumSQ.u64 = 643; Count.u64 = 643; 
 l3cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 285; SumSQ.u64 = 285; Count.u64 = 285; 
 l3cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; 
 l3cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l3cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l3cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetS_recv : Accumulator : Sum.u64 = 1162; SumSQ.u64 = 1162; Count.u64 = 1162; 
 l3cache0.GetX_recv : Accumulator : Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; 
 l3cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetXResp_recv : Accumulator : Sum.u64 = 198; SumSQ.u64 = 198; Count.u64 = 198; 
 l3cache0.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.NACK_recv : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l3cache0.MSHR_occupancy : Accumulator : Sum.u64 = 41850; SumSQ.u64 = 216390; Count.u64 = 9755; 
 l3cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetS_IS : Accumulator : Sum.u64 = 8107; SumSQ.u64 = 716807; Count.u64 = 117; 
 l3cache0.latency_GetS_M : Accumulator : Sum.u64 = 9393; SumSQ.u64 = 536569; Count.u64 = 284; 
 l3cache0.latency_GetX_IM : Accumulator : Sum.u64 = 1106; SumSQ.u64 = 76894; Count.u64 = 18; 
 l3cache0.latency_GetX_SM : Accumulator : Sum.u64 = 1530; SumSQ.u64 = 54160; Count.u64 = 63; 
 l3cache0.latency_GetX_M : Accumulator : Sum.u64 = 4193; SumSQ.u64 = 200337; Count.u64 = 161; 
 l3cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l3cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l3cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; 
 l3cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l3cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l3cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l3cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l3cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l3cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l3cache0.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l3cache0.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 201; SumSQ.u64 = 201; Count.u64 = 201; 
 l3cache0.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 634; SumSQ.u64 = 634; Count.u64 = 634; 
 l3cache0.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l3cache0.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l3cache0.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l3cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache0.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l3cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l3cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l3cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache0.eventSent_GetS : Accumulator : Sum.u64 = 333; SumSQ.u64 = 333; Count.u64 = 333; 
 l3cache0.eventSent_GetX : Accumulator : Sum.u64 = 104; SumSQ.u64 = 104; Count.u64 = 104; 
 l3cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l3cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; 
 l3cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 997; SumSQ.u64 = 997; Count.u64 = 997; 
 l3cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; 
 l3cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 276; SumSQ.u64 = 276; Count.u64 = 276; 
 l3cache0.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FetchInv : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l3cache0.eventSent_FetchInvX : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l3cache0.eventSent_Inv : Accumulator : Sum.u64 = 880; SumSQ.u64 = 880; Count.u64 = 880; 
 l3cache0.eventSent_NACK_up : Accumulator : Sum.u64 = 379; SumSQ.u64 = 379; Count.u64 = 379; 
 l3cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; 
 l3cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l3cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache0.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; 
 l3cache0.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l3cache0.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l3cache0.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l3cache0.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.packet_latency : Accumulator : Sum.u64 = 6554; SumSQ.u64 = 17208; Count.u64 = 4348; 
 l3cache1.send_bit_count : Accumulator : Sum.u64 = 1219072; SumSQ.u64 = 619012096; Count.u64 = 4356; 
 l3cache1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.idle_time : Accumulator : Sum.u64 = 1482498; SumSQ.u64 = 3285124060; Count.u64 = 1391; 
 l3cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4072; SumSQ.u64 = 4072; Count.u64 = 4072; 
 l3cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 279; SumSQ.u64 = 279; Count.u64 = 279; 
 l3cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 276; SumSQ.u64 = 276; Count.u64 = 276; 
 l3cache1.CacheHits : Accumulator : Sum.u64 = 744; SumSQ.u64 = 744; Count.u64 = 744; 
 l3cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; 
 l3cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l3cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.CacheMisses : Accumulator : Sum.u64 = 676; SumSQ.u64 = 676; Count.u64 = 676; 
 l3cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l3cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; 
 l3cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l3cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l3cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetS_recv : Accumulator : Sum.u64 = 1482; SumSQ.u64 = 1482; Count.u64 = 1482; 
 l3cache1.GetX_recv : Accumulator : Sum.u64 = 424; SumSQ.u64 = 424; Count.u64 = 424; 
 l3cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetXResp_recv : Accumulator : Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; 
 l3cache1.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.NACK_recv : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l3cache1.MSHR_occupancy : Accumulator : Sum.u64 = 45905; SumSQ.u64 = 252769; Count.u64 = 9694; 
 l3cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetS_IS : Accumulator : Sum.u64 = 8819; SumSQ.u64 = 838435; Count.u64 = 129; 
 l3cache1.latency_GetS_M : Accumulator : Sum.u64 = 10036; SumSQ.u64 = 687766; Count.u64 = 287; 
 l3cache1.latency_GetX_IM : Accumulator : Sum.u64 = 759; SumSQ.u64 = 89857; Count.u64 = 9; 
 l3cache1.latency_GetX_SM : Accumulator : Sum.u64 = 1942; SumSQ.u64 = 89878; Count.u64 = 66; 
 l3cache1.latency_GetX_M : Accumulator : Sum.u64 = 4910; SumSQ.u64 = 212246; Count.u64 = 185; 
 l3cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; 
 l3cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 463; SumSQ.u64 = 463; Count.u64 = 463; 
 l3cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l3cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l3cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; 
 l3cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l3cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l3cache1.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l3cache1.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; 
 l3cache1.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 768; SumSQ.u64 = 768; Count.u64 = 768; 
 l3cache1.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 l3cache1.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l3cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l3cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l3cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache1.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l3cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache1.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 137; SumSQ.u64 = 137; Count.u64 = 137; 
 l3cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; 
 l3cache1.eventSent_GetS : Accumulator : Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; 
 l3cache1.eventSent_GetX : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; 
 l3cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; 
 l3cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 131; SumSQ.u64 = 131; Count.u64 = 131; 
 l3cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; 
 l3cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l3cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 282; SumSQ.u64 = 282; Count.u64 = 282; 
 l3cache1.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FetchInv : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l3cache1.eventSent_FetchInvX : Accumulator : Sum.u64 = 316; SumSQ.u64 = 316; Count.u64 = 316; 
 l3cache1.eventSent_Inv : Accumulator : Sum.u64 = 935; SumSQ.u64 = 935; Count.u64 = 935; 
 l3cache1.eventSent_NACK_up : Accumulator : Sum.u64 = 794; SumSQ.u64 = 794; Count.u64 = 794; 
 l3cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; 
 l3cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l3cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache1.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l3cache1.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l3cache1.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l3cache1.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache1.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l3cache1.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache1.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.packet_latency : Accumulator : Sum.u64 = 6845; SumSQ.u64 = 18051; Count.u64 = 4513; 
 l3cache2.send_bit_count : Accumulator : Sum.u64 = 1249024; SumSQ.u64 = 632098816; Count.u64 = 4526; 
 l3cache2.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.idle_time : Accumulator : Sum.u64 = 1608350; SumSQ.u64 = 23027408796; Count.u64 = 1392; 
 l3cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4195; SumSQ.u64 = 4195; Count.u64 = 4195; 
 l3cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 301; SumSQ.u64 = 301; Count.u64 = 301; 
 l3cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 318; SumSQ.u64 = 318; Count.u64 = 318; 
 l3cache2.CacheHits : Accumulator : Sum.u64 = 781; SumSQ.u64 = 781; Count.u64 = 781; 
 l3cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 709; SumSQ.u64 = 709; Count.u64 = 709; 
 l3cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l3cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.CacheMisses : Accumulator : Sum.u64 = 668; SumSQ.u64 = 668; Count.u64 = 668; 
 l3cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l3cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; 
 l3cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l3cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l3cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetS_recv : Accumulator : Sum.u64 = 1593; SumSQ.u64 = 1593; Count.u64 = 1593; 
 l3cache2.GetX_recv : Accumulator : Sum.u64 = 408; SumSQ.u64 = 408; Count.u64 = 408; 
 l3cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetXResp_recv : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l3cache2.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.NACK_recv : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l3cache2.MSHR_occupancy : Accumulator : Sum.u64 = 47374; SumSQ.u64 = 269228; Count.u64 = 9982; 
 l3cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetS_IS : Accumulator : Sum.u64 = 8124; SumSQ.u64 = 732920; Count.u64 = 119; 
 l3cache2.latency_GetS_M : Accumulator : Sum.u64 = 10398; SumSQ.u64 = 731672; Count.u64 = 288; 
 l3cache2.latency_GetX_IM : Accumulator : Sum.u64 = 2299; SumSQ.u64 = 292399; Count.u64 = 26; 
 l3cache2.latency_GetX_SM : Accumulator : Sum.u64 = 2190; SumSQ.u64 = 151564; Count.u64 = 62; 
 l3cache2.latency_GetX_M : Accumulator : Sum.u64 = 4925; SumSQ.u64 = 268683; Count.u64 = 173; 
 l3cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 119; SumSQ.u64 = 119; Count.u64 = 119; 
 l3cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l3cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 l3cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l3cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l3cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 119; SumSQ.u64 = 119; Count.u64 = 119; 
 l3cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 119; SumSQ.u64 = 119; Count.u64 = 119; 
 l3cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l3cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l3cache2.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l3cache2.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; 
 l3cache2.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 685; SumSQ.u64 = 685; Count.u64 = 685; 
 l3cache2.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l3cache2.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l3cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l3cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l3cache2.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l3cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l3cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l3cache2.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l3cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; 
 l3cache2.eventSent_GetS : Accumulator : Sum.u64 = 243; SumSQ.u64 = 243; Count.u64 = 243; 
 l3cache2.eventSent_GetX : Accumulator : Sum.u64 = 102; SumSQ.u64 = 102; Count.u64 = 102; 
 l3cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l3cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l3cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 922; SumSQ.u64 = 922; Count.u64 = 922; 
 l3cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 396; SumSQ.u64 = 396; Count.u64 = 396; 
 l3cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 296; SumSQ.u64 = 296; Count.u64 = 296; 
 l3cache2.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FetchInv : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l3cache2.eventSent_FetchInvX : Accumulator : Sum.u64 = 317; SumSQ.u64 = 317; Count.u64 = 317; 
 l3cache2.eventSent_Inv : Accumulator : Sum.u64 = 896; SumSQ.u64 = 896; Count.u64 = 896; 
 l3cache2.eventSent_NACK_up : Accumulator : Sum.u64 = 999; SumSQ.u64 = 999; Count.u64 = 999; 
 l3cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l3cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l3cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; 
 l3cache2.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l3cache2.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l3cache2.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache2.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.packet_latency : Accumulator : Sum.u64 = 1426; SumSQ.u64 = 2864; Count.u64 = 1018; 
 directory0.send_bit_count : Accumulator : Sum.u64 = 381952; SumSQ.u64 = 206491648; Count.u64 = 1018; 
 directory0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.idle_time : Accumulator : Sum.u64 = 3313137; SumSQ.u64 = 41128830665; Count.u64 = 688; 
 directory0.replacement_request_latency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.get_request_latency : Accumulator : Sum.u64 = 6822; SumSQ.u64 = 287916; Count.u64 = 313; 
 directory0.directory_cache_hits : Accumulator : Sum.u64 = 348; SumSQ.u64 = 348; Count.u64 = 348; 
 directory0.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_GetX : Accumulator : Sum.u64 = 121; SumSQ.u64 = 121; Count.u64 = 121; 
 directory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_GetS : Accumulator : Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; 
 directory0.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_data_read : Accumulator : Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; 
 directory0.memory_requests_data_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_GetSResp : Accumulator : Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; 
 directory0.responses_sent_GetXResp : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 directory0.MSHR_occupancy : Accumulator : Sum.u64 = 18682; SumSQ.u64 = 60276; Count.u64 = 9968; 
 directory0.requests_received_noncacheable : Accumulator : Sum.u64 = 295; SumSQ.u64 = 295; Count.u64 = 295; 
 memory0.row_already_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.no_row_open : Accumulator : Sum.u64 = 683; SumSQ.u64 = 683; Count.u64 = 683; 
 memory0.wrong_row_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.requests_received_GetS : Accumulator : Sum.u64 = 430; SumSQ.u64 = 430; Count.u64 = 430; 
 memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.requests_received_GetX : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 memory0.requests_received_PutM : Accumulator : Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; 
 memory0.outstanding_requests : Accumulator : Sum.u64 = 11181; SumSQ.u64 = 54945; Count.u64 = 3565; 
 memory0.latency_GetS : Accumulator : Sum.u64 = 7135; SumSQ.u64 = 160937; Count.u64 = 430; 
 memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.latency_GetX : Accumulator : Sum.u64 = 853; SumSQ.u64 = 21561; Count.u64 = 49; 
 memory0.latency_PutM : Accumulator : Sum.u64 = 3193; SumSQ.u64 = 73637; Count.u64 = 204; 
 memory0.cycles_with_issue : Accumulator : Sum.u64 = 405; SumSQ.u64 = 405; Count.u64 = 405; 
 memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 1939; SumSQ.u64 = 1939; Count.u64 = 1939; 
 memory0.total_cycles : Accumulator : Sum.u64 = 3565; SumSQ.u64 = 12709225; Count.u64 = 1; 
 directory1.packet_latency : Accumulator : Sum.u64 = 1368; SumSQ.u64 = 2924; Count.u64 = 953; 
 directory1.send_bit_count : Accumulator : Sum.u64 = 369120; SumSQ.u64 = 200659968; Count.u64 = 953; 
 directory1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.idle_time : Accumulator : Sum.u64 = 3429737; SumSQ.u64 = 78367471321; Count.u64 = 675; 
 directory1.replacement_request_latency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.get_request_latency : Accumulator : Sum.u64 = 6181; SumSQ.u64 = 269339; Count.u64 = 296; 
 directory1.directory_cache_hits : Accumulator : Sum.u64 = 317; SumSQ.u64 = 317; Count.u64 = 317; 
 directory1.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_GetX : Accumulator : Sum.u64 = 123; SumSQ.u64 = 123; Count.u64 = 123; 
 directory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_GetS : Accumulator : Sum.u64 = 173; SumSQ.u64 = 173; Count.u64 = 173; 
 directory1.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_data_read : Accumulator : Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; 
 directory1.memory_requests_data_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_GetSResp : Accumulator : Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; 
 directory1.responses_sent_GetXResp : Accumulator : Sum.u64 = 325; SumSQ.u64 = 325; Count.u64 = 325; 
 directory1.MSHR_occupancy : Accumulator : Sum.u64 = 15730; SumSQ.u64 = 50558; Count.u64 = 9680; 
 directory1.requests_received_noncacheable : Accumulator : Sum.u64 = 259; SumSQ.u64 = 259; Count.u64 = 259; 
 memory1.row_already_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.no_row_open : Accumulator : Sum.u64 = 639; SumSQ.u64 = 639; Count.u64 = 639; 
 memory1.wrong_row_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.requests_received_GetS : Accumulator : Sum.u64 = 386; SumSQ.u64 = 386; Count.u64 = 386; 
 memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.requests_received_GetX : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 memory1.requests_received_PutM : Accumulator : Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; 
 memory1.outstanding_requests : Accumulator : Sum.u64 = 9584; SumSQ.u64 = 45540; Count.u64 = 3565; 
 memory1.latency_GetS : Accumulator : Sum.u64 = 6274; SumSQ.u64 = 148476; Count.u64 = 386; 
 memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.latency_GetX : Accumulator : Sum.u64 = 852; SumSQ.u64 = 17084; Count.u64 = 61; 
 memory1.latency_PutM : Accumulator : Sum.u64 = 2458; SumSQ.u64 = 46290; Count.u64 = 192; 
 memory1.cycles_with_issue : Accumulator : Sum.u64 = 410; SumSQ.u64 = 410; Count.u64 = 410; 
 memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 1594; SumSQ.u64 = 1594; Count.u64 = 1594; 
 memory1.total_cycles : Accumulator : Sum.u64 = 3565; SumSQ.u64 = 12709225; Count.u64 = 1; 
Simulation is complete, simulated time: 7.13195 us
