<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: Register Offsets</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__Register__Offsets.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Register Offsets<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RPU Peripheral Register Offsets from the RPU Base Peripheral Address.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga825b219b3f230d1b1e46121a81330e2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga825b219b3f230d1b1e46121a81330e2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga825b219b3f230d1b1e46121a81330e2b">MXC_R_RPU_GCR</a>&#160;&#160;&#160;((uint32_t)0x00000000UL)</td></tr>
<tr class="memdesc:ga825b219b3f230d1b1e46121a81330e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0000</code> <br /></td></tr>
<tr class="separator:ga825b219b3f230d1b1e46121a81330e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e5da34f084d5828f0b7d87de0e3934"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08e5da34f084d5828f0b7d87de0e3934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">MXC_R_RPU_SIR</a>&#160;&#160;&#160;((uint32_t)0x00000004UL)</td></tr>
<tr class="memdesc:ga08e5da34f084d5828f0b7d87de0e3934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0004</code> <br /></td></tr>
<tr class="separator:ga08e5da34f084d5828f0b7d87de0e3934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288078ece23c2fd5e462c487fef6b8cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga288078ece23c2fd5e462c487fef6b8cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">MXC_R_RPU_FCR</a>&#160;&#160;&#160;((uint32_t)0x00000008UL)</td></tr>
<tr class="memdesc:ga288078ece23c2fd5e462c487fef6b8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0008</code> <br /></td></tr>
<tr class="separator:ga288078ece23c2fd5e462c487fef6b8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24964c3e6e7e54d4fd0b233f54f1c0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae24964c3e6e7e54d4fd0b233f54f1c0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gae24964c3e6e7e54d4fd0b233f54f1c0e">MXC_R_RPU_CRYPTO</a>&#160;&#160;&#160;((uint32_t)0x0000000CUL)</td></tr>
<tr class="memdesc:gae24964c3e6e7e54d4fd0b233f54f1c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x000C</code> <br /></td></tr>
<tr class="separator:gae24964c3e6e7e54d4fd0b233f54f1c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9a63572672e8f54098314babb1cafe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b9a63572672e8f54098314babb1cafe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga4b9a63572672e8f54098314babb1cafe">MXC_R_RPU_WDT0</a>&#160;&#160;&#160;((uint32_t)0x00000030UL)</td></tr>
<tr class="memdesc:ga4b9a63572672e8f54098314babb1cafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0030</code> <br /></td></tr>
<tr class="separator:ga4b9a63572672e8f54098314babb1cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8178aa4e26199e56b5638f4303bbe746"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8178aa4e26199e56b5638f4303bbe746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga8178aa4e26199e56b5638f4303bbe746">MXC_R_RPU_WDT1</a>&#160;&#160;&#160;((uint32_t)0x00000034UL)</td></tr>
<tr class="memdesc:ga8178aa4e26199e56b5638f4303bbe746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0034</code> <br /></td></tr>
<tr class="separator:ga8178aa4e26199e56b5638f4303bbe746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac918df083790b46d844d0a14e5a9db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadac918df083790b46d844d0a14e5a9db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gadac918df083790b46d844d0a14e5a9db">MXC_R_RPU_WDT2</a>&#160;&#160;&#160;((uint32_t)0x00000038UL)</td></tr>
<tr class="memdesc:gadac918df083790b46d844d0a14e5a9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0038</code> <br /></td></tr>
<tr class="separator:gadac918df083790b46d844d0a14e5a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b246b4f9b96120df219e2bd17136c2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b246b4f9b96120df219e2bd17136c2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">MXC_R_RPU_SMON</a>&#160;&#160;&#160;((uint32_t)0x00000040UL)</td></tr>
<tr class="memdesc:ga6b246b4f9b96120df219e2bd17136c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0040</code> <br /></td></tr>
<tr class="separator:ga6b246b4f9b96120df219e2bd17136c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0f34cba28bac53dc792c9771bac914"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d0f34cba28bac53dc792c9771bac914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga1d0f34cba28bac53dc792c9771bac914">MXC_R_RPU_SIMO</a>&#160;&#160;&#160;((uint32_t)0x00000044UL)</td></tr>
<tr class="memdesc:ga1d0f34cba28bac53dc792c9771bac914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0044</code> <br /></td></tr>
<tr class="separator:ga1d0f34cba28bac53dc792c9771bac914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60bf4b11fd8fc194e351b18143bb9fc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60bf4b11fd8fc194e351b18143bb9fc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">MXC_R_RPU_DVS</a>&#160;&#160;&#160;((uint32_t)0x00000048UL)</td></tr>
<tr class="memdesc:ga60bf4b11fd8fc194e351b18143bb9fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0048</code> <br /></td></tr>
<tr class="separator:ga60bf4b11fd8fc194e351b18143bb9fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c2dffbd2bd90af71b9bb402b88015a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8c2dffbd2bd90af71b9bb402b88015a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gac8c2dffbd2bd90af71b9bb402b88015a">MXC_R_RPU_BBSIR</a>&#160;&#160;&#160;((uint32_t)0x00000054UL)</td></tr>
<tr class="memdesc:gac8c2dffbd2bd90af71b9bb402b88015a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0054</code> <br /></td></tr>
<tr class="separator:gac8c2dffbd2bd90af71b9bb402b88015a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce634242a53c466a24d37c7d1f5b1db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ce634242a53c466a24d37c7d1f5b1db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">MXC_R_RPU_RTC</a>&#160;&#160;&#160;((uint32_t)0x00000060UL)</td></tr>
<tr class="memdesc:ga1ce634242a53c466a24d37c7d1f5b1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0060</code> <br /></td></tr>
<tr class="separator:ga1ce634242a53c466a24d37c7d1f5b1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195ab65b469105cd3b9f94f39a9f2211"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195ab65b469105cd3b9f94f39a9f2211"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">MXC_R_RPU_WUT</a>&#160;&#160;&#160;((uint32_t)0x00000064UL)</td></tr>
<tr class="memdesc:ga195ab65b469105cd3b9f94f39a9f2211"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0064</code> <br /></td></tr>
<tr class="separator:ga195ab65b469105cd3b9f94f39a9f2211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa16487adf823d6da62ef102304513a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3aa16487adf823d6da62ef102304513a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga3aa16487adf823d6da62ef102304513a">MXC_R_RPU_PWRSEQ</a>&#160;&#160;&#160;((uint32_t)0x00000068UL)</td></tr>
<tr class="memdesc:ga3aa16487adf823d6da62ef102304513a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0068</code> <br /></td></tr>
<tr class="separator:ga3aa16487adf823d6da62ef102304513a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b36e48cb85c710ed58a1f5dc762d6f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b36e48cb85c710ed58a1f5dc762d6f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga7b36e48cb85c710ed58a1f5dc762d6f5">MXC_R_RPU_BBCR</a>&#160;&#160;&#160;((uint32_t)0x0000006CUL)</td></tr>
<tr class="memdesc:ga7b36e48cb85c710ed58a1f5dc762d6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x006C</code> <br /></td></tr>
<tr class="separator:ga7b36e48cb85c710ed58a1f5dc762d6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ed135f829f917e0a5df435779b6cb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75ed135f829f917e0a5df435779b6cb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga75ed135f829f917e0a5df435779b6cb9">MXC_R_RPU_GPIO0</a>&#160;&#160;&#160;((uint32_t)0x00000080UL)</td></tr>
<tr class="memdesc:ga75ed135f829f917e0a5df435779b6cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0080</code> <br /></td></tr>
<tr class="separator:ga75ed135f829f917e0a5df435779b6cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6485a93c06828e0a150fed7a9f606416"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6485a93c06828e0a150fed7a9f606416"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga6485a93c06828e0a150fed7a9f606416">MXC_R_RPU_GPIO1</a>&#160;&#160;&#160;((uint32_t)0x00000090UL)</td></tr>
<tr class="memdesc:ga6485a93c06828e0a150fed7a9f606416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0090</code> <br /></td></tr>
<tr class="separator:ga6485a93c06828e0a150fed7a9f606416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d78a4ac627079ab600e4d70f37f9d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2d78a4ac627079ab600e4d70f37f9d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">MXC_R_RPU_TMR0</a>&#160;&#160;&#160;((uint32_t)0x00000100UL)</td></tr>
<tr class="memdesc:gab2d78a4ac627079ab600e4d70f37f9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0100</code> <br /></td></tr>
<tr class="separator:gab2d78a4ac627079ab600e4d70f37f9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54091642839ac8e783bc70518fce2b32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54091642839ac8e783bc70518fce2b32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga54091642839ac8e783bc70518fce2b32">MXC_R_RPU_TMR1</a>&#160;&#160;&#160;((uint32_t)0x00000110UL)</td></tr>
<tr class="memdesc:ga54091642839ac8e783bc70518fce2b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0110</code> <br /></td></tr>
<tr class="separator:ga54091642839ac8e783bc70518fce2b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b0a6e7c104e60ee4052bc26c2dc6bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54b0a6e7c104e60ee4052bc26c2dc6bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">MXC_R_RPU_TMR2</a>&#160;&#160;&#160;((uint32_t)0x00000120UL)</td></tr>
<tr class="memdesc:ga54b0a6e7c104e60ee4052bc26c2dc6bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0120</code> <br /></td></tr>
<tr class="separator:ga54b0a6e7c104e60ee4052bc26c2dc6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f0e4cd8e917fb7623020ecc35db7b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1f0e4cd8e917fb7623020ecc35db7b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">MXC_R_RPU_TMR3</a>&#160;&#160;&#160;((uint32_t)0x00000130UL)</td></tr>
<tr class="memdesc:gaf1f0e4cd8e917fb7623020ecc35db7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0130</code> <br /></td></tr>
<tr class="separator:gaf1f0e4cd8e917fb7623020ecc35db7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccea9e5decdbbb8f69e6bb4c7f5f835b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccea9e5decdbbb8f69e6bb4c7f5f835b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">MXC_R_RPU_TMR4</a>&#160;&#160;&#160;((uint32_t)0x00000140UL)</td></tr>
<tr class="memdesc:gaccea9e5decdbbb8f69e6bb4c7f5f835b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0140</code> <br /></td></tr>
<tr class="separator:gaccea9e5decdbbb8f69e6bb4c7f5f835b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1887d752901b0228a696b5436f2adf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd1887d752901b0228a696b5436f2adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gabd1887d752901b0228a696b5436f2adf">MXC_R_RPU_TMR5</a>&#160;&#160;&#160;((uint32_t)0x00000150UL)</td></tr>
<tr class="memdesc:gabd1887d752901b0228a696b5436f2adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0150</code> <br /></td></tr>
<tr class="separator:gabd1887d752901b0228a696b5436f2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b922fb60ac3bd05effd03440ea8a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01b922fb60ac3bd05effd03440ea8a52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">MXC_R_RPU_HTIMER0</a>&#160;&#160;&#160;((uint32_t)0x000001B0UL)</td></tr>
<tr class="memdesc:ga01b922fb60ac3bd05effd03440ea8a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x01B0</code> <br /></td></tr>
<tr class="separator:ga01b922fb60ac3bd05effd03440ea8a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58379e2534bb94356a25513fcd63fb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa58379e2534bb94356a25513fcd63fb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaa58379e2534bb94356a25513fcd63fb9">MXC_R_RPU_HTIMER1</a>&#160;&#160;&#160;((uint32_t)0x000001C0UL)</td></tr>
<tr class="memdesc:gaa58379e2534bb94356a25513fcd63fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x01C0</code> <br /></td></tr>
<tr class="separator:gaa58379e2534bb94356a25513fcd63fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43082d71a4f3f0d11685dc4d887776fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43082d71a4f3f0d11685dc4d887776fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga43082d71a4f3f0d11685dc4d887776fc">MXC_R_RPU_I2C0</a>&#160;&#160;&#160;((uint32_t)0x000001D0UL)</td></tr>
<tr class="memdesc:ga43082d71a4f3f0d11685dc4d887776fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x01D0</code> <br /></td></tr>
<tr class="separator:ga43082d71a4f3f0d11685dc4d887776fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1eb3de53098d80fc5fac38a33694df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f1eb3de53098d80fc5fac38a33694df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga0f1eb3de53098d80fc5fac38a33694df">MXC_R_RPU_I2C1</a>&#160;&#160;&#160;((uint32_t)0x000001E0UL)</td></tr>
<tr class="memdesc:ga0f1eb3de53098d80fc5fac38a33694df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x01E0</code> <br /></td></tr>
<tr class="separator:ga0f1eb3de53098d80fc5fac38a33694df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3782ba8b5448573834be52c54d7b36a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3782ba8b5448573834be52c54d7b36a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga3782ba8b5448573834be52c54d7b36a6">MXC_R_RPU_I2C2</a>&#160;&#160;&#160;((uint32_t)0x000001F0UL)</td></tr>
<tr class="memdesc:ga3782ba8b5448573834be52c54d7b36a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x01F0</code> <br /></td></tr>
<tr class="separator:ga3782ba8b5448573834be52c54d7b36a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be2aeefa0e54c4269d488de15b342dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6be2aeefa0e54c4269d488de15b342dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga6be2aeefa0e54c4269d488de15b342dc">MXC_R_RPU_SPIXIPM</a>&#160;&#160;&#160;((uint32_t)0x00000260UL)</td></tr>
<tr class="memdesc:ga6be2aeefa0e54c4269d488de15b342dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0260</code> <br /></td></tr>
<tr class="separator:ga6be2aeefa0e54c4269d488de15b342dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27265f4239201e692c712210d163545a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27265f4239201e692c712210d163545a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga27265f4239201e692c712210d163545a">MXC_R_RPU_SPIXIPMC</a>&#160;&#160;&#160;((uint32_t)0x00000270UL)</td></tr>
<tr class="memdesc:ga27265f4239201e692c712210d163545a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0270</code> <br /></td></tr>
<tr class="separator:ga27265f4239201e692c712210d163545a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057a038e76a4e64b85b8ae1a1efea609"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga057a038e76a4e64b85b8ae1a1efea609"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">MXC_R_RPU_DMA0</a>&#160;&#160;&#160;((uint32_t)0x00000280UL)</td></tr>
<tr class="memdesc:ga057a038e76a4e64b85b8ae1a1efea609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0280</code> <br /></td></tr>
<tr class="separator:ga057a038e76a4e64b85b8ae1a1efea609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b3f26966806128b9526fd5afe8fefd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6b3f26966806128b9526fd5afe8fefd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">MXC_R_RPU_FLC0</a>&#160;&#160;&#160;((uint32_t)0x00000290UL)</td></tr>
<tr class="memdesc:gaa6b3f26966806128b9526fd5afe8fefd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0290</code> <br /></td></tr>
<tr class="separator:gaa6b3f26966806128b9526fd5afe8fefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc3cc9ea9796806169c81de21f64850"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bc3cc9ea9796806169c81de21f64850"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga0bc3cc9ea9796806169c81de21f64850">MXC_R_RPU_FLC1</a>&#160;&#160;&#160;((uint32_t)0x00000294UL)</td></tr>
<tr class="memdesc:ga0bc3cc9ea9796806169c81de21f64850"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0294</code> <br /></td></tr>
<tr class="separator:ga0bc3cc9ea9796806169c81de21f64850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36de9b35c4c19ac0261ea7dbedf87fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac36de9b35c4c19ac0261ea7dbedf87fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gac36de9b35c4c19ac0261ea7dbedf87fe">MXC_R_RPU_ICACHE0</a>&#160;&#160;&#160;((uint32_t)0x000002A0UL)</td></tr>
<tr class="memdesc:gac36de9b35c4c19ac0261ea7dbedf87fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x02A0</code> <br /></td></tr>
<tr class="separator:gac36de9b35c4c19ac0261ea7dbedf87fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2811596dad4ed289cf61ba37758efd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2811596dad4ed289cf61ba37758efd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gab2811596dad4ed289cf61ba37758efd3">MXC_R_RPU_ICACHE1</a>&#160;&#160;&#160;((uint32_t)0x000002A4UL)</td></tr>
<tr class="memdesc:gab2811596dad4ed289cf61ba37758efd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x02A4</code> <br /></td></tr>
<tr class="separator:gab2811596dad4ed289cf61ba37758efd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8f7ae5b0005a179405fc2b3eb803c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d8f7ae5b0005a179405fc2b3eb803c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga5d8f7ae5b0005a179405fc2b3eb803c3">MXC_R_RPU_ICACHEXIP</a>&#160;&#160;&#160;((uint32_t)0x000002F0UL)</td></tr>
<tr class="memdesc:ga5d8f7ae5b0005a179405fc2b3eb803c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x02F0</code> <br /></td></tr>
<tr class="separator:ga5d8f7ae5b0005a179405fc2b3eb803c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed262a7e25af135fc96803ebf4857d2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed262a7e25af135fc96803ebf4857d2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaed262a7e25af135fc96803ebf4857d2a">MXC_R_RPU_DCACHE</a>&#160;&#160;&#160;((uint32_t)0x00000330UL)</td></tr>
<tr class="memdesc:gaed262a7e25af135fc96803ebf4857d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0330</code> <br /></td></tr>
<tr class="separator:gaed262a7e25af135fc96803ebf4857d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddb3702ca58e824b39080fd943ad0e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ddb3702ca58e824b39080fd943ad0e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">MXC_R_RPU_ADC</a>&#160;&#160;&#160;((uint32_t)0x00000340UL)</td></tr>
<tr class="memdesc:ga5ddb3702ca58e824b39080fd943ad0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0340</code> <br /></td></tr>
<tr class="separator:ga5ddb3702ca58e824b39080fd943ad0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae53b6ab781ae22de703e2eefe48cf8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae53b6ab781ae22de703e2eefe48cf8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">MXC_R_RPU_DMA1</a>&#160;&#160;&#160;((uint32_t)0x00000350UL)</td></tr>
<tr class="memdesc:gaae53b6ab781ae22de703e2eefe48cf8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0350</code> <br /></td></tr>
<tr class="separator:gaae53b6ab781ae22de703e2eefe48cf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5327625d0202b91e35df282035fb15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a5327625d0202b91e35df282035fb15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga8a5327625d0202b91e35df282035fb15">MXC_R_RPU_SDMA</a>&#160;&#160;&#160;((uint32_t)0x00000360UL)</td></tr>
<tr class="memdesc:ga8a5327625d0202b91e35df282035fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0360</code> <br /></td></tr>
<tr class="separator:ga8a5327625d0202b91e35df282035fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35bab8d18cc60bf5a2c26e6ac570fc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac35bab8d18cc60bf5a2c26e6ac570fc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">MXC_R_RPU_SDHCCTRL</a>&#160;&#160;&#160;((uint32_t)0x00000370UL)</td></tr>
<tr class="memdesc:gac35bab8d18cc60bf5a2c26e6ac570fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0370</code> <br /></td></tr>
<tr class="separator:gac35bab8d18cc60bf5a2c26e6ac570fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16a302687610cb6cfaf2f06b92f3945"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae16a302687610cb6cfaf2f06b92f3945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gae16a302687610cb6cfaf2f06b92f3945">MXC_R_RPU_SPID</a>&#160;&#160;&#160;((uint32_t)0x000003A0UL)</td></tr>
<tr class="memdesc:gae16a302687610cb6cfaf2f06b92f3945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x03A0</code> <br /></td></tr>
<tr class="separator:gae16a302687610cb6cfaf2f06b92f3945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45db9f28336917b0ad4ec34e10fedb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac45db9f28336917b0ad4ec34e10fedb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gac45db9f28336917b0ad4ec34e10fedb8">MXC_R_RPU_PT</a>&#160;&#160;&#160;((uint32_t)0x000003C0UL)</td></tr>
<tr class="memdesc:gac45db9f28336917b0ad4ec34e10fedb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x03C0</code> <br /></td></tr>
<tr class="separator:gac45db9f28336917b0ad4ec34e10fedb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9642cfb30ad9b3022f70b6866a7b66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f9642cfb30ad9b3022f70b6866a7b66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">MXC_R_RPU_OWM</a>&#160;&#160;&#160;((uint32_t)0x000003D0UL)</td></tr>
<tr class="memdesc:ga2f9642cfb30ad9b3022f70b6866a7b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x03D0</code> <br /></td></tr>
<tr class="separator:ga2f9642cfb30ad9b3022f70b6866a7b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">MXC_R_RPU_SEMA</a>&#160;&#160;&#160;((uint32_t)0x000003E0UL)</td></tr>
<tr class="memdesc:gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x03E0</code> <br /></td></tr>
<tr class="separator:gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85374954f0649679ed9bb6c2285462a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85374954f0649679ed9bb6c2285462a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga85374954f0649679ed9bb6c2285462a0">MXC_R_RPU_UART0</a>&#160;&#160;&#160;((uint32_t)0x00000420UL)</td></tr>
<tr class="memdesc:ga85374954f0649679ed9bb6c2285462a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0420</code> <br /></td></tr>
<tr class="separator:ga85374954f0649679ed9bb6c2285462a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f74f1ffbabee67c6e99a7ec0db1ec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8f74f1ffbabee67c6e99a7ec0db1ec1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">MXC_R_RPU_UART1</a>&#160;&#160;&#160;((uint32_t)0x00000430UL)</td></tr>
<tr class="memdesc:gab8f74f1ffbabee67c6e99a7ec0db1ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0430</code> <br /></td></tr>
<tr class="separator:gab8f74f1ffbabee67c6e99a7ec0db1ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac516a6afad33b1224b22756bf1eb996c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac516a6afad33b1224b22756bf1eb996c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gac516a6afad33b1224b22756bf1eb996c">MXC_R_RPU_UART2</a>&#160;&#160;&#160;((uint32_t)0x00000440UL)</td></tr>
<tr class="memdesc:gac516a6afad33b1224b22756bf1eb996c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0440</code> <br /></td></tr>
<tr class="separator:gac516a6afad33b1224b22756bf1eb996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15f816006a79932498b5ecb7ca815be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae15f816006a79932498b5ecb7ca815be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gae15f816006a79932498b5ecb7ca815be">MXC_R_RPU_QSPI1</a>&#160;&#160;&#160;((uint32_t)0x00000460UL)</td></tr>
<tr class="memdesc:gae15f816006a79932498b5ecb7ca815be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0460</code> <br /></td></tr>
<tr class="separator:gae15f816006a79932498b5ecb7ca815be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb20fbe45ae0c66dd64e810e63981ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeb20fbe45ae0c66dd64e810e63981ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gabeb20fbe45ae0c66dd64e810e63981ca">MXC_R_RPU_QSPI2</a>&#160;&#160;&#160;((uint32_t)0x00000480UL)</td></tr>
<tr class="memdesc:gabeb20fbe45ae0c66dd64e810e63981ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0480</code> <br /></td></tr>
<tr class="separator:gabeb20fbe45ae0c66dd64e810e63981ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62858ee59d0413033e261d2fa6ac3260"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62858ee59d0413033e261d2fa6ac3260"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga62858ee59d0413033e261d2fa6ac3260">MXC_R_RPU_AUDIO</a>&#160;&#160;&#160;((uint32_t)0x000004C0UL)</td></tr>
<tr class="memdesc:ga62858ee59d0413033e261d2fa6ac3260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x04C0</code> <br /></td></tr>
<tr class="separator:ga62858ee59d0413033e261d2fa6ac3260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941d1c10cedf99ac6175ffe1fd13348c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga941d1c10cedf99ac6175ffe1fd13348c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">MXC_R_RPU_TRNG</a>&#160;&#160;&#160;((uint32_t)0x000004D0UL)</td></tr>
<tr class="memdesc:ga941d1c10cedf99ac6175ffe1fd13348c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x04D0</code> <br /></td></tr>
<tr class="separator:ga941d1c10cedf99ac6175ffe1fd13348c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceec8d8b6f34220875c91ce9d95e4fdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceec8d8b6f34220875c91ce9d95e4fdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">MXC_R_RPU_BTLE</a>&#160;&#160;&#160;((uint32_t)0x00000500UL)</td></tr>
<tr class="memdesc:gaceec8d8b6f34220875c91ce9d95e4fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0500</code> <br /></td></tr>
<tr class="separator:gaceec8d8b6f34220875c91ce9d95e4fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f9fb182fac2146eeb38d7f4c2f48f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83f9fb182fac2146eeb38d7f4c2f48f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">MXC_R_RPU_USBHS</a>&#160;&#160;&#160;((uint32_t)0x00000B10UL)</td></tr>
<tr class="memdesc:ga83f9fb182fac2146eeb38d7f4c2f48f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0B10</code> <br /></td></tr>
<tr class="separator:ga83f9fb182fac2146eeb38d7f4c2f48f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875e2159d2590cb82bb0aaf08a896894"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga875e2159d2590cb82bb0aaf08a896894"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga875e2159d2590cb82bb0aaf08a896894">MXC_R_RPU_SDIO</a>&#160;&#160;&#160;((uint32_t)0x00000B60UL)</td></tr>
<tr class="memdesc:ga875e2159d2590cb82bb0aaf08a896894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0B60</code> <br /></td></tr>
<tr class="separator:ga875e2159d2590cb82bb0aaf08a896894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc796061e0da47243c5094a440b24af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fc796061e0da47243c5094a440b24af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga8fc796061e0da47243c5094a440b24af">MXC_R_RPU_SPIXIPMFIFO</a>&#160;&#160;&#160;((uint32_t)0x00000BC0UL)</td></tr>
<tr class="memdesc:ga8fc796061e0da47243c5094a440b24af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0BC0</code> <br /></td></tr>
<tr class="separator:ga8fc796061e0da47243c5094a440b24af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0edccb0dc771f958b394f1d43f1c724"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0edccb0dc771f958b394f1d43f1c724"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaf0edccb0dc771f958b394f1d43f1c724">MXC_R_RPU_QSPI0</a>&#160;&#160;&#160;((uint32_t)0x00000BE0UL)</td></tr>
<tr class="memdesc:gaf0edccb0dc771f958b394f1d43f1c724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0BE0</code> <br /></td></tr>
<tr class="separator:gaf0edccb0dc771f958b394f1d43f1c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89e41fc29f41d205182c2b5c1562fb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa89e41fc29f41d205182c2b5c1562fb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaa89e41fc29f41d205182c2b5c1562fb4">MXC_R_RPU_SRAM0</a>&#160;&#160;&#160;((uint32_t)0x00000F00UL)</td></tr>
<tr class="memdesc:gaa89e41fc29f41d205182c2b5c1562fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F00</code> <br /></td></tr>
<tr class="separator:gaa89e41fc29f41d205182c2b5c1562fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c9ab2b94411a5503096e37d3f52bdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c9ab2b94411a5503096e37d3f52bdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga54c9ab2b94411a5503096e37d3f52bdb">MXC_R_RPU_SRAM1</a>&#160;&#160;&#160;((uint32_t)0x00000F10UL)</td></tr>
<tr class="memdesc:ga54c9ab2b94411a5503096e37d3f52bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F10</code> <br /></td></tr>
<tr class="separator:ga54c9ab2b94411a5503096e37d3f52bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5b195ae20f2543636cdb103198c4f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b5b195ae20f2543636cdb103198c4f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga3b5b195ae20f2543636cdb103198c4f9">MXC_R_RPU_SRAM2</a>&#160;&#160;&#160;((uint32_t)0x00000F20UL)</td></tr>
<tr class="memdesc:ga3b5b195ae20f2543636cdb103198c4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F20</code> <br /></td></tr>
<tr class="separator:ga3b5b195ae20f2543636cdb103198c4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60183c693f6bc997cdab1423eb47d886"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60183c693f6bc997cdab1423eb47d886"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga60183c693f6bc997cdab1423eb47d886">MXC_R_RPU_SRAM3</a>&#160;&#160;&#160;((uint32_t)0x00000F30UL)</td></tr>
<tr class="memdesc:ga60183c693f6bc997cdab1423eb47d886"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F30</code> <br /></td></tr>
<tr class="separator:ga60183c693f6bc997cdab1423eb47d886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7bdc52b13253bfa8800e60903753fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7bdc52b13253bfa8800e60903753fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#gaca7bdc52b13253bfa8800e60903753fb">MXC_R_RPU_SRAM4</a>&#160;&#160;&#160;((uint32_t)0x00000F40UL)</td></tr>
<tr class="memdesc:gaca7bdc52b13253bfa8800e60903753fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F40</code> <br /></td></tr>
<tr class="separator:gaca7bdc52b13253bfa8800e60903753fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374830d66eddc8d17e811b9e022c1b80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga374830d66eddc8d17e811b9e022c1b80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga374830d66eddc8d17e811b9e022c1b80">MXC_R_RPU_SRAM5</a>&#160;&#160;&#160;((uint32_t)0x00000F50UL)</td></tr>
<tr class="memdesc:ga374830d66eddc8d17e811b9e022c1b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F50</code> <br /></td></tr>
<tr class="separator:ga374830d66eddc8d17e811b9e022c1b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c7ebc31497a1b176b5a43aeec56120"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17c7ebc31497a1b176b5a43aeec56120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html#ga17c7ebc31497a1b176b5a43aeec56120">MXC_R_RPU_SRAM6</a>&#160;&#160;&#160;((uint32_t)0x00000F60UL)</td></tr>
<tr class="memdesc:ga17c7ebc31497a1b176b5a43aeec56120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from RPU Base Address: <code> 0x0F60</code> <br /></td></tr>
<tr class="separator:ga17c7ebc31497a1b176b5a43aeec56120"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
