1. Executing Verilog-2005 frontend: /foss/designs/systemverilog/osic_flow/orfs/flow/../../verilog/rtl/adder32.v
2. Executing Liberty frontend: ./objects/ihp-sg13g2/adder32/base/lib/sg13g2_stdcell_typ_1p20V_25C.lib
3. Executing Liberty frontend: ./objects/ihp-sg13g2/adder32/base/lib/sg13g2_stdcell_typ_1p20V_25C.lib
4. Executing Verilog-2005 frontend: /foss/designs/systemverilog/osic_flow/orfs/flow/platforms/ihp-sg13g2/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/ihp-sg13g2/adder32/base/clock_period.txt
Setting clock period to 125000
5. Executing HIERARCHY pass (managing design hierarchy).
6. Executing AST frontend in derive mode using pre-parsed AST for module `\adder32'.
6.1. Analyzing design hierarchy..
6.2. Analyzing design hierarchy..
7. Executing OPT_CLEAN pass (remove unused cells and wires).
8. Executing RTLIL backend.
End of script. Logfile hash: 79832da7fc, CPU: user 0.06s system 0.07s, MEM: 30.51 MB peak
Yosys 0.50 (git sha1 b5170e139, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 86% 4x read_liberty (0 sec), 4% 2x write_rtlil (0 sec), ...
Elapsed time: 0:00.30[h:]min:sec. CPU time: user 0.10 sys 0.07 (58%). Peak memory: 34820KB.
