// Seed: 673334821
module module_0 (
    input wor id_0,
    output wire id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    input supply1 id_10
);
  supply0 id_12, id_13 = id_6;
  supply1 id_14, id_15, id_16, id_17;
  assign id_14 = id_3;
  tri id_18 = id_10, id_19 = 1 | 1;
  always @(id_16 or negedge id_7);
  assign id_5 = 1;
  `define pp_20 0
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4
);
  assign id_0 = 1;
  module_0(
      id_4, id_3, id_4, id_4, id_4, id_3, id_2, id_4, id_1, id_4, id_2
  );
  wire id_6;
endmodule
