PPA Report for D Flip-Flop with Asynchronous Preset
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 3
IO Count: 5
Cell Count: 23

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 363.77 MHz
Reg-to-Reg Critical Path Delay: 2.049 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
