{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702720852762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702720852765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 17:00:52 2023 " "Processing started: Sat Dec 16 17:00:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702720852765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720852765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720852765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702720853338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702720853338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccv_controller_v4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cccv_controller_v4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cccv_controller_v4-arch " "Found design unit 1: cccv_controller_v4-arch" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720860429 ""} { "Info" "ISGN_ENTITY_NAME" "1 cccv_controller_v4 " "Found entity 1: cccv_controller_v4" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720860429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_rand_gen-arch " "Found design unit 1: lfsr_rand_gen-arch" {  } { { "lfsr_rand_gen.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720860438 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_rand_gen " "Found entity 1: lfsr_rand_gen" {  } { { "lfsr_rand_gen.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720860438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changing_page.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changing_page.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changing_page-arch " "Found design unit 1: changing_page-arch" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720860438 ""} { "Info" "ISGN_ENTITY_NAME" "1 changing_page " "Found entity 1: changing_page" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720860438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cccv_controller_v4 " "Elaborating entity \"cccv_controller_v4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702720860638 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_bat_volt cccv_controller_v4.vhd(37) " "VHDL Signal Declaration warning at cccv_controller_v4.vhd(37): used explicit default value for signal \"init_bat_volt\" because signal was never assigned a value" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702720860638 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_bat_volt cccv_controller_v4.vhd(143) " "VHDL Process Statement warning at cccv_controller_v4.vhd(143): signal \"init_bat_volt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860638 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bat_volt cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"bat_volt\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Start_LED cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"Start_LED\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gen_start cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"gen_start\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "curr_inc cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"curr_inc\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "soc_val cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"soc_val\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "curr_hold cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"curr_hold\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_soc1 cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"prev_soc1\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "volt_hold cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"volt_hold\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_soc2 cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"prev_soc2\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860643 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(278) " "VHDL Process Statement warning at cccv_controller_v4.vhd(278): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860649 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(291) " "VHDL Process Statement warning at cccv_controller_v4.vhd(291): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860649 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(304) " "VHDL Process Statement warning at cccv_controller_v4.vhd(304): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860649 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(317) " "VHDL Process Statement warning at cccv_controller_v4.vhd(317): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860649 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(330) " "VHDL Process Statement warning at cccv_controller_v4.vhd(330): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860649 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860653 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860659 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860664 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[0\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[0\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[1\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[1\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[2\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[2\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[3\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[3\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[4\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[4\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[5\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[5\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[6\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[6\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[7\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[7\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[8\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[8\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[9\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[9\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[10\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[10\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[11\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[11\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[12\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[12\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[13\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[13\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[14\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[14\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[15\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[15\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[16\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[16\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[17\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[17\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[18\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[18\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[19\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[19\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[20\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[20\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[21\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[21\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[22\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[22\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[23\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[23\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[24\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[24\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[25\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[25\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[26\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[26\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[27\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[27\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[28\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[28\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[29\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[29\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[30\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[30\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[31\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[31\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_start cccv_controller_v4.vhd(140) " "Inferred latch for \"gen_start\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Start_LED cccv_controller_v4.vhd(140) " "Inferred latch for \"Start_LED\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bat_volt\[0\] cccv_controller_v4.vhd(140) " "Inferred latch for \"bat_volt\[0\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860668 "|cccv_controller_v4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_rand_gen lfsr_rand_gen:rand_gen " "Elaborating entity \"lfsr_rand_gen\" for hierarchy \"lfsr_rand_gen:rand_gen\"" {  } { { "cccv_controller_v4.vhd" "rand_gen" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720860709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changing_page changing_page:page_nav " "Elaborating entity \"changing_page\" for hierarchy \"changing_page:page_nav\"" {  } { { "cccv_controller_v4.vhd" "page_nav" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720860719 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CLK_FREQ changing_page.vhd(15) " "VHDL Signal Declaration warning at changing_page.vhd(15): used explicit default value for signal \"CLK_FREQ\" because signal was never assigned a value" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_page changing_page.vhd(17) " "VHDL Signal Declaration warning at changing_page.vhd(17): used explicit default value for signal \"max_page\" because signal was never assigned a value" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_PB changing_page.vhd(26) " "VHDL Process Statement warning at changing_page.vhd(26): signal \"Rst_PB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state changing_page.vhd(23) " "VHDL Process Statement warning at changing_page.vhd(23): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_state changing_page.vhd(23) " "VHDL Process Statement warning at changing_page.vhd(23): inferring latch(es) for signal or variable \"prev_state\", which holds its previous value in one or more paths through the process" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state changing_page.vhd(23) " "Inferred latch for \"prev_state\" at changing_page.vhd(23)" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state changing_page.vhd(23) " "Inferred latch for \"next_state\" at changing_page.vhd(23)" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720860729 "|cccv_controller_v4|changing_page:page_nav"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod15\"" {  } { { "cccv_controller_v4.vhd" "Mod15" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "cccv_controller_v4.vhd" "Div18" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "cccv_controller_v4.vhd" "Mod11" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "cccv_controller_v4.vhd" "Div14" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "cccv_controller_v4.vhd" "Mod8" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "cccv_controller_v4.vhd" "Div10" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "cccv_controller_v4.vhd" "Mod5" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "cccv_controller_v4.vhd" "Div6" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "cccv_controller_v4.vhd" "Mod2" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div22\"" {  } { { "cccv_controller_v4.vhd" "Div22" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 270 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod14\"" {  } { { "cccv_controller_v4.vhd" "Mod14" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 270 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "cccv_controller_v4.vhd" "Div17" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "cccv_controller_v4.vhd" "Mod10" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "cccv_controller_v4.vhd" "Div13" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "cccv_controller_v4.vhd" "Mod7" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "cccv_controller_v4.vhd" "Div9" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "cccv_controller_v4.vhd" "Mod4" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "cccv_controller_v4.vhd" "Div5" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "cccv_controller_v4.vhd" "Mod1" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "cccv_controller_v4.vhd" "Div21" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "cccv_controller_v4.vhd" "Mod13" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "cccv_controller_v4.vhd" "Div16" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "cccv_controller_v4.vhd" "Mod9" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "cccv_controller_v4.vhd" "Div12" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "cccv_controller_v4.vhd" "Mod6" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "cccv_controller_v4.vhd" "Div8" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "cccv_controller_v4.vhd" "Mod3" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "cccv_controller_v4.vhd" "Div4" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "cccv_controller_v4.vhd" "Mod0" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "cccv_controller_v4.vhd" "Div19" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div20\"" {  } { { "cccv_controller_v4.vhd" "Div20" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "cccv_controller_v4.vhd" "Mod12" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "cccv_controller_v4.vhd" "Div3" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "cccv_controller_v4.vhd" "Div7" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "cccv_controller_v4.vhd" "Div11" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "cccv_controller_v4.vhd" "Div15" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "cccv_controller_v4.vhd" "Div0" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "cccv_controller_v4.vhd" "Div1" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 219 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "cccv_controller_v4.vhd" "Div2" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702720861379 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702720861379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod15 " "Elaborated megafunction instantiation \"lpm_divide:Mod15\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 271 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720861489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod15 " "Instantiated megafunction \"lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861489 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 271 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720861489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div18 " "Elaborated megafunction instantiation \"lpm_divide:Div18\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720861669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div18 " "Instantiated megafunction \"lpm_divide:Div18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861669 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720861669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div14 " "Elaborated megafunction instantiation \"lpm_divide:Div14\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720861819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div14 " "Instantiated megafunction \"lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861819 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720861819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div10 " "Elaborated megafunction instantiation \"lpm_divide:Div10\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720861839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div10 " "Instantiated megafunction \"lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861839 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720861839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div17 " "Elaborated megafunction instantiation \"lpm_divide:Div17\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720861899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div17 " "Instantiated megafunction \"lpm_divide:Div17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720861899 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720861899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720861994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720861994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div13 " "Elaborated megafunction instantiation \"lpm_divide:Div13\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div13 " "Instantiated megafunction \"lpm_divide:Div13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862039 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div9 " "Elaborated megafunction instantiation \"lpm_divide:Div9\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div9 " "Instantiated megafunction \"lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862074 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div16 " "Elaborated megafunction instantiation \"lpm_divide:Div16\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div16 " "Instantiated megafunction \"lpm_divide:Div16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862139 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_1p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div12 " "Elaborated megafunction instantiation \"lpm_divide:Div12\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div12 " "Instantiated megafunction \"lpm_divide:Div12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862308 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div8 " "Elaborated megafunction instantiation \"lpm_divide:Div8\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div8 " "Instantiated megafunction \"lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862338 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div19 " "Elaborated megafunction instantiation \"lpm_divide:Div19\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div19 " "Instantiated megafunction \"lpm_divide:Div19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862389 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_sqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_5dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_5p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod12 " "Elaborated megafunction instantiation \"lpm_divide:Mod12\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod12 " "Instantiated megafunction \"lpm_divide:Mod12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862569 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862589 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div11 " "Elaborated megafunction instantiation \"lpm_divide:Div11\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 257 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div11 " "Instantiated megafunction \"lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862618 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 257 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862649 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702720862679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720862679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862708 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720862728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720862728 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702720862728 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gen_start Start_LED\$latch " "Duplicate LATCH primitive \"gen_start\" merged with LATCH primitive \"Start_LED\$latch\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702720866368 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1702720866368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[31\] " "Latch soc_val\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[0\] " "Latch soc_val\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[30\] " "Latch soc_val\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[29\] " "Latch soc_val\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[28\] " "Latch soc_val\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[27\] " "Latch soc_val\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[26\] " "Latch soc_val\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[25\] " "Latch soc_val\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[24\] " "Latch soc_val\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[23\] " "Latch soc_val\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[22\] " "Latch soc_val\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[21\] " "Latch soc_val\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[20\] " "Latch soc_val\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[19\] " "Latch soc_val\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[18\] " "Latch soc_val\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[17\] " "Latch soc_val\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[16\] " "Latch soc_val\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[15\] " "Latch soc_val\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[14\] " "Latch soc_val\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[13\] " "Latch soc_val\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[12\] " "Latch soc_val\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[11\] " "Latch soc_val\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[10\] " "Latch soc_val\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[9\] " "Latch soc_val\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[8\] " "Latch soc_val\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[7\] " "Latch soc_val\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[6\] " "Latch soc_val\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[5\] " "Latch soc_val\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[4\] " "Latch soc_val\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[1\] " "Latch soc_val\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[2\] " "Latch soc_val\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[3\] " "Latch soc_val\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702720866438 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702720866438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG0\[7\] VCC " "Pin \"SSEG0\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG1\[7\] VCC " "Pin \"SSEG1\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG2\[7\] GND " "Pin \"SSEG2\[7\]\" is stuck at GND" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG3\[7\] VCC " "Pin \"SSEG3\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[0\] VCC " "Pin \"SSEG4\[0\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[3\] VCC " "Pin \"SSEG4\[3\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[4\] VCC " "Pin \"SSEG4\[4\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[5\] VCC " "Pin \"SSEG4\[5\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[6\] VCC " "Pin \"SSEG4\[6\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[7\] VCC " "Pin \"SSEG4\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[1\] VCC " "Pin \"SSEG5\[1\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[2\] VCC " "Pin \"SSEG5\[2\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[4\] VCC " "Pin \"SSEG5\[4\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[5\] VCC " "Pin \"SSEG5\[5\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[7\] VCC " "Pin \"SSEG5\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702720884759 "|cccv_controller_v4|SSEG5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702720884759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702720885538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702720895249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702720895249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40807 " "Implemented 40807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702720896489 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702720896489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40736 " "Implemented 40736 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702720896489 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702720896489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702720896489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702720896538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 17:01:36 2023 " "Processing ended: Sat Dec 16 17:01:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702720896538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702720896538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702720896538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702720896538 ""}
