digraph "CFG for '_Z15makeEigenvaluesPfS_PiS0_S0_ii' function" {
	label="CFG for '_Z15makeEigenvaluesPfS_PiS0_S0_ii' function";

	Node0x4563750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %5\l  br i1 %17, label %18, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4563750:s0 -> Node0x4565690;
	Node0x4563750:s1 -> Node0x4565720;
	Node0x4565690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%18:\l18:                                               \l  %19 = icmp sgt i32 %6, 0\l  br i1 %19, label %20, label %31\l|{<s0>T|<s1>F}}"];
	Node0x4565690:s0 -> Node0x45658f0;
	Node0x4565690:s1 -> Node0x4565940;
	Node0x45658f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%20:\l20:                                               \l  %21 = sdiv i32 %16, 3\l  br label %22\l}"];
	Node0x45658f0 -> Node0x4565b40;
	Node0x4565b40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%22:\l22:                                               \l  %23 = phi i32 [ 0, %20 ], [ %29, %28 ]\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %27 = icmp sgt i32 %26, %21\l  br i1 %27, label %31, label %28\l|{<s0>T|<s1>F}}"];
	Node0x4565b40:s0 -> Node0x4565940;
	Node0x4565b40:s1 -> Node0x4565c30;
	Node0x4565c30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%28:\l28:                                               \l  %29 = add nuw nsw i32 %23, 1\l  %30 = icmp eq i32 %29, %6\l  br i1 %30, label %31, label %22, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4565c30:s0 -> Node0x4565940;
	Node0x4565c30:s1 -> Node0x4565b40;
	Node0x4565940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%31:\l31:                                               \l  %32 = phi i32 [ 0, %18 ], [ %6, %28 ], [ %23, %22 ]\l  %33 = add nsw i32 %32, -1\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %37 = mul i32 %36, -3\l  %38 = add i32 %37, %16\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %34\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %34\l  %42 = load i32, i32 addrspace(1)* %41, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %43 = mul nsw i32 %42, 3\l  %44 = mul nsw i32 %43, %38\l  %45 = add i32 %38, %40\l  %46 = add i32 %45, %44\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %1, i64 %47\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !13,\l... !amdgpu.noclobber !5\l  %50 = sext i32 %16 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %50\l  store float %49, float addrspace(1)* %51, align 4, !tbaa !13\l  br label %52\l}"];
	Node0x4565940 -> Node0x4565720;
	Node0x4565720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%52:\l52:                                               \l  ret void\l}"];
}
