
*** Running vivado
    with args -log pcie_module.vdi -applog -m64 -messageDb vivado.pb -mode batch -source pcie_module.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source pcie_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/clock_unit_synth_1/clock_unit.dcp' for cell 'clock_unit_i'
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from D:/DevelProgs/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ffg1156/Package.xml
Loading io standards from D:/DevelProgs/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core.xdc]
Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit_board.xdc] for cell 'clock_unit_i/U0'
Finished Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit_board.xdc] for cell 'clock_unit_i/U0'
Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit.xdc] for cell 'clock_unit_i/U0'
Finished Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit.xdc] for cell 'clock_unit_i/U0'
Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc:13]
create_generated_clock: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1158.121 ; gain = 512.078
Finished Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc]
Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/ddr_core/ddr_core/user_design/constraints/ddr_core.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/ddr_core/ddr_core/user_design/constraints/ddr_core.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/clock_unit_synth_1/clock_unit.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 231 instances

link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1190.516 ; gain = 995.988
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 144f237da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.879 . Memory (MB): peak = 1245.789 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1245.789 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1245.789 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 32b654f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1245.789 ; gain = 0.000
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 32b654f3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1245.789 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 32b654f3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1245.789 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: e816a75a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1245.789 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1af4e7170

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1245.789 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1fcb2465e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1257.594 ; gain = 11.805
Phase 2.1.2.1 Place Init Design | Checksum: 1d0c6cc6a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1257.594 ; gain = 11.805
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1d0c6cc6a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1257.594 ; gain = 11.805

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1d0c6cc6a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1257.594 ; gain = 11.805
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1d0c6cc6a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1257.594 ; gain = 11.805
Phase 2.1 Placer Initialization Core | Checksum: 1d0c6cc6a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1257.594 ; gain = 11.805
Phase 2 Placer Initialization | Checksum: 1d0c6cc6a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1257.594 ; gain = 11.805

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 21a418b95

Time (s): cpu = 00:02:09 ; elapsed = 00:01:34 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 21a418b95

Time (s): cpu = 00:02:09 ; elapsed = 00:01:34 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 29d269325

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 28965d9d4

Time (s): cpu = 00:02:27 ; elapsed = 00:01:46 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 28965d9d4

Time (s): cpu = 00:02:27 ; elapsed = 00:01:46 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2901e86c3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:49 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1d6d6d796

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1262.148 ; gain = 16.359

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 2e0516967

Time (s): cpu = 00:02:54 ; elapsed = 00:02:07 . Memory (MB): peak = 1312.395 ; gain = 66.605
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 2e0516967

Time (s): cpu = 00:02:54 ; elapsed = 00:02:07 . Memory (MB): peak = 1312.395 ; gain = 66.605

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2e0516967

Time (s): cpu = 00:02:55 ; elapsed = 00:02:08 . Memory (MB): peak = 1315.773 ; gain = 69.984

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2e0516967

Time (s): cpu = 00:02:55 ; elapsed = 00:02:08 . Memory (MB): peak = 1316.109 ; gain = 70.320
Phase 4.6 Small Shape Detail Placement | Checksum: 2e0516967

Time (s): cpu = 00:02:56 ; elapsed = 00:02:08 . Memory (MB): peak = 1316.109 ; gain = 70.320

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 2e0516967

Time (s): cpu = 00:02:58 ; elapsed = 00:02:11 . Memory (MB): peak = 1316.109 ; gain = 70.320
Phase 4 Detail Placement | Checksum: 2e0516967

Time (s): cpu = 00:02:58 ; elapsed = 00:02:11 . Memory (MB): peak = 1316.109 ; gain = 70.320

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 22ee3f019

Time (s): cpu = 00:02:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1316.109 ; gain = 70.320

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 22ee3f019

Time (s): cpu = 00:02:59 ; elapsed = 00:02:12 . Memory (MB): peak = 1316.109 ; gain = 70.320

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 18b26a74a

Time (s): cpu = 00:04:00 ; elapsed = 00:03:07 . Memory (MB): peak = 1318.414 ; gain = 72.625
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.943. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 18b26a74a

Time (s): cpu = 00:04:01 ; elapsed = 00:03:07 . Memory (MB): peak = 1318.414 ; gain = 72.625
Phase 5.2.2 Post Placement Optimization | Checksum: 18b26a74a

Time (s): cpu = 00:04:01 ; elapsed = 00:03:08 . Memory (MB): peak = 1318.414 ; gain = 72.625
Phase 5.2 Post Commit Optimization | Checksum: 18b26a74a

Time (s): cpu = 00:04:01 ; elapsed = 00:03:08 . Memory (MB): peak = 1318.414 ; gain = 72.625
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.943. For the most accurate timing information please run report_timing.

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1087e9728

Time (s): cpu = 00:04:50 ; elapsed = 00:03:51 . Memory (MB): peak = 1321.203 ; gain = 75.414

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1087e9728

Time (s): cpu = 00:04:51 ; elapsed = 00:03:51 . Memory (MB): peak = 1321.203 ; gain = 75.414

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1087e9728

Time (s): cpu = 00:04:51 ; elapsed = 00:03:52 . Memory (MB): peak = 1321.203 ; gain = 75.414
Phase 5.5 Placer Reporting | Checksum: 1087e9728

Time (s): cpu = 00:04:51 ; elapsed = 00:03:52 . Memory (MB): peak = 1321.203 ; gain = 75.414

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 18d512ce2

Time (s): cpu = 00:04:51 ; elapsed = 00:03:52 . Memory (MB): peak = 1321.203 ; gain = 75.414
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18d512ce2

Time (s): cpu = 00:04:51 ; elapsed = 00:03:52 . Memory (MB): peak = 1321.203 ; gain = 75.414
Ending Placer Task | Checksum: 13f0d8adf

Time (s): cpu = 00:00:00 ; elapsed = 00:03:52 . Memory (MB): peak = 1321.203 ; gain = 75.414
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:00 ; elapsed = 00:04:01 . Memory (MB): peak = 1321.203 ; gain = 130.688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1321.203 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.203 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1321.203 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1321.203 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1321.203 ; gain = 0.000
Command: phys_opt_design -directive AddRetime
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AddRetime
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 108f6ff54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1321.742 ; gain = 0.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1321.742 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.084 | TNS=-12.692 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 108f6ff54

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 3 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg.  Did not re-place instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg
INFO: [Physopt 32-663] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/WR_RST_I[0].  Re-placed instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/WR_RST_I<1>1
INFO: [Physopt 32-662] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/power_on_wr_rst[0].  Did not re-place instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/power_on_wr_rst_0
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-12.468 |
Phase 3 Placement Based Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1321.742 ; gain = 0.000
Phase 4 Rewire | Checksum: 1b717fd81

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 5 Critical Cell Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/rd_addr_reg_rep' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 9 Retime Optimization
INFO: [Physopt 32-203] No nets found for retiming optimization.
Phase 9 Retime Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 1 candidate net for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
Phase 10 Critical Pin Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 11 Very High Fanout Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1321.742 ; gain = 0.539

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1b717fd81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1321.742 ; gain = 0.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1321.742 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-12.468 |
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Ending Physical Synthesis Task | Checksum: 206861268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.348 ; gain = 2.145
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1323.348 ; gain = 2.145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.348 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.348 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1366ded59

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1531.434 ; gain = 119.477

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1366ded59

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1531.629 ; gain = 119.672

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1366ded59

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1541.824 ; gain = 129.867
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ab1b83e0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 1617.219 ; gain = 205.262
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.82  | TNS=-11.9  | WHS=-0.6   | THS=-1.09e+03|

Phase 2 Router Initialization | Checksum: 15fd1271d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:37 . Memory (MB): peak = 1617.219 ; gain = 205.262

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fa22805c

Time (s): cpu = 00:02:41 ; elapsed = 00:01:54 . Memory (MB): peak = 1617.219 ; gain = 205.262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4923
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 225bfaf0e

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 1617.219 ; gain = 205.262
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-15.2  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1cbe02697

Time (s): cpu = 00:03:47 ; elapsed = 00:02:31 . Memory (MB): peak = 1617.219 ; gain = 205.262

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 267ec77af

Time (s): cpu = 00:03:48 ; elapsed = 00:02:33 . Memory (MB): peak = 1634.246 ; gain = 222.289
Phase 4.1.2 GlobIterForTiming | Checksum: 1885e74e7

Time (s): cpu = 00:03:50 ; elapsed = 00:02:34 . Memory (MB): peak = 1634.246 ; gain = 222.289
Phase 4.1 Global Iteration 0 | Checksum: 1885e74e7

Time (s): cpu = 00:03:50 ; elapsed = 00:02:34 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: d6668f2c

Time (s): cpu = 00:03:52 ; elapsed = 00:02:36 . Memory (MB): peak = 1634.246 ; gain = 222.289
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-15.1  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1149ce254

Time (s): cpu = 00:03:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1634.246 ; gain = 222.289
Phase 4 Rip-up And Reroute | Checksum: 1149ce254

Time (s): cpu = 00:03:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 139c98089

Time (s): cpu = 00:03:57 ; elapsed = 00:02:39 . Memory (MB): peak = 1634.246 ; gain = 222.289
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-15.1  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 176c5cd55

Time (s): cpu = 00:03:58 ; elapsed = 00:02:40 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 176c5cd55

Time (s): cpu = 00:03:59 ; elapsed = 00:02:40 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f6bf9640

Time (s): cpu = 00:04:05 ; elapsed = 00:02:44 . Memory (MB): peak = 1634.246 ; gain = 222.289
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-15.1  | WHS=0.042  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 143935167

Time (s): cpu = 00:04:05 ; elapsed = 00:02:44 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.35872 %
  Global Horizontal Routing Utilization  = 5.67469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X35Y197 -> INT_R_X35Y197
   INT_R_X35Y196 -> INT_R_X35Y196
   INT_L_X58Y196 -> INT_L_X58Y196
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
Phase 8 Route finalize | Checksum: a2f12b7e

Time (s): cpu = 00:04:06 ; elapsed = 00:02:44 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: a2f12b7e

Time (s): cpu = 00:04:06 ; elapsed = 00:02:44 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: a6ea54d7

Time (s): cpu = 00:04:09 ; elapsed = 00:02:48 . Memory (MB): peak = 1634.246 ; gain = 222.289

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-15.1  | WHS=0.042  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: a6ea54d7

Time (s): cpu = 00:04:09 ; elapsed = 00:02:48 . Memory (MB): peak = 1634.246 ; gain = 222.289
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:48 . Memory (MB): peak = 1634.246 ; gain = 222.289
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:15 ; elapsed = 00:02:52 . Memory (MB): peak = 1634.246 ; gain = 310.898
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.246 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.246 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/impl_1/pcie_module_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1670.613 ; gain = 36.367
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1727.906 ; gain = 57.293
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1758.621 ; gain = 30.715
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 214b056fb
----- Checksum: : 1b717fd81 : 5d98597a 

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1776.699 ; gain = 18.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1776.699 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.777 | TNS=-15.096 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.574 | TNS=-14.893 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.385 | TNS=-14.704 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.196 | TNS=-14.515 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.007 | TNS=-14.326 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.818 | TNS=-14.137 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.629 | TNS=-13.948 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.440 | TNS=-13.759 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.251 | TNS=-13.570 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Clock skew was adjusted for instance bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-13.381 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-702] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/power_on_wr_rst[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/WR_RST_I[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-13.178 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-12.989 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-12.800 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-12.611 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-12.422 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-12.233 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-703] Processed net bpm_pcie_a7_i/theTlpControl/Memory_Space/n_0_General_Status_i_reg[7]. Clock skew was adjusted for instance bpm_pcie_a7_i/theTlpControl/Memory_Space/General_Status_i_reg[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.062 | TNS=-12.219 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-702] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/full. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/power_on_wr_rst[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/WR_RST_I[0]. Optimizations did not improve timing on the net.
Phase 2 Critical Path Optimization | Checksum: 1a053e939
----- Checksum: : 111a971c4 : 8eaa7775 

Time (s): cpu = 00:01:33 ; elapsed = 00:01:09 . Memory (MB): peak = 1838.742 ; gain = 80.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1838.742 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.062 | TNS=-12.219 | WHS=0.047 | THS=0.000 |
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Ending Physical Synthesis Task | Checksum: 1244c8065
----- Checksum: : 95a208f0 : 8eaa7775 

Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1838.742 ; gain = 80.121
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1838.742 ; gain = 80.121
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1838.742 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1838.742 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 1838.742 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (PLBUFGOPT-1) Non-Optimal connections to BUFG - A non-muxed BUFG bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica_replica_replica_replica is driven by another global buffer bpm_pcie_a7_i/pcie_core_i/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1_replica_replica_replica_replica_replica_replica_replica_replica. Remove non-muxed BUFG if it is not desired
WARNING: [Drc 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal bpm_pcie_a7_i/u_ddr_core/u_ddr3_infrastructure/auxout_clk_i on the bpm_pcie_a7_i/u_ddr_core/u_ddr3_infrastructure/plle2_i/CLKOUT4 pin of bpm_pcie_a7_i/u_ddr_core/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [Drc 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal bpm_pcie_a7_i/u_ddr_core/u_ddr3_infrastructure/pll_clk3_out on the bpm_pcie_a7_i/u_ddr_core/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of bpm_pcie_a7_i/u_ddr_core/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 3483 net(s) have no routable loads. The problem net(s) are bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/B_of_ctl_a_full, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/B_po_coarse_overflow, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/B_po_fine_overflow, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/DOA0, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59/DOA0, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/DOA0, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59/DOA0, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/DOA1, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59/DOA1, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59/DOA1, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/DOA1, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/DOB0, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/DOB1, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41/DOC0, bpm_pcie_a7_i/u_ddr_core/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0 (the first 15 of 3133 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pcie_module.bit...
Writing bitstream ./pcie_module.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:42 ; elapsed = 00:01:39 . Memory (MB): peak = 1929.051 ; gain = 90.309
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 10:03:04 2015...
