

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Tue Feb 27 15:11:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14570|    14570|  0.146 ms|  0.146 ms|  14457|  14457|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |            |         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |  Instance  |  Module |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |castIn_U0   |castIn   |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |conv4_U0    |conv4    |      303|      303|   3.030 us|   3.030 us|    303|    303|       no|
        |upsamp4_U0  |upsamp4  |      516|      516|   5.160 us|   5.160 us|    516|    516|       no|
        |conv5_U0    |conv5    |      815|      815|   8.150 us|   8.150 us|    815|    815|       no|
        |upsamp5_U0  |upsamp5  |     2052|     2052|  20.520 us|  20.520 us|   2052|   2052|       no|
        |conv6_U0    |conv6    |     4113|     4113|  41.130 us|  41.130 us|   4113|   4113|       no|
        |upsamp6_U0  |upsamp6  |    12548|    12548|   0.125 ms|   0.125 ms|  12548|  12548|       no|
        |conv7_U0    |conv7    |    14456|    14456|   0.145 ms|   0.145 ms|  14456|  14456|       no|
        |castOut_U0  |castOut  |      787|      787|   7.870 us|   7.870 us|    787|    787|       no|
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     792|     536|    -|
|Instance         |        6|  4918|  215913|  245265|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|  4918|  216705|  245803|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|   284|      47|     106|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+------+-------+--------+-----+
    |  Instance  |  Module | BRAM_18K|  DSP |   FF  |   LUT  | URAM|
    +------------+---------+---------+------+-------+--------+-----+
    |castIn_U0   |castIn   |        0|     0|     44|      97|    0|
    |castOut_U0  |castOut  |        0|     0|     15|      90|    0|
    |conv4_U0    |conv4    |        0|  1155|  48408|   57233|    0|
    |conv5_U0    |conv5    |        0|  1152|  52433|   59702|    0|
    |conv6_U0    |conv6    |        0|  2313|  69448|  102075|    0|
    |conv7_U0    |conv7    |        0|   298|  44691|   24295|    0|
    |upsamp4_U0  |upsamp4  |        2|     0|    242|     461|    0|
    |upsamp5_U0  |upsamp5  |        2|     0|    253|     468|    0|
    |upsamp6_U0  |upsamp6  |        2|     0|    379|     844|    0|
    +------------+---------+---------+------+-------+--------+-----+
    |Total       |         |        6|  4918| 215913|  245265|    0|
    +------------+---------+---------+------+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |conv4_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |conv5_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |conv6_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |full_in_float_U   |        0|  99|   0|    -|     2|   32|       64|
    |full_out_float_U  |        0|  99|   0|    -|     2|   32|       64|
    |upsamp4_out_U     |        0|  99|   0|    -|     2|   32|       64|
    |upsamp5_out_U     |        0|  99|   0|    -|     2|   32|       64|
    |upsamp6_out_U     |        0|  99|   0|    -|     2|   32|       64|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 792|   0|    0|    16|  256|      512|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|full_in_AXI_TDATA    |   in|   32|        axis|   full_in_AXI_V_data_V|       pointer|
|full_in_AXI_TKEEP    |   in|    4|        axis|   full_in_AXI_V_keep_V|       pointer|
|full_in_AXI_TSTRB    |   in|    4|        axis|   full_in_AXI_V_strb_V|       pointer|
|full_in_AXI_TUSER    |   in|    2|        axis|   full_in_AXI_V_user_V|       pointer|
|full_in_AXI_TLAST    |   in|    1|        axis|   full_in_AXI_V_last_V|       pointer|
|full_in_AXI_TID      |   in|    5|        axis|     full_in_AXI_V_id_V|       pointer|
|full_in_AXI_TDEST    |   in|    6|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TVALID   |   in|    1|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TREADY   |  out|    1|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_out_AXI_TDATA   |  out|   32|        axis|  full_out_AXI_V_data_V|       pointer|
|full_out_AXI_TKEEP   |  out|    4|        axis|  full_out_AXI_V_keep_V|       pointer|
|full_out_AXI_TSTRB   |  out|    4|        axis|  full_out_AXI_V_strb_V|       pointer|
|full_out_AXI_TUSER   |  out|    2|        axis|  full_out_AXI_V_user_V|       pointer|
|full_out_AXI_TLAST   |  out|    1|        axis|  full_out_AXI_V_last_V|       pointer|
|full_out_AXI_TID     |  out|    5|        axis|    full_out_AXI_V_id_V|       pointer|
|full_out_AXI_TDEST   |  out|    6|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TVALID  |  out|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TREADY  |   in|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                 decode|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                 decode|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|                 decode|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|                 decode|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|                 decode|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|                 decode|  return value|
+---------------------+-----+-----+------------+-----------------------+--------------+

