Fitter report for c02_hdmi_top
Wed Jan 11 03:53:50 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Wed Jan 11 03:53:50 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; c02_hdmi_top                                   ;
; Top-level Entity Name              ; c02_hdmi_test_top                              ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M02DCV36C8G                                  ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,626 / 2,304 ( 71 % )                         ;
;     Total combinational functions  ; 1,575 / 2,304 ( 68 % )                         ;
;     Dedicated logic registers      ; 862 / 2,304 ( 37 % )                           ;
; Total registers                    ; 878                                            ;
; Total pins                         ; 11 / 27 ( 41 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,304 / 110,592 ( 2 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 32 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M02DCV36C8G                         ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.4%      ;
;     Processor 3            ;  11.3%      ;
;     Processor 4            ;  11.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; RESET_N    ; PIN_C2        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2495 ) ; 0.00 % ( 0 / 2495 )        ; 0.00 % ( 0 / 2495 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2495 ) ; 0.00 % ( 0 / 2495 )        ; 0.00 % ( 0 / 2495 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2478 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 17 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/output_files/c02_hdmi_top.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,626 / 2,304 ( 71 % )  ;
;     -- Combinational with no register       ; 764                     ;
;     -- Register only                        ; 51                      ;
;     -- Combinational with a register        ; 811                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 648                     ;
;     -- 3 input functions                    ; 562                     ;
;     -- <=2 input functions                  ; 365                     ;
;     -- Register only                        ; 51                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 1307                    ;
;     -- arithmetic mode                      ; 268                     ;
;                                             ;                         ;
; Total registers*                            ; 878 / 2,418 ( 36 % )    ;
;     -- Dedicated logic registers            ; 862 / 2,304 ( 37 % )    ;
;     -- I/O registers                        ; 16 / 114 ( 14 % )       ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 120 / 144 ( 83 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 11 / 27 ( 41 % )        ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )         ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )         ;
;                                             ;                         ;
; M9Ks                                        ; 1 / 12 ( 8 % )          ;
; UFM blocks                                  ; 0 / 1 ( 0 % )           ;
; Total block memory bits                     ; 2,304 / 110,592 ( 2 % ) ;
; Total block memory implementation bits      ; 9,216 / 110,592 ( 8 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 32 ( 0 % )          ;
; PLLs                                        ; 1 / 1 ( 100 % )         ;
; Global signals                              ; 3                       ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Remote update blocks                        ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 9.1% / 8.1% / 10.5%     ;
; Peak interconnect usage (total/H/V)         ; 14.2% / 14.4% / 15.3%   ;
; Maximum fan-out                             ; 803                     ;
; Highest non-global fan-out                  ; 384                     ;
; Total fan-out                               ; 7813                    ;
; Average fan-out                             ; 3.10                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1626 / 2304 ( 71 % ) ; 0 / 2304 ( 0 % )               ;
;     -- Combinational with no register       ; 764                  ; 0                              ;
;     -- Register only                        ; 51                   ; 0                              ;
;     -- Combinational with a register        ; 811                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 648                  ; 0                              ;
;     -- 3 input functions                    ; 562                  ; 0                              ;
;     -- <=2 input functions                  ; 365                  ; 0                              ;
;     -- Register only                        ; 51                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1307                 ; 0                              ;
;     -- arithmetic mode                      ; 268                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 878                  ; 0                              ;
;     -- Dedicated logic registers            ; 862 / 2304 ( 37 % )  ; 0 / 2304 ( 0 % )               ;
;     -- I/O registers                        ; 32                   ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 120 / 144 ( 83 % )   ; 0 / 144 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 11                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 32 ( 0 % )       ; 0 / 32 ( 0 % )                 ;
; Total memory bits                           ; 2304                 ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 1 / 12 ( 8 % )       ; 0 / 12 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 2 / 12 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry       ; 8 / 162 ( 4 % )      ; 0 / 162 ( 0 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1271                 ; 1                              ;
;     -- Registered Input Connections         ; 1213                 ; 0                              ;
;     -- Output Connections                   ; 1                    ; 1271                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 7819                 ; 1282                           ;
;     -- Registered Connections               ; 4207                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 1272                           ;
;     -- hard_block:auto_generated_inst       ; 1272                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 1                    ; 1                              ;
;     -- Output Ports                         ; 10                   ; 3                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; E1    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED          ; A5    ; 8        ; 16           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OSC_OE       ; D1    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_N ; B6    ; 6        ; 18           ; 14           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_P ; C5    ; 6        ; 18           ; 14           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0_N ; D5    ; 6        ; 18           ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0_P ; C6    ; 6        ; 18           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1_N ; D6    ; 6        ; 18           ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1_P ; E6    ; 6        ; 18           ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2_N ; E5    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2_P ; E4    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                        ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name   ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; C3       ; DIFFIO_RX_L7n, DIFFOUT_L7n, TMS, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TMS~       ; Dual Purpose Pin ;
; D3       ; DIFFIO_RX_L7p, DIFFOUT_L7p, TCK, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TCK~       ; Dual Purpose Pin ;
; C1       ; DIFFIO_RX_L8n, DIFFOUT_L8n, TDI, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TDI~       ; Dual Purpose Pin ;
; D2       ; DIFFIO_RX_L8p, DIFFOUT_L8p, TDO, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TDO~       ; Dual Purpose Pin ;
; A5       ; DEV_CLRn                                           ; Use as regular IO              ; LED                ; Dual Purpose Pin ;
; A4       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~   ; Dual Purpose Pin ;
; B2       ; DIFFIO_RX_T11p, DIFFOUT_T11p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~   ; Dual Purpose Pin ;
; A2       ; DIFFIO_RX_T11n, DIFFOUT_T11n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~ ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 0 ( -- )    ; 3.3V          ; --           ;
; 1B       ; 4 / 6 ( 67 % )  ; 3.3V          ; --           ;
; 2        ; 2 / 2 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 2 / 6 ( 33 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 0 ( -- )    ; 3.3V          ; --           ;
; 6        ; 6 / 6 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 7 ( 57 % )  ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                          ;
+----------+------------+--------------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank     ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+--------------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; --           ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 156        ; 8            ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 152        ; 8            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 144        ; 8            ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 136        ; 8            ; LED                                            ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ;            ; --           ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; --           ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; B2       ; 154        ; 8            ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; B3       ;            ;              ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B4       ; 142        ; 8            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 138        ; 8            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 128        ; 6            ; TMDS_CLOCK_N                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 16         ; 1B           ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 10         ; 1B           ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 12         ; 1B           ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ;            ; 1A, 1B, 2, 8 ; VCCIO1_2_8                                     ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ; 126        ; 6            ; TMDS_CLOCK_P                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C6       ; 104        ; 6            ; TMDS_DATA0_P                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 28         ; 2            ; OSC_OE                                         ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 18         ; 1B           ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 14         ; 1B           ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ;            ; 3, 5, 6      ; VCCIO3_5_6                                     ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ; 102        ; 6            ; TMDS_DATA0_N                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 98         ; 6            ; TMDS_DATA1_N                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 30         ; 2            ; CLOCK_50                                       ; input  ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 22         ; 1B           ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E3       ; 56         ; 3            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E4       ; 74         ; 3            ; TMDS_DATA2_P                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E5       ; 76         ; 3            ; TMDS_DATA2_N                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E6       ; 100        ; 6            ; TMDS_DATA1_P                                   ; output ; 3.3-V LVCMOS          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ;            ;              ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F2       ; 44         ; 3            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F3       ; 46         ; 3            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F4       ; 58         ; 3            ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F5       ;            ; --           ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;              ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+--------------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                    ;
+-------------------------------+--------------------------------------------------------------------------------+
; Name                          ; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                         ;
; Compensate clock              ; clock0                                                                         ;
; Compensated input/output pins ; --                                                                             ;
; Switchover type               ; --                                                                             ;
; Input frequency 0             ; 50.0 MHz                                                                       ;
; Input frequency 1             ; --                                                                             ;
; Nominal PFD frequency         ; 7.1 MHz                                                                        ;
; Nominal VCO frequency         ; 371.4 MHz                                                                      ;
; VCO post scale K counter      ; 2                                                                              ;
; VCO frequency control         ; Auto                                                                           ;
; VCO phase shift step          ; 336 ps                                                                         ;
; VCO multiply                  ; --                                                                             ;
; VCO divide                    ; --                                                                             ;
; Freq min lock                 ; 40.39 MHz                                                                      ;
; Freq max lock                 ; 87.53 MHz                                                                      ;
; M VCO Tap                     ; 0                                                                              ;
; M Initial                     ; 1                                                                              ;
; M value                       ; 52                                                                             ;
; N value                       ; 7                                                                              ;
; Charge pump current           ; setting 1                                                                      ;
; Loop filter resistance        ; setting 19                                                                     ;
; Loop filter capacitance       ; setting 0                                                                      ;
; Bandwidth                     ; 450 kHz to 560 kHz                                                             ;
; Bandwidth type                ; Medium                                                                         ;
; Real time reconfigurable      ; Off                                                                            ;
; Scan chain MIF file           ; --                                                                             ;
; Preserve PLL counter order    ; Off                                                                            ;
; PLL location                  ; PLL_2                                                                          ;
; Inclk0 signal                 ; CLOCK_50                                                                       ;
; Inclk1 signal                 ; --                                                                             ;
; Inclk0 signal type            ; Global Clock                                                                   ;
; Inclk1 signal type            ; --                                                                             ;
+-------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 52   ; 35  ; 74.29 MHz        ; 0 (0 ps)    ; 9.00 (336 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 52   ; 7   ; 371.43 MHz       ; 0 (0 ps)    ; 45.00 (336 ps)   ; 50/50      ; C1      ; Bypass        ; --         ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; OSC_OE       ; Missing drive strength ;
; LED          ; Missing drive strength ;
; TMDS_CLOCK_N ; Missing drive strength ;
; TMDS_CLOCK_P ; Missing drive strength ;
; TMDS_DATA0_N ; Missing drive strength ;
; TMDS_DATA0_P ; Missing drive strength ;
; TMDS_DATA1_N ; Missing drive strength ;
; TMDS_DATA1_P ; Missing drive strength ;
; TMDS_DATA2_N ; Missing drive strength ;
; TMDS_DATA2_P ; Missing drive strength ;
+--------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                        ; Entity Name                    ; Library Name ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |c02_hdmi_test_top                                       ; 1626 (39)   ; 862 (25)                  ; 16 (16)       ; 2304        ; 1    ; 1          ; 0            ; 0       ; 0         ; 11   ; 0            ; 764 (14)     ; 51 (0)            ; 811 (25)         ; 0          ; |c02_hdmi_test_top                                                                                                                                         ; c02_hdmi_test_top              ; work         ;
;    |hdmi_hdpll:u_pll|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_hdpll:u_pll                                                                                                                        ; hdmi_hdpll                     ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_hdpll:u_pll|altpll:altpll_component                                                                                                ; altpll                         ; work         ;
;          |hdmi_hdpll_altpll:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated                                                               ; hdmi_hdpll_altpll              ; work         ;
;    |hdmi_tx:u_tx|                                        ; 950 (3)     ; 631 (3)                   ; 0 (0)         ; 2304        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 319 (0)      ; 39 (0)            ; 592 (6)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx                                                                                                                            ; hdmi_tx                        ; work         ;
;       |hdmi_tx_audiopacket_submodule:\gen_audio:u_audio| ; 142 (115)   ; 89 (64)                   ; 0 (0)         ; 2304        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (51)      ; 8 (8)             ; 81 (56)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio                                                                           ; hdmi_tx_audiopacket_submodule  ; work         ;
;          |hdmi_tx_scfifo:u_fifo|                         ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 2304        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 25 (25)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo                                                     ; hdmi_tx_scfifo                 ; work         ;
;             |altsyncram:ram_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0                                ; altsyncram                     ; work         ;
;                |altsyncram_28g1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_28g1:auto_generated ; altsyncram_28g1                ; work         ;
;       |hdmi_tx_dataisland_submodule:\gen_data:u_data|    ; 392 (392)   ; 299 (299)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 8 (8)             ; 303 (303)        ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data                                                                              ; hdmi_tx_dataisland_submodule   ; work         ;
;       |hdmi_tx_infopacket_submodule:\gen_info:u_info|    ; 63 (63)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 23 (23)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info                                                                              ; hdmi_tx_infopacket_submodule   ; work         ;
;       |hdmi_tx_pdiff_submodule:u_ser|                    ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 72 (72)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser                                                                                              ; hdmi_tx_pdiff_submodule        ; work         ;
;          |altddio_out:u_ddo_n|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n                                                                          ; altddio_out                    ; work         ;
;             |ddio_out_khi:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_khi:auto_generated                                              ; ddio_out_khi                   ; work         ;
;          |altddio_out:u_ddo_p|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p                                                                          ; altddio_out                    ; work         ;
;             |ddio_out_iki:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_iki:auto_generated                                              ; ddio_out_iki                   ; work         ;
;       |hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|      ; 114 (114)   ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 2 (2)             ; 60 (60)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u                                                                                ; hdmi_tx_tmds_encoder_submodule ; work         ;
;       |hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|      ; 97 (97)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 2 (2)             ; 49 (49)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u                                                                                ; hdmi_tx_tmds_encoder_submodule ; work         ;
;       |hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|      ; 96 (96)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 1 (1)             ; 48 (48)          ; 0          ; |c02_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u                                                                                ; hdmi_tx_tmds_encoder_submodule ; work         ;
;    |melodychime:u_chime|                                 ; 239 (50)    ; 114 (22)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (17)     ; 11 (2)            ; 115 (31)         ; 0          ; |c02_hdmi_test_top|melodychime:u_chime                                                                                                                     ; melodychime                    ; work         ;
;       |melodychime_seq:u_seq|                            ; 63 (63)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 1 (1)             ; 33 (33)          ; 0          ; |c02_hdmi_test_top|melodychime:u_chime|melodychime_seq:u_seq                                                                                               ; melodychime_seq                ; work         ;
;       |melodychime_sg:u_sg0|                             ; 67 (67)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 8 (8)             ; 26 (26)          ; 0          ; |c02_hdmi_test_top|melodychime:u_chime|melodychime_sg:u_sg0                                                                                                ; melodychime_sg                 ; work         ;
;       |melodychime_sg:u_sg1|                             ; 67 (67)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 33 (33)          ; 0          ; |c02_hdmi_test_top|melodychime:u_chime|melodychime_sg:u_sg1                                                                                                ; melodychime_sg                 ; work         ;
;    |video_syncgen:u_vga|                                 ; 415 (415)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (318)    ; 1 (1)             ; 96 (96)          ; 0          ; |c02_hdmi_test_top|video_syncgen:u_vga                                                                                                                     ; video_syncgen                  ; work         ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+
; OSC_OE       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LED          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; TMDS_CLOCK_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_CLOCK_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA0_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA0_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA1_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA1_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA2_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA2_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; CLOCK_50     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                         ; PIN_E1             ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[0]       ; PLL_2              ; 803     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[1]       ; PLL_2              ; 68      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_locked       ; PLL_2              ; 384     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|Equal1~0                           ; LCCOMB_X14_Y10_N22 ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|Equal2~0                           ; LCCOMB_X14_Y10_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                 ; FF_X14_Y10_N9      ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|usedw_reg~21 ; LCCOMB_X12_Y7_N14  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcmdata_reg[40]~1                  ; LCCOMB_X12_Y6_N28  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|process_2~3                        ; LCCOMB_X12_Y7_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[5]                        ; FF_X11_Y8_N31      ; 322     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|datacount[4]~10                       ; LCCOMB_X15_Y7_N14  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|datacount[4]~7                        ; LCCOMB_X15_Y7_N24  ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[0]~2                           ; LCCOMB_X12_Y13_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[16]~20                         ; LCCOMB_X11_Y13_N22 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[8]~11                          ; LCCOMB_X12_Y13_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[0]~10                          ; LCCOMB_X12_Y10_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[104]~221                       ; LCCOMB_X11_Y10_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[112]~14                        ; LCCOMB_X11_Y10_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[120]~43                        ; LCCOMB_X11_Y10_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[128]~79                        ; LCCOMB_X12_Y10_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[136]~115                       ; LCCOMB_X12_Y14_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[144]~151                       ; LCCOMB_X12_Y14_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[152]~187                       ; LCCOMB_X16_Y12_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[160]~223                       ; LCCOMB_X12_Y12_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[168]~16                        ; LCCOMB_X15_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[16]~75                         ; LCCOMB_X12_Y14_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[176]~45                        ; LCCOMB_X12_Y11_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[184]~81                        ; LCCOMB_X12_Y11_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[192]~117                       ; LCCOMB_X11_Y13_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[200]~153                       ; LCCOMB_X11_Y13_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[208]~189                       ; LCCOMB_X11_Y13_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[216]~225                       ; LCCOMB_X15_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[24]~111                        ; LCCOMB_X16_Y12_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[32]~147                        ; LCCOMB_X12_Y12_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[40]~183                        ; LCCOMB_X16_Y10_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[48]~219                        ; LCCOMB_X12_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[56]~12                         ; LCCOMB_X12_Y11_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[64]~41                         ; LCCOMB_X11_Y13_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[72]~77                         ; LCCOMB_X11_Y13_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[80]~113                        ; LCCOMB_X11_Y13_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[88]~149                        ; LCCOMB_X15_Y15_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[8]~39                          ; LCCOMB_X12_Y14_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[96]~185                        ; LCCOMB_X11_Y10_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|data_reg[0]~0                         ; LCCOMB_X16_Y6_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|process_0~0                           ; LCCOMB_X17_Y7_N22  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[2]                                ; FF_X9_Y3_N11       ; 14      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0]                          ; FF_X14_Y4_N9       ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|Equal0~2                                                                     ; LCCOMB_X12_Y2_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_seq:u_seq|scorecount[3]~7                                        ; LCCOMB_X12_Y15_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_seq:u_seq|slotcount                                              ; FF_X12_Y15_N9      ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                              ; FF_X17_Y5_N3       ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_seq:u_seq|tempo_out                                              ; LCCOMB_X12_Y15_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_seq:u_seq|wrreq_reg[0]                                           ; FF_X12_Y15_N19     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_seq:u_seq|wrreq_reg[1]                                           ; FF_X12_Y15_N29     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_sg:u_sg0|Equal0~2                                                ; LCCOMB_X17_Y8_N0   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_sg:u_sg0|env_count_reg[0]~44                                     ; LCCOMB_X17_Y13_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                ; FF_X17_Y13_N25     ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_sg:u_sg1|Equal0~2                                                ; LCCOMB_X17_Y8_N10  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_sg:u_sg1|env_count_reg[0]~44                                     ; LCCOMB_X16_Y8_N0   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                ; FF_X16_Y8_N5       ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|timing_10us_reg                                                              ; FF_X12_Y2_N7       ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; melodychime:u_chime|timing_1ms_reg                                                               ; FF_X1_Y6_N15       ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_syncgen:u_vga|Equal0~3                                                                     ; LCCOMB_X7_Y2_N20   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_syncgen:u_vga|Equal15~4                                                                    ; LCCOMB_X1_Y2_N30   ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; video_syncgen:u_vga|cb_rgb_reg[22]~20                                                            ; LCCOMB_X6_Y1_N14   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_syncgen:u_vga|vblank_reg                                                                   ; FF_X7_Y4_N9        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                       ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                   ; PIN_E1   ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2    ; 803     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2    ; 68      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location     ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_28g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 9            ; 256          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 2304 ; 256                         ; 9                           ; 256                         ; 9                           ; 2304                ; 1    ; None ; M9K_X8_Y6_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,761 / 9,335 ( 19 % ) ;
; C16 interconnects     ; 3 / 576 ( < 1 % )      ;
; C4 interconnects      ; 912 / 8,640 ( 11 % )   ;
; Direct links          ; 249 / 9,335 ( 3 % )    ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 988 / 2,304 ( 43 % )   ;
; R24 interconnects     ; 2 / 672 ( < 1 % )      ;
; R4 interconnects      ; 990 / 11,968 ( 8 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.55) ; Number of LABs  (Total = 120) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 1                             ;
; 2                                           ; 1                             ;
; 3                                           ; 0                             ;
; 4                                           ; 4                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 5                             ;
; 8                                           ; 3                             ;
; 9                                           ; 3                             ;
; 10                                          ; 4                             ;
; 11                                          ; 2                             ;
; 12                                          ; 8                             ;
; 13                                          ; 6                             ;
; 14                                          ; 7                             ;
; 15                                          ; 9                             ;
; 16                                          ; 65                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.75) ; Number of LABs  (Total = 120) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 56                            ;
; 1 Clock                            ; 97                            ;
; 1 Clock enable                     ; 26                            ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 9                             ;
; 2 Clock enables                    ; 12                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.44) ; Number of LABs  (Total = 120) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 0                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 5                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 7                             ;
; 15                                           ; 3                             ;
; 16                                           ; 11                            ;
; 17                                           ; 4                             ;
; 18                                           ; 3                             ;
; 19                                           ; 5                             ;
; 20                                           ; 11                            ;
; 21                                           ; 4                             ;
; 22                                           ; 13                            ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 7                             ;
; 26                                           ; 5                             ;
; 27                                           ; 1                             ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 6                             ;
; 31                                           ; 3                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.28) ; Number of LABs  (Total = 120) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 4                             ;
; 2                                               ; 13                            ;
; 3                                               ; 12                            ;
; 4                                               ; 8                             ;
; 5                                               ; 8                             ;
; 6                                               ; 12                            ;
; 7                                               ; 12                            ;
; 8                                               ; 6                             ;
; 9                                               ; 6                             ;
; 10                                              ; 10                            ;
; 11                                              ; 8                             ;
; 12                                              ; 5                             ;
; 13                                              ; 6                             ;
; 14                                              ; 3                             ;
; 15                                              ; 3                             ;
; 16                                              ; 4                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.73) ; Number of LABs  (Total = 120) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 5                             ;
; 4                                            ; 3                             ;
; 5                                            ; 4                             ;
; 6                                            ; 10                            ;
; 7                                            ; 2                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 8                             ;
; 11                                           ; 7                             ;
; 12                                           ; 5                             ;
; 13                                           ; 3                             ;
; 14                                           ; 10                            ;
; 15                                           ; 3                             ;
; 16                                           ; 7                             ;
; 17                                           ; 8                             ;
; 18                                           ; 4                             ;
; 19                                           ; 4                             ;
; 20                                           ; 3                             ;
; 21                                           ; 3                             ;
; 22                                           ; 1                             ;
; 23                                           ; 0                             ;
; 24                                           ; 2                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 11        ; 8            ; 11        ; 0            ; 0            ; 11        ; 11        ; 0            ; 11        ; 11        ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 3            ; 0         ; 11           ; 11           ; 0         ; 0         ; 11           ; 0         ; 0         ; 11           ; 11           ; 11           ; 11           ; 10           ; 11           ; 11           ; 10           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; OSC_OE             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M02DCV36C8G for design "c02_hdmi_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 52, clock division of 35, and phase shift of 0 degrees (0 ps) for hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 52, clock division of 7, and phase shift of 0 degrees (0 ps) for hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 7 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location C3
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location D3
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location C1
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location A4
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location B2
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location A2
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK0p, DIFFIO_RX_L14p, DIFFOUT_L14p, High_Speed)) File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/hdl/c02_hdmi_test_top.v Line: 38
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *video_syncgen:*|scan_in_reg could not be matched with a register File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'cerasite_c02_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[1]} {u_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   13.461 u_pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    2.692 u_pll|altpll_component|auto_generated|pll1|clk[1]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15055): PLL "hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 51
    Info (15024): Input port INCLK[0] of node "hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|pll1" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/db/hdmi_hdpll_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "RESET_N" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X8_Y8
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVCMOS at E1 File: C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/hdl/c02_hdmi_test_top.v Line: 38
Info (144001): Generated suppressed messages file C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/output_files/c02_hdmi_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5565 megabytes
    Info: Processing ended: Wed Jan 11 03:53:51 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/temp/hdmi_tx/hw/c02_hdmi/output_files/c02_hdmi_top.fit.smsg.


