$comment
	File created using the following command:
		vcd file Counter.msim.vcd -direction
$end
$date
	Wed Mar 11 12:24:50 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CounterDown4_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " count [3] $end
$var wire 1 # count [2] $end
$var wire 1 $ count [1] $end
$var wire 1 % count [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - count[0]~output_o $end
$var wire 1 . count[1]~output_o $end
$var wire 1 / count[2]~output_o $end
$var wire 1 0 count[3]~output_o $end
$var wire 1 1 clk~input_o $end
$var wire 1 2 s_count[0]~0_combout $end
$var wire 1 3 Add0~0_combout $end
$var wire 1 4 Add0~1_combout $end
$var wire 1 5 Add0~2_combout $end
$var wire 1 6 s_count [3] $end
$var wire 1 7 s_count [2] $end
$var wire 1 8 s_count [1] $end
$var wire 1 9 s_count [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
0$
0#
0"
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
12
13
14
15
09
08
07
06
$end
#50000
1!
11
0&
16
17
18
19
02
10
1/
1.
1-
1"
1#
1$
1%
#110000
0!
01
1&
#140000
1!
11
0&
09
03
12
0-
0%
#170000
0!
01
1&
#200000
1!
11
0&
08
19
02
0.
1-
0$
1%
#230000
0!
01
1&
#260000
1!
11
0&
09
04
13
12
0-
0%
#290000
0!
01
1&
#320000
1!
11
0&
07
18
19
02
0/
1.
1-
0#
1$
1%
#350000
0!
01
1&
#410000
1!
11
0&
09
03
12
0-
0%
#470000
0!
01
1&
#500000
1!
11
0&
08
19
02
0.
1-
0$
1%
#530000
0!
01
1&
#620000
1!
11
0&
09
05
14
13
12
0-
0%
#650000
0!
01
1&
#680000
1!
11
0&
06
17
18
19
02
00
1/
1.
1-
0"
1#
1$
1%
#740000
0!
01
1&
#770000
1!
11
0&
09
03
12
0-
0%
#800000
0!
01
1&
#1000000
