////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : halfAdder.vf
// /___/   /\     Timestamp : 10/07/2023 14:44:30
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/Users/admin/Desktop/Sakda/Circuit/test/lab1/halfAdder.vf -w C:/Users/admin/Desktop/Sakda/Circuit/test/lab1/halfAdder.sch
//Design Name: halfAdder
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module halfAdder(slide_sw0_p66, 
                 slide_sw1_p62, 
                 led0_digit0_p82, 
                 led1_digit1_p81);

    input slide_sw0_p66;
    input slide_sw1_p62;
   output led0_digit0_p82;
   output led1_digit1_p81;
   
   
   AND2  XLXI_1 (.I0(slide_sw1_p62), 
                .I1(slide_sw0_p66), 
                .O(led1_digit1_p81));
   XOR2  XLXI_2 (.I0(slide_sw1_p62), 
                .I1(slide_sw0_p66), 
                .O(led0_digit0_p82));
endmodule
