#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jul 27 12:25:36 2016
# Process ID: 12720
# Current directory: /home/micron
# Command line: vivado
# Log file: /home/micron/vivado.log
# Journal file: /home/micron/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-2216] Analyzing Verilog file "/home/micron/StreamLoopback128/firmware/StreamLoopback128.v" into library work [/home/micron/StreamLoopback128/firmware/StreamLoopback128.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/PicoDefines.v" included at line 7. [/home/micron/StreamLoopback128/firmware/StreamLoopback128.v:7]
INFO: [HDL 9-1065] Parsing verilog file "/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/BasePicoDefines.v" included at line 16. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/PicoDefines.v:16]
[Wed Jul 27 13:01:11 2016] Launched synth_1...
Run output will be captured here: /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 13:46:35 2016...
