Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jan 12 20:07:10 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                 5169        0.131        0.000                      0                 5169        3.000        0.000                       0                  1775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.527        0.000                      0                 3402        0.131        0.000                      0                 3402        9.500        0.000                       0                  1772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             10.910        0.000                      0                 1767        0.603        0.000                      0                 1767  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 5.157ns (26.614%)  route 14.220ns (73.386%))
  Logic Levels:           21  (CARRY4=1 LUT2=5 LUT3=3 LUT4=4 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 25.754 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.674    20.496    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    20.620 r  CPU_Core_inst/CU/resultReg[23]_i_37/O
                         net (fo=1, routed)           0.000    20.620    CPU_Core_inst/CU/resultReg[23]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.226 f  CPU_Core_inst/CU/resultReg_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.875    22.101    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_4
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.306    22.407 r  CPU_Core_inst/CU/resultReg[23]_i_4/O
                         net (fo=1, routed)           0.455    22.862    CPU_Core_inst/CU/resultReg[23]_i_4_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I4_O)        0.124    22.986 f  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=2, routed)           1.040    24.026    CPU_Core_inst/CU/ALU_opCodeReg_reg[3]_0[23]
    SLICE_X48Y10         LUT4 (Prop_lut4_I1_O)        0.124    24.150 f  CPU_Core_inst/CU/flagsReg[3]_i_8/O
                         net (fo=1, routed)           0.415    24.564    CPU_Core_inst/CU/flagsReg[3]_i_8_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124    24.688 f  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.674    25.363    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    25.487 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.487    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[2]
    SLICE_X48Y10         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.449    25.754    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y10         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.312    26.066    
                         clock uncertainty           -0.082    25.985    
    SLICE_X48Y10         FDCE (Setup_fdce_C_D)        0.029    26.014    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.014    
                         arrival time                         -25.487    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 5.042ns (27.943%)  route 13.002ns (72.057%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=3 LUT4=3 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 25.752 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.674    20.496    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    20.620 r  CPU_Core_inst/CU/resultReg[23]_i_37/O
                         net (fo=1, routed)           0.000    20.620    CPU_Core_inst/CU/resultReg[23]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.152 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.152    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.486 r  CPU_Core_inst/CU/resultReg_reg[27]_i_13/O[1]
                         net (fo=1, routed)           0.788    22.274    CPU_Core_inst/CU/resultReg_reg[27]_i_13_n_6
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.303    22.577 f  CPU_Core_inst/CU/resultReg[25]_i_3/O
                         net (fo=1, routed)           0.827    23.404    CPU_Core_inst/CU/resultReg[25]_i_3_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I2_O)        0.124    23.528 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.625    24.153    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[25]
    SLICE_X48Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.447    25.752    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.312    26.064    
                         clock uncertainty           -0.082    25.983    
    SLICE_X48Y12         FDCE (Setup_fdce_C_D)       -0.067    25.916    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -24.153    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.825ns  (logic 4.926ns (27.635%)  route 12.899ns (72.365%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=3 LUT4=3 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.638    20.459    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X41Y9          LUT2 (Prop_lut2_I0_O)        0.124    20.583 r  CPU_Core_inst/CU/resultReg[23]_i_44/O
                         net (fo=1, routed)           0.000    20.583    CPU_Core_inst/CU/resultReg[23]_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.115 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.115    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.337 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[0]
                         net (fo=1, routed)           0.828    22.165    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_7
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.299    22.464 f  CPU_Core_inst/CU/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.720    23.184    CPU_Core_inst/CU/resultReg[24]_i_4_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I4_O)        0.124    23.308 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=2, routed)           0.627    23.935    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[24]
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.445    25.750    CPU_Core_inst/ALU_inst/CLK
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.312    26.062    
                         clock uncertainty           -0.082    25.981    
    SLICE_X47Y11         FDCE (Setup_fdce_C_D)       -0.081    25.900    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         25.900    
                         arrival time                         -23.935    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.738ns  (logic 5.040ns (28.414%)  route 12.698ns (71.586%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT3=3 LUT4=3 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.674    20.496    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    20.620 r  CPU_Core_inst/CU/resultReg[23]_i_37/O
                         net (fo=1, routed)           0.000    20.620    CPU_Core_inst/CU/resultReg[23]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.152 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.152    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.266 r  CPU_Core_inst/CU/resultReg_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.266    CPU_Core_inst/CU/resultReg_reg[27]_i_13_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.488 r  CPU_Core_inst/CU/resultReg_reg[30]_i_22/O[0]
                         net (fo=1, routed)           0.636    22.124    CPU_Core_inst/CU/resultReg_reg[30]_i_22_n_7
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.299    22.423 f  CPU_Core_inst/CU/resultReg[28]_i_3/O
                         net (fo=1, routed)           0.721    23.143    CPU_Core_inst/CU/resultReg[28]_i_3_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I2_O)        0.124    23.267 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=2, routed)           0.580    23.847    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[28]
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.445    25.750    CPU_Core_inst/ALU_inst/CLK
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.312    26.062    
                         clock uncertainty           -0.082    25.981    
    SLICE_X47Y11         FDCE (Setup_fdce_C_D)       -0.058    25.923    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         25.923    
                         arrival time                         -23.847    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 4.911ns (27.783%)  route 12.765ns (72.217%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.619    18.805    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I1_O)        0.124    18.929 r  CPU_Core_inst/CU/resultReg[19]_i_13/O
                         net (fo=2, routed)           0.688    19.618    CPU_Core_inst/CU/resultReg[19]_i_13_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.742 r  CPU_Core_inst/CU/resultReg[19]_i_5/O
                         net (fo=17, routed)          0.649    20.390    CPU_Core_inst/CU/resultReg[19]_i_5_n_0
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.124    20.514 r  CPU_Core_inst/CU/resultReg[19]_i_40/O
                         net (fo=1, routed)           0.000    20.514    CPU_Core_inst/CU/resultReg[19]_i_40_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.915 r  CPU_Core_inst/CU/resultReg_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.915    CPU_Core_inst/CU/resultReg_reg[19]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.249 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/O[1]
                         net (fo=1, routed)           0.985    22.234    CPU_Core_inst/CU/ALU_inst/data10[21]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.303    22.537 f  CPU_Core_inst/CU/resultReg[21]_i_4/O
                         net (fo=1, routed)           0.591    23.128    CPU_Core_inst/CU/resultReg[21]_i_4_n_0
    SLICE_X46Y9          LUT5 (Prop_lut5_I4_O)        0.124    23.252 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=2, routed)           0.533    23.785    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[21]
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.445    25.750    CPU_Core_inst/ALU_inst/CLK
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.312    26.062    
                         clock uncertainty           -0.082    25.981    
    SLICE_X47Y11         FDCE (Setup_fdce_C_D)       -0.067    25.914    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         25.914    
                         arrival time                         -23.785    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.664ns  (logic 5.024ns (28.442%)  route 12.640ns (71.558%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=3 LUT4=3 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.646    20.467    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I0_O)        0.124    20.591 r  CPU_Core_inst/CU/resultReg[23]_i_33/O
                         net (fo=1, routed)           0.000    20.591    CPU_Core_inst/CU/resultReg[23]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.123    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.436 r  CPU_Core_inst/CU/resultReg_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.588    22.024    CPU_Core_inst/CU/ALU_inst/data10[27]
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.306    22.330 f  CPU_Core_inst/CU/resultReg[27]_i_3/O
                         net (fo=1, routed)           0.706    23.035    CPU_Core_inst/CU/resultReg[27]_i_3_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I2_O)        0.124    23.159 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=2, routed)           0.614    23.773    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[27]
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.445    25.750    CPU_Core_inst/ALU_inst/CLK
    SLICE_X47Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.312    26.062    
                         clock uncertainty           -0.082    25.981    
    SLICE_X47Y11         FDCE (Setup_fdce_C_D)       -0.061    25.920    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         25.920    
                         arrival time                         -23.773    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.639ns  (logic 5.060ns (28.687%)  route 12.579ns (71.313%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT3=3 LUT4=3 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.638    20.459    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X41Y9          LUT2 (Prop_lut2_I0_O)        0.124    20.583 r  CPU_Core_inst/CU/resultReg[23]_i_44/O
                         net (fo=1, routed)           0.000    20.583    CPU_Core_inst/CU/resultReg[23]_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.115 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.115    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.229 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.229    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.468 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[2]
                         net (fo=1, routed)           0.788    22.256    CPU_Core_inst/CU/resultReg_reg[30]_i_20_n_5
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.302    22.558 f  CPU_Core_inst/CU/resultReg[30]_i_10/O
                         net (fo=1, routed)           0.575    23.133    CPU_Core_inst/CU/resultReg[30]_i_10_n_0
    SLICE_X45Y13         LUT5 (Prop_lut5_I4_O)        0.124    23.257 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.492    23.748    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[30]
    SLICE_X47Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/CLK
    SLICE_X47Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.312    26.060    
                         clock uncertainty           -0.082    25.979    
    SLICE_X47Y13         FDCE (Setup_fdce_C_D)       -0.061    25.918    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         25.918    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.570ns  (logic 5.156ns (29.346%)  route 12.414ns (70.654%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT3=3 LUT4=3 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.638    20.459    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X41Y9          LUT2 (Prop_lut2_I0_O)        0.124    20.583 r  CPU_Core_inst/CU/resultReg[23]_i_44/O
                         net (fo=1, routed)           0.000    20.583    CPU_Core_inst/CU/resultReg[23]_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.115 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.115    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.229 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.229    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.563 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[1]
                         net (fo=1, routed)           0.716    22.279    CPU_Core_inst/CU/resultReg_reg[30]_i_20_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.303    22.582 f  CPU_Core_inst/CU/resultReg[29]_i_4/O
                         net (fo=1, routed)           0.583    23.165    CPU_Core_inst/CU/resultReg[29]_i_4_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124    23.289 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=2, routed)           0.391    23.679    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[29]
    SLICE_X47Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/CLK
    SLICE_X47Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.312    26.060    
                         clock uncertainty           -0.082    25.979    
    SLICE_X47Y13         FDCE (Setup_fdce_C_D)       -0.081    25.898    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -23.679    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.697ns  (logic 5.262ns (29.734%)  route 12.435ns (70.266%))
  Logic Levels:           21  (CARRY4=3 LUT2=5 LUT3=4 LUT4=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.413    18.599    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.723 r  CPU_Core_inst/CU/resultReg[20]_i_8/O
                         net (fo=4, routed)           0.975    19.697    CPU_Core_inst/CU/resultReg[20]_i_8_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.124    19.821 r  CPU_Core_inst/CU/resultReg[20]_i_6/O
                         net (fo=15, routed)          0.638    20.459    CPU_Core_inst/CU/resultReg[20]_i_6_n_0
    SLICE_X41Y9          LUT2 (Prop_lut2_I0_O)        0.124    20.583 r  CPU_Core_inst/CU/resultReg[23]_i_44/O
                         net (fo=1, routed)           0.000    20.583    CPU_Core_inst/CU/resultReg[23]_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.115 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.115    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.229 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.229    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.542 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[3]
                         net (fo=2, routed)           0.766    22.308    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X46Y14         LUT6 (Prop_lut6_I2_O)        0.306    22.614 f  CPU_Core_inst/CU/flagsReg[1]_i_8/O
                         net (fo=1, routed)           0.492    23.106    CPU_Core_inst/CU/flagsReg[1]_i_8_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    23.230 r  CPU_Core_inst/CU/flagsReg[1]_i_3/O
                         net (fo=1, routed)           0.452    23.682    CPU_Core_inst/CU/flagsReg[1]_i_3_n_0
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.806 r  CPU_Core_inst/CU/flagsReg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.806    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[1]
    SLICE_X46Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/CLK
    SLICE_X46Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
                         clock pessimism              0.312    26.060    
                         clock uncertainty           -0.082    25.979    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.077    26.056    CPU_Core_inst/ALU_inst/flagsReg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.056    
                         arrival time                         -23.806    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.563ns  (logic 4.675ns (26.619%)  route 12.888ns (73.381%))
  Logic Levels:           18  (CARRY4=2 LUT2=4 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 25.754 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X51Y2          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     6.565 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=21, routed)          0.931     7.496    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.146     7.642 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          1.022     8.664    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.354     9.018 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.545     9.564    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.326     9.890 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147/O
                         net (fo=1, routed)           0.000     9.890    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_147_n_0
    SLICE_X45Y3          MUXF7 (Prop_muxf7_I0_O)      0.212    10.102 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_116/O
                         net (fo=1, routed)           0.821    10.922    CPU_Core_inst/CU/resultReg[30]_i_69_1
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.327    11.249 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.283    11.532    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.332    11.864 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          1.017    12.881    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.124    13.005 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          1.031    14.036    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.150    14.186 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.717    14.903    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.326    15.229 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.803    16.032    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.156 f  CPU_Core_inst/CU/resultReg[24]_i_19/O
                         net (fo=3, routed)           0.955    17.111    CPU_Core_inst/CU/resultReg[24]_i_19_n_0
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.263 f  CPU_Core_inst/CU/resultReg[20]_i_20/O
                         net (fo=2, routed)           0.575    17.838    CPU_Core_inst/CU/resultReg[20]_i_20_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.348    18.186 f  CPU_Core_inst/CU/resultReg[20]_i_13/O
                         net (fo=2, routed)           0.619    18.805    CPU_Core_inst/CU/resultReg[20]_i_13_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I1_O)        0.124    18.929 r  CPU_Core_inst/CU/resultReg[19]_i_13/O
                         net (fo=2, routed)           0.688    19.618    CPU_Core_inst/CU/resultReg[19]_i_13_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.742 r  CPU_Core_inst/CU/resultReg[19]_i_5/O
                         net (fo=17, routed)          0.853    20.594    CPU_Core_inst/CU/resultReg[19]_i_5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.979 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.979    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.218 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/O[2]
                         net (fo=1, routed)           0.714    21.932    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_5
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.302    22.234 f  CPU_Core_inst/CU/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.599    22.833    CPU_Core_inst/CU/resultReg[22]_i_4_n_0
    SLICE_X46Y10         LUT5 (Prop_lut5_I4_O)        0.124    22.957 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=2, routed)           0.715    23.672    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[22]
    SLICE_X48Y10         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.449    25.754    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y10         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.312    26.066    
                         clock uncertainty           -0.082    25.985    
    SLICE_X48Y10         FDCE (Setup_fdce_C_D)       -0.062    25.923    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.923    
                         arrival time                         -23.672    
  -------------------------------------------------------------------
                         slack                                  2.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.595     1.823    memoryMapping_inst/CLK
    SLICE_X58Y2          FDCE                                         r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/Q
                         net (fo=1, routed)           0.065     2.029    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]_0[0]
    SLICE_X58Y2          FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X58Y2          FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X58Y2          FDCE (Hold_fdce_C_D)         0.075     1.898    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X59Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[3]/Q
                         net (fo=6, routed)           0.068     2.032    memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg_n_0_[3]
    SLICE_X59Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X59Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X59Y1          FDCE (Hold_fdce_C_D)         0.071     1.894    memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/rxStable_reg/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.793%)  route 0.110ns (37.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X59Y2          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[4]/Q
                         net (fo=2, routed)           0.110     2.074    memoryMapping_inst/serialInterface_inst/rxShiftReg[4]
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.119 r  memoryMapping_inst/serialInterface_inst/rxStable_i_1/O
                         net (fo=1, routed)           0.000     2.119    memoryMapping_inst/serialInterface_inst/rxStable_i_1_n_0
    SLICE_X60Y2          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxStable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X60Y2          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxStable_reg/C
                         clock pessimism             -0.531     1.839    
    SLICE_X60Y2          FDPE (Hold_fdpe_C_D)         0.120     1.959    memoryMapping_inst/serialInterface_inst/rxStable_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[877]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.589     1.817    memoryMapping_inst/CLK
    SLICE_X62Y17         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[0]/Q
                         net (fo=5, routed)           0.098     2.056    memoryMapping_inst/serialInterfacePrescalerReg_reg_n_0_[0]
    SLICE_X63Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.858     2.363    memoryMapping_inst/CLK
    SLICE_X63Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/C
                         clock pessimism             -0.533     1.830    
    SLICE_X63Y17         FDCE (Hold_fdce_C_D)         0.057     1.887    memoryMapping_inst/debugSignalsReg_reg[877]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.862%)  route 0.126ns (47.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X58Y2          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/Q
                         net (fo=3, routed)           0.126     2.090    memoryMapping_inst/serialInterface_inst/rxShiftReg[0]
    SLICE_X59Y2          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X59Y2          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[1]/C
                         clock pessimism             -0.534     1.836    
    SLICE_X59Y2          FDPE (Hold_fdpe_C_D)         0.075     1.911    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.670%)  route 0.149ns (51.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X61Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[3]/Q
                         net (fo=17, routed)          0.149     2.113    memoryMapping_inst/serialInterface_inst/receiveRegister_reg_n_0_[3]
    SLICE_X63Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.867     2.372    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X63Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][3]/C
                         clock pessimism             -0.511     1.861    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.070     1.931    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[908]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.590     1.818    memoryMapping_inst/CLK
    SLICE_X61Y15         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/Q
                         net (fo=5, routed)           0.158     2.117    memoryMapping_inst/serialInterfacePrescalerReg_reg_n_0_[31]
    SLICE_X60Y15         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.858     2.363    memoryMapping_inst/CLK
    SLICE_X60Y15         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[908]/C
                         clock pessimism             -0.532     1.831    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.084     1.915    memoryMapping_inst/debugSignalsReg_reg[908]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.042%)  route 0.147ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X61Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[1]/Q
                         net (fo=17, routed)          0.147     2.111    memoryMapping_inst/serialInterface_inst/p_0_in
    SLICE_X61Y3          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.864     2.369    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X61Y3          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]/C
                         clock pessimism             -0.531     1.838    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.070     1.908    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.565     1.793    CPU_Core_inst/CU/CLK
    SLICE_X51Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDCE (Prop_fdce_C_Q)         0.141     1.934 r  CPU_Core_inst/CU/instructionReg_reg[18]/Q
                         net (fo=9, routed)           0.126     2.060    CPU_Core_inst/CU/instructionReg_reg_n_0_[18]
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.045     2.105 r  CPU_Core_inst/CU/dataToALU_Reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.105    CPU_Core_inst/CU/dataToALU_Reg_nxt[20]
    SLICE_X51Y8          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/CU/CLK
    SLICE_X51Y8          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[20]/C
                         clock pessimism             -0.532     1.809    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.092     1.901    CPU_Core_inst/CU/dataToALU_Reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[879]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.679%)  route 0.168ns (54.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.591     1.819    memoryMapping_inst/CLK
    SLICE_X61Y12         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[2]/Q
                         net (fo=6, routed)           0.168     2.128    memoryMapping_inst/serialInterfacePrescalerReg_reg_n_0_[2]
    SLICE_X60Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[879]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.859     2.364    memoryMapping_inst/CLK
    SLICE_X60Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[879]/C
                         clock pessimism             -0.531     1.833    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.085     1.918    memoryMapping_inst/debugSignalsReg_reg[879]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y10     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y4      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y5      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y5      CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y8      CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y10     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y10     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y4      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y4      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y5      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y5      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y10     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y10     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y4      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y4      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y5      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y5      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       10.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.910ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[7][0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.609ns (7.235%)  route 7.808ns (92.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 25.814 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.168    14.526    memoryMapping_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  memoryMapping_inst/PR_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509    25.814    memoryMapping_inst/CLK
    SLICE_X63Y31         FDCE                                         r  memoryMapping_inst/PR_reg[7][0]/C
                         clock pessimism              0.312    26.126    
                         clock uncertainty           -0.082    26.045    
    SLICE_X63Y31         FDCE (Recov_fdce_C_CLR)     -0.608    25.437    memoryMapping_inst/PR_reg[7][0]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 10.910    

Slack (MET) :             10.910ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[7][2]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.609ns (7.235%)  route 7.808ns (92.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 25.814 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.168    14.526    memoryMapping_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  memoryMapping_inst/PR_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509    25.814    memoryMapping_inst/CLK
    SLICE_X63Y31         FDCE                                         r  memoryMapping_inst/PR_reg[7][2]/C
                         clock pessimism              0.312    26.126    
                         clock uncertainty           -0.082    26.045    
    SLICE_X63Y31         FDCE (Recov_fdce_C_CLR)     -0.608    25.437    memoryMapping_inst/PR_reg[7][2]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 10.910    

Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[8][2]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 0.609ns (7.259%)  route 7.781ns (92.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 25.816 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.141    14.499    memoryMapping_inst/AR[0]
    SLICE_X63Y32         FDCE                                         f  memoryMapping_inst/PR_reg[8][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511    25.816    memoryMapping_inst/CLK
    SLICE_X63Y32         FDCE                                         r  memoryMapping_inst/PR_reg[8][2]/C
                         clock pessimism              0.312    26.128    
                         clock uncertainty           -0.082    26.047    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.608    25.439    memoryMapping_inst/PR_reg[8][2]
  -------------------------------------------------------------------
                         required time                         25.439    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[7][1]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.609ns (7.235%)  route 7.808ns (92.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 25.814 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.168    14.526    memoryMapping_inst/AR[0]
    SLICE_X63Y31         FDPE                                         f  memoryMapping_inst/PR_reg[7][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509    25.814    memoryMapping_inst/CLK
    SLICE_X63Y31         FDPE                                         r  memoryMapping_inst/PR_reg[7][1]/C
                         clock pessimism              0.312    26.126    
                         clock uncertainty           -0.082    26.045    
    SLICE_X63Y31         FDPE (Recov_fdpe_C_PRE)     -0.562    25.483    memoryMapping_inst/PR_reg[7][1]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 10.956    

Slack (MET) :             10.985ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[8][0]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 0.609ns (7.259%)  route 7.781ns (92.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 25.816 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.141    14.499    memoryMapping_inst/AR[0]
    SLICE_X63Y32         FDPE                                         f  memoryMapping_inst/PR_reg[8][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511    25.816    memoryMapping_inst/CLK
    SLICE_X63Y32         FDPE                                         r  memoryMapping_inst/PR_reg[8][0]/C
                         clock pessimism              0.312    26.128    
                         clock uncertainty           -0.082    26.047    
    SLICE_X63Y32         FDPE (Recov_fdpe_C_PRE)     -0.562    25.485    memoryMapping_inst/PR_reg[8][0]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 10.985    

Slack (MET) :             10.985ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[8][1]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 0.609ns (7.259%)  route 7.781ns (92.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 25.816 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.141    14.499    memoryMapping_inst/AR[0]
    SLICE_X63Y32         FDPE                                         f  memoryMapping_inst/PR_reg[8][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511    25.816    memoryMapping_inst/CLK
    SLICE_X63Y32         FDPE                                         r  memoryMapping_inst/PR_reg[8][1]/C
                         clock pessimism              0.312    26.128    
                         clock uncertainty           -0.082    26.047    
    SLICE_X63Y32         FDPE (Recov_fdpe_C_PRE)     -0.562    25.485    memoryMapping_inst/PR_reg[8][1]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 10.985    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[4][14]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.609ns (7.375%)  route 7.649ns (92.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 25.816 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.009    14.367    memoryMapping_inst/AR[0]
    SLICE_X64Y32         FDPE                                         f  memoryMapping_inst/IVT_reg[4][14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511    25.816    memoryMapping_inst/CLK
    SLICE_X64Y32         FDPE                                         r  memoryMapping_inst/IVT_reg[4][14]/C
                         clock pessimism              0.312    26.128    
                         clock uncertainty           -0.082    26.047    
    SLICE_X64Y32         FDPE (Recov_fdpe_C_PRE)     -0.564    25.483    memoryMapping_inst/IVT_reg[4][14]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -14.367    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[4][18]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.609ns (7.375%)  route 7.649ns (92.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 25.816 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.009    14.367    memoryMapping_inst/AR[0]
    SLICE_X64Y32         FDPE                                         f  memoryMapping_inst/IVT_reg[4][18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511    25.816    memoryMapping_inst/CLK
    SLICE_X64Y32         FDPE                                         r  memoryMapping_inst/IVT_reg[4][18]/C
                         clock pessimism              0.312    26.128    
                         clock uncertainty           -0.082    26.047    
    SLICE_X64Y32         FDPE (Recov_fdpe_C_PRE)     -0.564    25.483    memoryMapping_inst/IVT_reg[4][18]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -14.367    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[2][14]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 0.609ns (7.532%)  route 7.477ns (92.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 25.813 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        6.837    14.195    memoryMapping_inst/AR[0]
    SLICE_X63Y29         FDCE                                         f  memoryMapping_inst/IVT_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.508    25.813    memoryMapping_inst/CLK
    SLICE_X63Y29         FDCE                                         r  memoryMapping_inst/IVT_reg[2][14]/C
                         clock pessimism              0.312    26.125    
                         clock uncertainty           -0.082    26.044    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.608    25.436    memoryMapping_inst/IVT_reg[2][14]
  -------------------------------------------------------------------
                         required time                         25.436    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.252ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/PR_reg[6][0]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 0.609ns (7.500%)  route 7.511ns (92.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 25.814 - 20.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.572     6.109    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     6.565 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.640     7.205    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153     7.358 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        6.870    14.229    memoryMapping_inst/AR[0]
    SLICE_X64Y31         FDPE                                         f  memoryMapping_inst/PR_reg[6][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509    25.814    memoryMapping_inst/CLK
    SLICE_X64Y31         FDPE                                         r  memoryMapping_inst/PR_reg[6][0]/C
                         clock pessimism              0.312    26.126    
                         clock uncertainty           -0.082    26.045    
    SLICE_X64Y31         FDPE (Recov_fdpe_C_PRE)     -0.564    25.481    memoryMapping_inst/PR_reg[6][0]
  -------------------------------------------------------------------
                         required time                         25.481    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 11.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.705%)  route 0.366ns (66.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.153     2.347    CPU_Core_inst/CU/AR[0]
    SLICE_X52Y2          FDCE                                         f  CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.838     2.343    CPU_Core_inst/CU/CLK
    SLICE_X52Y2          FDCE                                         r  CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]/C
                         clock pessimism             -0.532     1.811    
    SLICE_X52Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.744    CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.705%)  route 0.366ns (66.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.153     2.347    CPU_Core_inst/CU/AR[0]
    SLICE_X52Y2          FDCE                                         f  CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.838     2.343    CPU_Core_inst/CU/CLK
    SLICE_X52Y2          FDCE                                         r  CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]/C
                         clock pessimism             -0.532     1.811    
    SLICE_X52Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.744    CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][16]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.446%)  route 0.405ns (68.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.192     2.387    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X49Y5          FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X49Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][16]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X49Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/RegisterFile_inst/registers_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[10]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.216%)  route 0.410ns (68.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.197     2.391    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X48Y5          FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y5          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X48Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/ALU_inst/resultReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[11]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.216%)  route 0.410ns (68.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.197     2.391    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X48Y5          FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y5          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X48Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/ALU_inst/resultReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[5]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.216%)  route 0.410ns (68.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.197     2.391    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X48Y5          FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y5          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X48Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/ALU_inst/resultReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[7]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.216%)  route 0.410ns (68.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.197     2.391    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X48Y5          FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/ALU_inst/CLK
    SLICE_X48Y5          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[7]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X48Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/ALU_inst/resultReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.999%)  route 0.434ns (70.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.221     2.415    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y1          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.838     2.343    CPU_Core_inst/CU/CLK
    SLICE_X50Y1          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[3]/C
                         clock pessimism             -0.532     1.811    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.744    CPU_Core_inst/CU/instructionReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.757%)  route 0.439ns (70.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.226     2.420    CPU_Core_inst/CU/AR[0]
    SLICE_X52Y3          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.837     2.342    CPU_Core_inst/CU/CLK
    SLICE_X52Y3          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[0]/C
                         clock pessimism             -0.532     1.810    
    SLICE_X52Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.743    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[14]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.567     1.795    CPU_Core_inst/CU/CLK
    SLICE_X53Y1          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.213     2.149    CPU_Core_inst/CU/softwareReset
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.194 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.259     2.454    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y8          FDCE                                         f  CPU_Core_inst/CU/dataToALU_Reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.836     2.341    CPU_Core_inst/CU/CLK
    SLICE_X50Y8          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[14]/C
                         clock pessimism             -0.532     1.809    
    SLICE_X50Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/dataToALU_Reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.711    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.211ns  (logic 41.768ns (33.900%)  route 81.442ns (66.100%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.292   122.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I1_O)        0.124   122.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   122.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.214   123.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.053    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I1_O)      0.088   123.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.456   125.597    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.699   129.297 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   129.297    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.866ns  (logic 41.784ns (34.008%)  route 81.082ns (65.992%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.932   122.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.124   122.479 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   122.479    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X50Y24         MUXF7 (Prop_muxf7_I1_O)      0.214   122.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.693    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X50Y24         MUXF8 (Prop_muxf8_I1_O)      0.088   122.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.456   125.237    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.715   128.952 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   128.952    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.765ns  (logic 41.799ns (34.048%)  route 80.966ns (65.952%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.032   122.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.124   122.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   122.579    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   122.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X51Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   122.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.240   125.130    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721   128.852 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   128.852    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.762ns  (logic 41.805ns (34.054%)  route 80.956ns (65.946%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.856   122.279    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X49Y23         LUT5 (Prop_lut5_I1_O)        0.124   122.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   122.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   122.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   122.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.407   125.121    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727   128.848 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   128.848    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.741ns  (logic 41.806ns (34.060%)  route 80.936ns (65.940%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.920   122.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.124   122.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   122.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   122.684 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I1_O)      0.094   122.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.322   125.100    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728   128.828 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   128.828    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.738ns  (logic 41.801ns (34.058%)  route 80.936ns (65.942%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.697   122.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.124   122.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   122.244    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   122.461 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y24         MUXF8 (Prop_muxf8_I1_O)      0.094   122.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.546   125.100    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723   128.824 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   128.824    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.680ns  (logic 41.781ns (34.057%)  route 80.900ns (65.943%))
  Logic Levels:           145  (CARRY4=86 LUT1=4 LUT2=8 LUT3=18 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.549     6.086    memoryMapping_inst/CLK
    SLICE_X47Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     6.542 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          1.675     8.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.874    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_41_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.216    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.330    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.009     9.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.567    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.302    12.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    12.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_414/O
                         net (fo=41, routed)          3.629    16.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_3
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.356    16.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           1.033    17.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.326    17.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    17.858    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.978 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.009    19.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.486 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.945    21.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.373    21.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678/O
                         net (fo=2, routed)           0.724    22.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1678_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.124    22.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682/O
                         net (fo=1, routed)           0.000    22.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1682_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/CO[3]
                         net (fo=1, routed)           0.000    23.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/O[1]
                         net (fo=3, routed)           1.100    24.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_6
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.306    24.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614/O
                         net (fo=2, routed)           0.679    25.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1614_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.152    25.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338/O
                         net (fo=2, routed)           0.964    26.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1338_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.332    26.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342/O
                         net (fo=1, routed)           0.000    26.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1342_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[3]
                         net (fo=6, routed)           1.214    28.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_4
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.306    29.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465/O
                         net (fo=1, routed)           0.000    29.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1465_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    29.415    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/O[0]
                         net (fo=3, routed)           1.128    30.765    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_7
    SLICE_X53Y29         LUT4 (Prop_lut4_I1_O)        0.299    31.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124/O
                         net (fo=1, routed)           0.621    31.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1124_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.692 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.938    33.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.367    33.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.754    36.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.124    36.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.312    38.188    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.124    38.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.515    38.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.741 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.986    40.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.030 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           1.217    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.124    42.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    42.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.255 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/O[1]
                         net (fo=1, routed)           0.583    43.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.303    44.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822/O
                         net (fo=42, routed)          4.107    48.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_822_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    48.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799/O
                         net (fo=4, routed)           1.087    49.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_799_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    49.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809/O
                         net (fo=1, routed)           0.000    49.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1809_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.960    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    50.077    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    50.194    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    50.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    50.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.015    51.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.323    51.984 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           1.062    53.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.326    53.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443/O
                         net (fo=1, routed)           0.000    53.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_443_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           0.976    55.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.302    55.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           0.825    56.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    56.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.831    57.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.328    57.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.478    59.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.306    59.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.853 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           0.807    61.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.306    61.966 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.617    62.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.981 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.323 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.594 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.575    64.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.373    64.541 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          2.368    66.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    67.033 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.340    68.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124    68.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.902    69.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.979 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.979    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.093 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.161    71.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.153    71.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.086    74.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.327    74.390 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          3.709    78.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.153    78.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           1.283    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.327    79.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    79.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.263 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.263    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.719 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    80.833    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[2]
                         net (fo=2, routed)           0.832    82.018    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_5
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.328    82.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779/O
                         net (fo=2, routed)           1.242    83.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_779_n_0
    SLICE_X56Y45         LUT4 (Prop_lut4_I3_O)        0.328    83.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783/O
                         net (fo=1, routed)           0.000    83.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_783_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.291    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    84.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/O[1]
                         net (fo=3, routed)           0.650    85.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_6
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.306    85.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962/O
                         net (fo=2, routed)           1.008    86.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1962_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.152    86.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599/O
                         net (fo=2, routed)           0.926    87.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1599_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.326    88.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=1, routed)           0.000    88.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    88.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[3]
                         net (fo=5, routed)           1.300    90.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_4
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.306    90.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823/O
                         net (fo=1, routed)           0.000    90.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_823_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.092    92.527    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.303    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.363 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.617 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.312    93.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X52Y53         LUT4 (Prop_lut4_I2_O)        0.367    94.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.881    96.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    96.300 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1363/O
                         net (fo=3, routed)           1.290    97.591    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[6]
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124    97.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592/O
                         net (fo=1, routed)           0.000    97.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1592_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.001    98.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.043    99.876    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.149   100.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.021   101.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.355   101.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966/O
                         net (fo=18, routed)          2.182   103.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_966_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.154   103.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.779   105.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723   106.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   106.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   106.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   106.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[0]
                         net (fo=3, routed)           0.960   107.653    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_7
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295   107.948 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518/O
                         net (fo=1, routed)           0.000   107.948    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_518_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   108.372 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[1]
                         net (fo=2, routed)           0.987   109.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.331   109.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247/O
                         net (fo=2, routed)           1.257   110.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_247_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.326   111.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123/O
                         net (fo=2, routed)           1.092   112.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_123_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127/O
                         net (fo=1, routed)           0.000   112.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_127_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   113.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   114.387    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303   114.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   114.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   114.920 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.802   115.722    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.306   116.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   116.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   116.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   116.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.766   117.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.291   117.708 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.945   118.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.354   119.008 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.452   119.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I0_O)        0.357   119.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.275   121.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.331   121.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.867   122.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124   122.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   122.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X48Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   122.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X48Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   122.725 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.339   125.064    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.703   128.767 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   128.767    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.031ns  (logic 6.388ns (30.373%)  route 14.643ns (69.627%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.631     6.168    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y15         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.456     6.624 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=14, routed)          2.152     8.776    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.150     8.926 r  memoryMapping_inst/serialInterface_inst/tx2_carry__0_i_9/O
                         net (fo=8, routed)           1.177    10.104    memoryMapping_inst/serialInterface_inst/tx2_carry__0_i_9_n_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.326    10.430 r  memoryMapping_inst/serialInterface_inst/tx2_carry__0_i_2/O
                         net (fo=3, routed)           0.819    11.248    memoryMapping_inst/serialInterface_inst/tx2_carry__0_i_2_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124    11.372 r  memoryMapping_inst/serialInterface_inst/tx2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.372    memoryMapping_inst/serialInterface_inst/tx2_carry__0_i_6_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.622 r  memoryMapping_inst/serialInterface_inst/tx2_carry__0/O[2]
                         net (fo=3, routed)           1.062    12.684    memoryMapping_inst/serialInterface_inst/PCOUT[6]
    SLICE_X65Y13         LUT2 (Prop_lut2_I1_O)        0.301    12.985 r  memoryMapping_inst/serialInterface_inst/tx1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.985    memoryMapping_inst/serialInterface_inst/tx1_carry__0_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.233 r  memoryMapping_inst/serialInterface_inst/tx1_carry__0/O[2]
                         net (fo=2, routed)           0.783    14.016    memoryMapping_inst/serialInterface_inst/tx1_carry__0_n_5
    SLICE_X56Y16         MUXF7 (Prop_muxf7_S_O)       0.470    14.486 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.895    15.381    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.297    15.678 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648    16.326    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.450 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.877    17.327    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.231    23.681    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    27.199 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    27.199    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.959ns (63.099%)  route 2.315ns (36.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.553     6.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X51Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.456     6.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           2.315     8.861    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.364 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.364    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.217ns  (logic 3.955ns (63.616%)  route 2.262ns (36.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.553     6.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X51Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.456     6.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           2.262     8.808    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.307 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.307    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.352ns (70.939%)  route 0.554ns (29.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.553     1.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X51Y25         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.922 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.554     2.476    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.688 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.688    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.365ns (70.986%)  route 0.558ns (29.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X51Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.558     2.481    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.705 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.705    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.341ns (68.040%)  route 0.630ns (31.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X51Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.630     2.553    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.753 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.753    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.345ns (67.888%)  route 0.636ns (32.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X51Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.636     2.559    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.763 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.763    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.558ns (63.361%)  route 0.901ns (36.639%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X48Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.294     2.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X51Y23         MUXF8 (Prop_muxf8_S_O)       0.133     2.341 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.948    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.245 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.245    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.536ns (62.059%)  route 0.939ns (37.941%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X48Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.233     2.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X50Y23         MUXF8 (Prop_muxf8_S_O)       0.134     2.282 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.987    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.260 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.260    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.564ns (62.145%)  route 0.953ns (37.855%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X48Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.294     2.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X48Y24         MUXF8 (Prop_muxf8_S_O)       0.133     2.341 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.659     3.000    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.304 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.304    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.540ns (60.753%)  route 0.995ns (39.247%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X48Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.352     2.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X48Y23         MUXF8 (Prop_muxf8_S_O)       0.133     2.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.642     3.042    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.321 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.321    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.564ns (61.258%)  route 0.989ns (38.742%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X48Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.295     2.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X49Y23         MUXF8 (Prop_muxf8_S_O)       0.133     2.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.694     3.036    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.339 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.339    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.551ns (58.136%)  route 1.117ns (41.864%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X48Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.411     2.326    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X50Y24         MUXF8 (Prop_muxf8_S_O)       0.134     2.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.705     3.165    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.289     4.454 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.454    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          3411 Endpoints
Min Delay          3411 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/PR_reg[7][0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.561ns (13.588%)  route 9.929ns (86.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.761     4.202    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.120     4.322 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.168    11.490    memoryMapping_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  memoryMapping_inst/PR_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509     5.814    memoryMapping_inst/CLK
    SLICE_X63Y31         FDCE                                         r  memoryMapping_inst/PR_reg[7][0]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/PR_reg[7][1]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.561ns (13.588%)  route 9.929ns (86.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.761     4.202    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.120     4.322 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.168    11.490    memoryMapping_inst/AR[0]
    SLICE_X63Y31         FDPE                                         f  memoryMapping_inst/PR_reg[7][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509     5.814    memoryMapping_inst/CLK
    SLICE_X63Y31         FDPE                                         r  memoryMapping_inst/PR_reg[7][1]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/PR_reg[7][2]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.561ns (13.588%)  route 9.929ns (86.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.761     4.202    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.120     4.322 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.168    11.490    memoryMapping_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  memoryMapping_inst/PR_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.509     5.814    memoryMapping_inst/CLK
    SLICE_X63Y31         FDCE                                         r  memoryMapping_inst/PR_reg[7][2]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/PR_reg[8][0]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.463ns  (logic 1.561ns (13.620%)  route 9.902ns (86.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.761     4.202    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.120     4.322 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.141    11.463    memoryMapping_inst/AR[0]
    SLICE_X63Y32         FDPE                                         f  memoryMapping_inst/PR_reg[8][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511     5.816    memoryMapping_inst/CLK
    SLICE_X63Y32         FDPE                                         r  memoryMapping_inst/PR_reg[8][0]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/PR_reg[8][1]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.463ns  (logic 1.561ns (13.620%)  route 9.902ns (86.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.761     4.202    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.120     4.322 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.141    11.463    memoryMapping_inst/AR[0]
    SLICE_X63Y32         FDPE                                         f  memoryMapping_inst/PR_reg[8][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511     5.816    memoryMapping_inst/CLK
    SLICE_X63Y32         FDPE                                         r  memoryMapping_inst/PR_reg[8][1]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/PR_reg[8][2]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.463ns  (logic 1.561ns (13.620%)  route 9.902ns (86.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.761     4.202    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.120     4.322 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1101, routed)        7.141    11.463    memoryMapping_inst/AR[0]
    SLICE_X63Y32         FDCE                                         f  memoryMapping_inst/PR_reg[8][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.511     5.816    memoryMapping_inst/CLK
    SLICE_X63Y32         FDCE                                         r  memoryMapping_inst/PR_reg[8][2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.704ns (14.931%)  route 9.709ns (85.069%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.819     3.275    ClockGenerator/enableSw_IBUF
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.399 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         3.562     6.961    CPU_Core_inst/CU/enable
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.085 r  CPU_Core_inst/CU/registers[3][31]_i_1/O
                         net (fo=32, routed)          4.329    11.414    CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]_0[0]
    SLICE_X48Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.443     5.748    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X48Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][9]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.398ns  (logic 1.704ns (14.952%)  route 9.694ns (85.048%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.819     3.275    ClockGenerator/enableSw_IBUF
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.399 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         3.723     7.121    CPU_Core_inst/CU/enable
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  CPU_Core_inst/CU/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.152    11.398    CPU_Core_inst/RegisterFile_inst/registers_reg[6][31]_0[0]
    SLICE_X15Y2          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.451     5.756    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X15Y2          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.356ns  (logic 1.704ns (15.006%)  route 9.652ns (84.994%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.819     3.275    ClockGenerator/enableSw_IBUF
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.399 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         3.723     7.121    CPU_Core_inst/CU/enable
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  CPU_Core_inst/CU/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.111    11.356    CPU_Core_inst/RegisterFile_inst/registers_reg[6][31]_0[0]
    SLICE_X12Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.450     5.755    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][12]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.356ns  (logic 1.704ns (15.006%)  route 9.652ns (84.994%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.819     3.275    ClockGenerator/enableSw_IBUF
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.399 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         3.723     7.121    CPU_Core_inst/CU/enable
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  CPU_Core_inst/CU/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.111    11.356    CPU_Core_inst/RegisterFile_inst/registers_reg[6][31]_0[0]
    SLICE_X12Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        1.450     5.755    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[905]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.045ns (4.006%)  route 1.078ns (95.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.333     1.123    memoryMapping_inst/enable
    SLICE_X59Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[905]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.853     2.358    memoryMapping_inst/CLK
    SLICE_X59Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[905]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[906]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.045ns (4.006%)  route 1.078ns (95.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.333     1.123    memoryMapping_inst/enable
    SLICE_X59Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[906]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.853     2.358    memoryMapping_inst/CLK
    SLICE_X59Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[906]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.266ns (22.749%)  route 0.903ns (77.251%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=2, routed)           0.903     1.124    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.169 r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_i_2/O
                         net (fo=1, routed)           0.000     1.169    memoryMapping_inst/serialInterface_inst/countTransmitCycles13_out
    SLICE_X65Y11         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.864     2.369    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y11         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[940]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.045ns (3.773%)  route 1.148ns (96.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.402     1.193    memoryMapping_inst/enable
    SLICE_X58Y18         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[940]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.855     2.360    memoryMapping_inst/CLK
    SLICE_X58Y18         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[940]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[883]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.045ns (3.610%)  route 1.202ns (96.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.456     1.247    memoryMapping_inst/enable
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[883]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.856     2.361    memoryMapping_inst/CLK
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[883]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[890]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.045ns (3.610%)  route 1.202ns (96.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.456     1.247    memoryMapping_inst/enable
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[890]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.856     2.361    memoryMapping_inst/CLK
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[890]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[892]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.045ns (3.610%)  route 1.202ns (96.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.456     1.247    memoryMapping_inst/enable
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[892]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.856     2.361    memoryMapping_inst/CLK
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[892]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[899]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.045ns (3.610%)  route 1.202ns (96.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.456     1.247    memoryMapping_inst/enable
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[899]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.856     2.361    memoryMapping_inst/CLK
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[899]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[893]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.045ns (3.528%)  route 1.231ns (96.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.485     1.276    memoryMapping_inst/enable
    SLICE_X58Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[893]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.856     2.361    memoryMapping_inst/CLK
    SLICE_X58Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[893]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[894]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.045ns (3.528%)  route 1.231ns (96.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.746     0.746    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=174, routed)         0.485     1.276    memoryMapping_inst/enable
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[894]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1770, routed)        0.856     2.361    memoryMapping_inst/CLK
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[894]/C





