<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lab5_Section2: TSI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab5_Section2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_t_s_i___type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_t_s_i___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TSI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html">TSI Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_s_i__structs___g_r_o_u_p.html">TSI struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a80787b87ff094252f51f10fb1bba3ee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5">GENCS</a></td></tr>
<tr class="memdesc:a80787b87ff094252f51f10fb1bba3ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: General Control and Status Register  <a href="#a80787b87ff094252f51f10fb1bba3ee5">More...</a><br /></td></tr>
<tr class="separator:a80787b87ff094252f51f10fb1bba3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2022fbbf792c364ae291966769e8ab92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_i___type.html#a2022fbbf792c364ae291966769e8ab92">SCANC</a></td></tr>
<tr class="memdesc:a2022fbbf792c364ae291966769e8ab92"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: SCAN Control Register  <a href="#a2022fbbf792c364ae291966769e8ab92">More...</a><br /></td></tr>
<tr class="separator:a2022fbbf792c364ae291966769e8ab92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab735de79c22e065a6813f4285b671ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_i___type.html#ab735de79c22e065a6813f4285b671ef6">PEN</a></td></tr>
<tr class="memdesc:ab735de79c22e065a6813f4285b671ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Pin Enable Register  <a href="#ab735de79c22e065a6813f4285b671ef6">More...</a><br /></td></tr>
<tr class="separator:ab735de79c22e065a6813f4285b671ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa395c4a4a36ddcb7d74da56258216019"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_i___type.html#aa395c4a4a36ddcb7d74da56258216019">WUCNTR</a></td></tr>
<tr class="memdesc:aa395c4a4a36ddcb7d74da56258216019"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Wake-Up Channel Counter Register  <a href="#aa395c4a4a36ddcb7d74da56258216019">More...</a><br /></td></tr>
<tr class="separator:aa395c4a4a36ddcb7d74da56258216019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1d9d8a5cb25e179994277a413835c0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_i___type.html#a6d1d9d8a5cb25e179994277a413835c0">RESERVED_0</a> [240]</td></tr>
<tr class="memdesc:a6d1d9d8a5cb25e179994277a413835c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: 0xF0 bytes  <a href="#a6d1d9d8a5cb25e179994277a413835c0">More...</a><br /></td></tr>
<tr class="separator:a6d1d9d8a5cb25e179994277a413835c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0a0cf38a6a48fdeb100cba31f5635f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afbba5b0c6903d393e27ba3c6ff11016d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a02d237c3206877389c0559aec4b49175"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#aa6d5cde1d853532d296b722f2c20a6cb">CNTR1</a></td></tr>
<tr class="memdesc:a02d237c3206877389c0559aec4b49175"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0100: (size=0020)  <a href="#a02d237c3206877389c0559aec4b49175">More...</a><br /></td></tr>
<tr class="separator:a02d237c3206877389c0559aec4b49175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843f155615e34eff70bd307d89a8b2e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#ac6d03feb22e851a6b1b3d4b781ea0c2c">CNTR3</a></td></tr>
<tr class="memdesc:a843f155615e34eff70bd307d89a8b2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0104: Counter Register 3  <a href="#a843f155615e34eff70bd307d89a8b2e8">More...</a><br /></td></tr>
<tr class="separator:a843f155615e34eff70bd307d89a8b2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d2895bdb01d9bf516e2ccc2d224191"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#a46af2d36a92472db85a78dff9acb5551">CNTR5</a></td></tr>
<tr class="memdesc:a94d2895bdb01d9bf516e2ccc2d224191"><td class="mdescLeft">&#160;</td><td class="mdescRight">0108: Counter Register 5  <a href="#a94d2895bdb01d9bf516e2ccc2d224191">More...</a><br /></td></tr>
<tr class="separator:a94d2895bdb01d9bf516e2ccc2d224191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be7659eae1b3699c239b3d8525f2202"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#a86324651f8495866d8603ddc9af5dede">CNTR7</a></td></tr>
<tr class="memdesc:a9be7659eae1b3699c239b3d8525f2202"><td class="mdescLeft">&#160;</td><td class="mdescRight">010C: Counter Register 7  <a href="#a9be7659eae1b3699c239b3d8525f2202">More...</a><br /></td></tr>
<tr class="separator:a9be7659eae1b3699c239b3d8525f2202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dd6d3441d6f31e8da2853b1b39957d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#a704c26ac7baafa7f66f0b9f53f805a70">CNTR9</a></td></tr>
<tr class="memdesc:a35dd6d3441d6f31e8da2853b1b39957d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0110: Counter Register 9  <a href="#a35dd6d3441d6f31e8da2853b1b39957d">More...</a><br /></td></tr>
<tr class="separator:a35dd6d3441d6f31e8da2853b1b39957d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3c5cddaf3550259b6e7e2fac391d6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#aaf9edcc25d4c17d38608e06cb587e8b7">CNTR11</a></td></tr>
<tr class="memdesc:a7b3c5cddaf3550259b6e7e2fac391d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0114: Counter Register 11  <a href="#a7b3c5cddaf3550259b6e7e2fac391d6f">More...</a><br /></td></tr>
<tr class="separator:a7b3c5cddaf3550259b6e7e2fac391d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3952714b12bfdc477eff796ef0994d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#a89da808d5e4a07b8c0cc8d9fcb36b15c">CNTR13</a></td></tr>
<tr class="memdesc:ae3952714b12bfdc477eff796ef0994d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0118: Counter Register 13  <a href="#ae3952714b12bfdc477eff796ef0994d1">More...</a><br /></td></tr>
<tr class="separator:ae3952714b12bfdc477eff796ef0994d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d978ffb17d831122f673e905c36ed3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#a8dd8b593d0b7e3889fad09bf68b5e882">CNTR15</a></td></tr>
<tr class="memdesc:ad3d978ffb17d831122f673e905c36ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">011C: Counter Register 15  <a href="#ad3d978ffb17d831122f673e905c36ed3">More...</a><br /></td></tr>
<tr class="separator:ad3d978ffb17d831122f673e905c36ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbba5b0c6903d393e27ba3c6ff11016d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afbba5b0c6903d393e27ba3c6ff11016d"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0100: (size=0020)  <a href="#afbba5b0c6903d393e27ba3c6ff11016d">More...</a><br /></td></tr>
<tr class="separator:afbba5b0c6903d393e27ba3c6ff11016d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5b69d87a447e370516766ddc5b7e42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_t_s_i___type.html#a63507137d108459709b477dd484f1086">CNTR</a> [16]</td></tr>
<tr class="memdesc:a9c5b69d87a447e370516766ddc5b7e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">0100: Counter Register  <a href="#a9c5b69d87a447e370516766ddc5b7e42">More...</a><br /></td></tr>
<tr class="separator:a9c5b69d87a447e370516766ddc5b7e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0a0cf38a6a48fdeb100cba31f5635f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7d0a0cf38a6a48fdeb100cba31f5635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea610b2cb4d81b50d2608bf707a423b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_i___type.html#a1ea610b2cb4d81b50d2608bf707a423b">THRESHOLD</a></td></tr>
<tr class="memdesc:a1ea610b2cb4d81b50d2608bf707a423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0120: Low Power Channel Threshold Register  <a href="#a1ea610b2cb4d81b50d2608bf707a423b">More...</a><br /></td></tr>
<tr class="separator:a1ea610b2cb4d81b50d2608bf707a423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7d0a0cf38a6a48fdeb100cba31f5635f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0a0cf38a6a48fdeb100cba31f5635f">&#9670;&nbsp;</a></span>@75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63507137d108459709b477dd484f1086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63507137d108459709b477dd484f1086">&#9670;&nbsp;</a></span>CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t TSI_Type::CNTR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0100: Counter Register </p>

</div>
</div>
<a id="aa6d5cde1d853532d296b722f2c20a6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d5cde1d853532d296b722f2c20a6cb">&#9670;&nbsp;</a></span>CNTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0100: (size=0020) </p>
<p>0100: Counter Register 1 </p>

</div>
</div>
<a id="aaf9edcc25d4c17d38608e06cb587e8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9edcc25d4c17d38608e06cb587e8b7">&#9670;&nbsp;</a></span>CNTR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0114: Counter Register 11 </p>

</div>
</div>
<a id="a89da808d5e4a07b8c0cc8d9fcb36b15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89da808d5e4a07b8c0cc8d9fcb36b15c">&#9670;&nbsp;</a></span>CNTR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0118: Counter Register 13 </p>

</div>
</div>
<a id="a8dd8b593d0b7e3889fad09bf68b5e882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd8b593d0b7e3889fad09bf68b5e882">&#9670;&nbsp;</a></span>CNTR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>011C: Counter Register 15 </p>

</div>
</div>
<a id="ac6d03feb22e851a6b1b3d4b781ea0c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d03feb22e851a6b1b3d4b781ea0c2c">&#9670;&nbsp;</a></span>CNTR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0104: Counter Register 3 </p>

</div>
</div>
<a id="a46af2d36a92472db85a78dff9acb5551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46af2d36a92472db85a78dff9acb5551">&#9670;&nbsp;</a></span>CNTR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0108: Counter Register 5 </p>

</div>
</div>
<a id="a86324651f8495866d8603ddc9af5dede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86324651f8495866d8603ddc9af5dede">&#9670;&nbsp;</a></span>CNTR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010C: Counter Register 7 </p>

</div>
</div>
<a id="a704c26ac7baafa7f66f0b9f53f805a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704c26ac7baafa7f66f0b9f53f805a70">&#9670;&nbsp;</a></span>CNTR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::CNTR9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0110: Counter Register 9 </p>

</div>
</div>
<a id="a80787b87ff094252f51f10fb1bba3ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80787b87ff094252f51f10fb1bba3ee5">&#9670;&nbsp;</a></span>GENCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSI_Type::GENCS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: General Control and Status Register </p>

</div>
</div>
<a id="ab735de79c22e065a6813f4285b671ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab735de79c22e065a6813f4285b671ef6">&#9670;&nbsp;</a></span>PEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSI_Type::PEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Pin Enable Register </p>

</div>
</div>
<a id="a6d1d9d8a5cb25e179994277a413835c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1d9d8a5cb25e179994277a413835c0">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TSI_Type::RESERVED_0[240]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: 0xF0 bytes </p>

</div>
</div>
<a id="a2022fbbf792c364ae291966769e8ab92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2022fbbf792c364ae291966769e8ab92">&#9670;&nbsp;</a></span>SCANC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSI_Type::SCANC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: SCAN Control Register </p>

</div>
</div>
<a id="a1ea610b2cb4d81b50d2608bf707a423b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea610b2cb4d81b50d2608bf707a423b">&#9670;&nbsp;</a></span>THRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSI_Type::THRESHOLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0120: Low Power Channel Threshold Register </p>

</div>
</div>
<a id="aa395c4a4a36ddcb7d74da56258216019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa395c4a4a36ddcb7d74da56258216019">&#9670;&nbsp;</a></span>WUCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TSI_Type::WUCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Wake-Up Channel Counter Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_t_s_i___type.html">TSI_Type</a></li>
    <li class="footer">Generated on Thu Oct 31 2019 16:46:00 for Lab5_Section2 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
