<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64AdvSIMDScalarPass.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64AdvSIMDScalarPass.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64AdvSIMDScalarPass_8cpp__incl.svg" width="4594" height="1007"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64AdvSIMDScalarPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f0a0714da67eeb613f55cd5bff739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td></tr>
<tr class="separator:a155f0a0714da67eeb613f55cd5bff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acac1bf58543704f4241435547bb846d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#acac1bf58543704f4241435547bb846d7">STATISTIC</a> (NumScalarInsnsUsed, &quot;Number of scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> used&quot;)</td></tr>
<tr class="separator:acac1bf58543704f4241435547bb846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a7fc7b14f41e8cf70fccd79f6c967fed9">STATISTIC</a> (NumCopiesDeleted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;)</td></tr>
<tr class="separator:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a8da651b52638af71198c22c0df32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a323a8da651b52638af71198c22c0df32">STATISTIC</a> (NumCopiesInserted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;)</td></tr>
<tr class="separator:a323a8da651b52638af71198c22c0df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f9183f21b42d44056b2dfb0a872d20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a34f9183f21b42d44056b2dfb0a872d20">INITIALIZE_PASS</a> (AArch64AdvSIMDScalar, &quot;aarch64-simd-scalar&quot;, AARCH64_ADVSIMD_NAME, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) static <a class="el" href="classbool.html">bool</a> isGPR64(<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a34f9183f21b42d44056b2dfb0a872d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb944a33b354e4709fb99864f82b9c16"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#afb944a33b354e4709fb99864f82b9c16">if</a> (Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) return <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> -&gt; <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td></tr>
<tr class="separator:afb944a33b354e4709fb99864f82b9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memItemLeft" align="right" valign="top">return AArch64::GPR64RegClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ddee154305e17ed2acb0303fe4f80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ac67ddee154305e17ed2acb0303fe4f80">isFPR64</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ac67ddee154305e17ed2acb0303fe4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab954785c416c5262ea6c87d47ff75712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ab954785c416c5262ea6c87d47ff75712">getSrcFromCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:ab954785c416c5262ea6c87d47ff75712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e13637d0c20d7511db31722e34afd5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aa5e13637d0c20d7511db31722e34afd5">getTransformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa5e13637d0c20d7511db31722e34afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71ce362681a4722b85397b9b7e8c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a73b71ce362681a4722b85397b9b7e8c8">isTransformable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a73b71ce362681a4722b85397b9b7e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ac2d2179f849614e6b44f8ad507304"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a36ac2d2179f849614e6b44f8ad507304">insertCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Dst, <a class="el" href="classunsigned.html">unsigned</a> Src, <a class="el" href="classbool.html">bool</a> IsKill)</td></tr>
<tr class="separator:a36ac2d2179f849614e6b44f8ad507304"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a55af2e39dd0923857899a4f2024d56bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a55af2e39dd0923857899a4f2024d56bb">TransformAll</a> (&quot;aarch64-simd-scalar-force-all&quot;, cl::desc(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> of AdvSIMD scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> everywhere&quot;), cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), cl::Hidden)</td></tr>
<tr class="separator:a55af2e39dd0923857899a4f2024d56bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></td></tr>
<tr class="separator:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></td></tr>
<tr class="separator:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a155f0a0714da67eeb613f55cd5bff739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f0a0714da67eeb613f55cd5bff739">&#9670;&nbsp;</a></span>AARCH64_ADVSIMD_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_ADVSIMD_NAME&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00062">62</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1112b818386ec01ddfdf3a5d0024eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112b818386ec01ddfdf3a5d0024eb17">&#9670;&nbsp;</a></span>contains()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return AArch64::GPR64RegClass contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="LoopInfoImpl_8h_source.html#l00235">llvm::LoopBase&lt; BasicBlock, Loop &gt;::addBasicBlockToLoop()</a>, <a class="el" href="X86Operand_8h_source.html#l00499">llvm::X86Operand::addGR32orGR64Operands()</a>, <a class="el" href="HexagonConstExtenders_8cpp_source.html#l00049">adjustDown()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00078">llvm::SystemZFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01957">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01461">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02130">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05192">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04563">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00117">canBeFeederToNewValueJump()</a>, <a class="el" href="X86AsmParser_8cpp_source.html#l01043">CheckBaseRegAndIndexRegAndScale()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01935">computeCalleeSaveRegisterPairs()</a>, <a class="el" href="RegionInfo_8h_source.html#l00455">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::contains()</a>, <a class="el" href="Attributes_8h_source.html#l00757">llvm::AttrBuilder::contains()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00031">llvm::BPFInstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00088">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00090">llvm::MSP430InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00038">llvm::Thumb1InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00121">llvm::Thumb2InstrInfo::copyPhysReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">llvm::MipsSEInstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00034">llvm::LanaiInstrInfo::copyPhysReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">llvm::Mips16InstrInfo::copyPhysReg()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00281">llvm::ARCInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00061">llvm::R600InstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02501">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00787">llvm::HexagonInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00531">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00766">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00904">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02965">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02889">CopyToFromAsymmetricReg()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="ControlHeightReduction_8cpp_source.html#l00140">llvm::createControlHeightReductionLegacyPass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07596">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00171">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00353">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02340">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00165">llvm::ARCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00259">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00717">llvm::X86RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00419">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00775">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="ScalarEvolutionExpander_8cpp_source.html#l01767">llvm::SCEVExpander::expandCodeFor()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01564">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02116">llvm::PPCInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00608">llvm::R600InstrInfo::fitsConstReadLimitations()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03239">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01003">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01096">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02452">llvm::HexagonFrameLowering::getAlignaInstr()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00359">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getBBNode()</a>, <a class="el" href="ConstantRange_8h_source.html#l00165">llvm::ConstantRange::getBitWidth()</a>, <a class="el" href="ValueLattice_8h_source.html#l00293">llvm::ValueLatticeElement::getCompare()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03292">llvm::HexagonInstrInfo::getCompoundCandidateGroup()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03724">llvm::HexagonInstrInfo::getDuplexCandidateGroup()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00163">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getEnteringBlock()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17433">llvm::ARMTargetLowering::getExceptionSelectorRegister()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00062">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitBlocks()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00141">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitEdges()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00204">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getExitingBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00034">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00181">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00459">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getExpandedRegion()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00066">getHexagonRegisterPair()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01114">llvm::PPCInstrInfo::getLoadOpcodeForSpill()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00209">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getLoopLatch()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00188">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getLoopPredecessor()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00049">getMFHiLoOpc()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00230">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getNameStr()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04243">getNextRegister()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00375">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getNode()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00292">getPairedGPR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05131">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86AsmParser_8cpp_source.html#l03155">getPrefixes()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00029">getRC32()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00216">getRegClassFromGRPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01027">llvm::PPCInstrInfo::getStoreOpcodeForSpill()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00338">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getSubRegionNode()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02503">getSVECalleeSaveSlotRange()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00058">llvm::MachineLoop::getTopBlock()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="Attributes_8cpp_source.html#l01659">llvm::AttrBuilder::hasAttributes()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00085">llvm::LoopBase&lt; BasicBlock, Loop &gt;::hasDedicatedExits()</a>, <a class="el" href="AArch64SpeculationHardening_8cpp_source.html#l00183">INITIALIZE_PASS()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01992">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13307">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15354">llvm::PPCTargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04265">insertNoDuplicates()</a>, <a class="el" href="SystemZElimCompare_8cpp_source.html#l00338">isAddWithImmediate()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00455">isCSRestore()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00228">isEvenReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01631">llvm::AArch64InstrInfo::isFPRCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01601">llvm::AArch64InstrInfo::isGPRCopy()</a>, <a class="el" href="SystemZRegisterInfo_8h_source.html#l00034">llvm::SystemZ::isHighReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47212">llvm::X86TargetLowering::isIntDivCheap()</a>, <a class="el" href="AArch64AsmParser_8cpp_source.html#l03881">isMatchingOrAlias()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02722">LowerInterruptReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02269">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03743">mayTailCallThisCC()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l01822">needsExpandMemInst()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03194">nextReg()</a>, <a class="el" href="HexagonBlockRanges_8h_source.html#l00087">llvm::HexagonBlockRanges::IndexRange::operator&lt;()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00143">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::outermostLoopInRegion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02612">Passv64i1ArgInRegs()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00404">printAsmMRegister()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00262">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00199">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00328">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01837">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00238">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00931">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00300">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02164">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00238">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02062">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00267">llvm::AVRRegisterInfo::splitReg()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06969">truncateScalarIntegerArg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03108">llvm::SIInstrInfo::usesConstantBus()</a>, and <a class="el" href="LoopInfoImpl_8h_source.html#l00279">llvm::LoopBase&lt; BasicBlock, Loop &gt;::verifyLoop()</a>.</p>

</div>
</div>
<a id="ab954785c416c5262ea6c87d47ff75712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954785c416c5262ea6c87d47ff75712">&#9670;&nbsp;</a></span>getSrcFromCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* getSrcFromCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">127</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">insertCopy()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="aa5e13637d0c20d7511db31722e34afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e13637d0c20d7511db31722e34afd5">&#9670;&nbsp;</a></span>getTransformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getTransformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">164</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">insertCopy()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="afb944a33b354e4709fb99864f82b9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb944a33b354e4709fb99864f82b9c16">&#9670;&nbsp;</a></span>if()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> -&gt;  <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f9183f21b42d44056b2dfb0a872d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f9183f21b42d44056b2dfb0a872d20">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64AdvSIMDScalar&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simd-scalar&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ac2d2179f849614e6b44f8ad507304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ac2d2179f849614e6b44f8ad507304">&#9670;&nbsp;</a></span>insertCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* insertCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">274</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineFunction_8h_source.html#l00651">llvm::MachineFunction::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Def</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineFunction_8h_source.html#l00653">llvm::MachineFunction::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="ac67ddee154305e17ed2acb0303fe4f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ddee154305e17ed2acb0303fe4f80">&#9670;&nbsp;</a></span>isFPR64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFPR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00135">llvm::TargetRegisterClass::hasSuperClassEq()</a>, and <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>.</p>

</div>
</div>
<a id="a73b71ce362681a4722b85397b9b7e8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b71ce362681a4722b85397b9b7e8c8">&#9670;&nbsp;</a></span>isTransformable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTransformable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">184</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Def</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a55af2e39dd0923857899a4f2024d56bb">TransformAll</a>.</p>

</div>
</div>
<a id="acac1bf58543704f4241435547bb846d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1bf58543704f4241435547bb846d7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScalarInsnsUsed&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> used&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fc7b14f41e8cf70fccd79f6c967fed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc7b14f41e8cf70fccd79f6c967fed9">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesDeleted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a8da651b52638af71198c22c0df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a8da651b52638af71198c22c0df32">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesInserted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aacd2ab195054a3e6a74bfbb9d5d571c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2ab195054a3e6a74bfbb9d5d571c8">&#9670;&nbsp;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div><div class="line">    <span class="keywordflow">return</span> <span class="keyword">false</span></div><div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="AliasSetTracker_8cpp_source.html#l00461">llvm::AliasSetTracker::add()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00172">addCalleeSavedRegs()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00102">llvm::MachineInstr::addImplicitDefUseOperands()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00946">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00493">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00253">llvm::addLiveIns()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00239">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00338">llvm::GISelInstProfileBuilder::addNodeIDMachineOperand()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00790">adjCycles()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02579">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02245">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10436">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01767">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00260">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01623">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00323">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00230">allPhiOperandsUndefined()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00149">llvm::AMDGPUCallLowering::AMDGPUCallLowering()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l04224">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00098">llvm::LiveRangeEdit::anyRematerializable()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02150">llvm::SwingSchedulerDAG::applyInstrChange()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01461">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="AArch64DeadRegisterDefinitionsPass_8cpp_source.html#l00077">atomicReadDroppedOnZero()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00866">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00140">buildEpilogReload()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01435">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00462">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00031">llvm::calculateSpillWeightsAndHints()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00168">callHasRegMask()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00238">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00434">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00497">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00533">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02126">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02830">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01396">canInstrSubstituteCmpInstr()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00650">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00416">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="LICM_8cpp_source.html#l01083">llvm::canSinkOrHoistInst()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="DWARFDebugFrame_8h_source.html#l00062">llvm::dwarf::CFIProgram::CFIProgram()</a>, <a class="el" href="DWARFDebugFrame_8h_source.html#l00146">llvm::dwarf::FrameEntry::cfis()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00926">changeFCMPPredToAArch64CC()</a>, <a class="el" href="FunctionAttrs_8cpp_source.html#l00109">checkFunctionMemoryAccess()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00156">llvm::SplitAnalysis::clear()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00104">CombineCVTAToLocal()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">llvm::ARMBaseInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l00861">CompareMBBNumbers()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00267">computeBranchTargetAndInversion()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00242">llvm::computeLiveIns()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00036">llvm::InstructionSelector::constrainOperandRegToRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00111">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00106">llvm::LivePhysRegs::contains()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02734">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00056">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64ConditionOptimizer_8cpp_source.html#l00133">llvm::createAArch64ConditionOptimizerPass()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00080">llvm::createBPFbeMCCodeEmitter()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00054">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00597">llvm::createGreedyRegisterAllocator()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30720">createPHIsForCMOVsInSinkBB()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06791">createPHIsForSelects()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00398">llvm::createR600ISelDag()</a>, <a class="el" href="R600MCCodeEmitter_8cpp_source.html#l00093">llvm::createR600MCCodeEmitter()</a>, <a class="el" href="SIAddIMGInit_8cpp_source.html#l00060">llvm::createSIAddIMGInitPass()</a>, <a class="el" href="SIPreAllocateWWMRegs_8cpp_source.html#l00086">llvm::createSIPreAllocateWWMRegsPass()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00225">llvm::createSIWholeQuadModePass()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01985">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="X86FixupSetCC_8cpp_source.html#l00057">llvm::createX86FixupSetCC()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00170">llvm::RegPressureTracker::decreaseRegPressure()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00534">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02340">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01975">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00076">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00215">doesCalleeRestoreStack()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l06720">doesIgnoreDataTypeSuffix()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00159">llvm::VirtRegMap::dump()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00072">dumpLocation()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00121">llvm::DWARFLocationTable::dumpLocationList()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00749">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="DWARFDebugLoc_8h_source.html#l00122">llvm::DWARFDebugLoclists::DWARFDebugLoclists()</a>, <a class="el" href="DWARFDebugLoc_8h_source.html#l00048">llvm::DWARFLocationTable::DWARFLocationTable()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00106">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00185">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00349">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00460">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11072">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10930">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="MCDwarf_8cpp_source.html#l01325">emitEncodingByte()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00392">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00822">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00225">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SparcAsmPrinter_8cpp_source.html#l00156">EmitHiLo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03486">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03395">emitIndirectSrc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10543">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01295">llvm::MipsTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03586">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32221">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10112">emitPostSt()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00145">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00042">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00676">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00356">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00116">llvm::ARCFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00152">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00419">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00775">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30234">emitXBegin()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00158">llvm::PressureDiff::end()</a>, <a class="el" href="WebAssemblyLateEHPrepare_8cpp_source.html#l00087">eraseDeadBBsAndChildren()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00180">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00067">llvm::ModuloScheduleExpander::expand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01573">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00983">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00458">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04481">extractRsrcPtr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02838">llvm::LegalizerHelper::fewerElementsVectorBuildVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02543">llvm::LegalizerHelper::fewerElementsVectorCasts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02592">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02325">llvm::LegalizerHelper::fewerElementsVectorImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02459">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02731">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02659">llvm::LegalizerHelper::fewerElementsVectorSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02798">llvm::LegalizerHelper::fewerElementsVectorUnmergeValues()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10724">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04049">findIntrinsicID()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp_source.html#l00338">findPotentialBlockers()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00387">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00155">fixupGlobalSaddr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02435">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02536">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06726">forceReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00176">llvm::RegScavenger::forward()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00856">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01096">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="ARMELFStreamer_8cpp_source.html#l00061">GetAEABIUnwindPersonalityName()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l04602">getARClassRegisterMask()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>, <a class="el" href="HexagonFrameLowering_8h_source.html#l00084">llvm::HexagonFrameLowering::getCalleeSavedSpillSlots()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00525">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="MCDwarf_8cpp_source.html#l01545">getCIEVersion()</a>, <a class="el" href="Legalizer_8h_source.html#l00061">llvm::Legalizer::getClearedProperties()</a>, <a class="el" href="ARMFastISel_8cpp_source.html#l01190">getComparePred()</a>, <a class="el" href="X86FlagsCopyLowering_8cpp_source.html#l00341">getCondFromFCMOV()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00218">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02291">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02241">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02255">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02307">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="X86CmovConversion_8cpp_source.html#l00366">getDepthOfOptCmov()</a>, <a class="el" href="LiveInterval_8h_source.html#l01004">llvm::ConnectedVNInfoEqClasses::getEqClass()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17433">llvm::ARMTargetLowering::getExceptionSelectorRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02602">getFoldableImm()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00315">getFPReg()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00298">llvm::VEFrameLowering::getFrameIndexReference()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04136">getImmedFromMO()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00278">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00269">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00417">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00276">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00316">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00510">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02453">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02349">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00453">llvm::RISCVInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00533">llvm::RegisterBankInfo::getInvalidInstructionMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00180">getLit64Encoding()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="DWARFDebugFrame_8h_source.html#l00244">llvm::dwarf::FDE::getLSDAAddress()</a>, <a class="el" href="DWARFDebugFrame_8h_source.html#l00200">llvm::dwarf::CIE::getLSDAPointerEncoding()</a>, <a class="el" href="Context_8h_source.html#l00060">llvm::mca::Context::getMCRegisterInfo()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00049">getMFHiLoOpc()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00136">getMopState()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00334">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00458">llvm::SIScheduleDAGMI::getMRI()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02064">getNumAllocatableRegsForConstraints()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00054">llvm::GCNRegPressure::getOccupancy()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01343">getOModValue()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01376">getOpenCLAlignment()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00175">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03816">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00121">getOrExecSource()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00066">llvm::X86GenRegisterBankInfo::getPartialMappingIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">llvm::ARMBaseInstrInfo::getPredicate()</a>, <a class="el" href="X86AsmParser_8cpp_source.html#l03155">getPrefixes()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00114">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00187">getReassignedChan()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00301">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00383">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00079">llvm::SystemZMC::getRegAsVR128()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00260">llvm::SIRegisterInfo::getRegClassForTypeOnBank()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l00840">getRegClassForUnfoldedLoad()</a>, <a class="el" href="FastISel_8cpp_source.html#l00362">llvm::FastISel::getRegForValue()</a>, <a class="el" href="LanaiInstrInfo_8h_source.html#l00034">llvm::LanaiInstrInfo::getRegisterInfo()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31359">getRetpolineSymbol()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04657">getShiftTypeForInst()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="X86WinAllocaExpander_8cpp_source.html#l00191">getSubOpcode()</a>, <a class="el" href="AArch64FalkorHWPFFix_8cpp_source.html#l00659">getTag()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00531">llvm::BPFTargetLowering::getTargetNodeName()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03736">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01039">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00578">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="MIParser_8cpp_source.html#l00324">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01467">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01483">llvm::LiveIntervals::handleMoveIntoBundle()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00182">llvm::LiveVariables::HandleVirtRegDef()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00131">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00339">HandleVRSaveUpdate()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00035">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="ARMMCCodeEmitter_8cpp_source.html#l00723">HasConditionalBranch()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00602">llvm::MCInstrDesc::hasImplicitUseOfPhysReg()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01306">hasOneNonDBGUseInst()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00668">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00687">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00397">llvm::TargetRegisterInfo::hasRegUnit()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02512">hasTiedDef()</a>, <a class="el" href="FastISel_8cpp_source.html#l00330">llvm::FastISel::hasTrivialKill()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00352">hasUseAfterLoop()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00153">hasVectorOperands()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00680">llvm::SIInstrInfo::hasVGPRUses()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l00371">hasVulnerableLoad()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00219">llvm::HexagonBlockRanges::HexagonBlockRanges()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00422">hoistAndMergeSGPRInits()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00155">llvm::RegPressureTracker::increaseRegPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00394">llvm::MIRParserImpl::initializeMachineFunction()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00995">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00500">llvm::X86FrameLowering::inlineStackProbe()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01992">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13307">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15354">llvm::PPCTargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">insertCopy()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00120">insertCSRRestores()</a>, <a class="el" href="MachineCombiner_8cpp_source.html#l00439">insertDeleteInstructions()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00947">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00375">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01776">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00960">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04265">insertNoDuplicates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00539">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00566">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02166">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02866">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l07204">instIsBreakpoint()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00085">isCallableFunction()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00982">isCopyFeedingInvariantStore()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l10346">llvm::IsCPSRDead&lt; MCInst &gt;()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00073">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="HexagonGenInsert_8cpp_source.html#l00081">isDebug()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00308">isDefBetween()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l01588">isEFLAGSLive()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02594">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00068">llvm::isEqual()</a>, <a class="el" href="MLxExpansionPass_8cpp_source.html#l00196">isFpMulInstruction()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00261">isFullCopyOf()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00920">isFullUndefDef()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00059">isImplicitlyDef()</a>, <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47212">llvm::X86TargetLowering::isIntDivCheap()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00948">isInvariantStore()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">llvm::AMDGPU::isKernel()</a>, <a class="el" href="X86OptimizeLEAs_8cpp_source.html#l00232">isLEA()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00169">isLoadStoreThatCanHandleDisplacement()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02589">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02617">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02205">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00143">llvm::isModOrRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00150">llvm::isModSet()</a>, <a class="el" href="AArch64FastISel_8cpp_source.html#l00566">isMulPowOf2()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00156">llvm::isMustSet()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00048">llvm::InstructionSelector::isOperandImmEqual()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03958">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00388">isPreISelGenericFloatingPointOpcode()</a>, <a class="el" href="X86WinAllocaExpander_8cpp_source.html#l00110">isPushPop()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00482">llvm::X86InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00153">llvm::isRefSet()</a>, <a class="el" href="MachineInstr_8h_source.html#l01379">llvm::MachineInstr::isRegTiedToDefOperand()</a>, <a class="el" href="FastISel_8cpp_source.html#l00220">isRegUsedByPhiNodes()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02109">IsSafeAndProfitableToMove()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00409">llvm::X86InstrInfo::isSafeToClobberEFLAGS()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02225">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10875">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="AArch64FastISel_8cpp_source.html#l04503">isSExtLoad()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03990">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00315">isSSA()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00852">isSwiftError()</a>, <a class="el" href="MCInstrAnalysis_8h_source.html#l00061">llvm::MCInstrAnalysis::isTerminator()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01383">llvm::SITargetLowering::isTypeDesirableForOp()</a>, <a class="el" href="AArch64StackTaggingPreRA_8cpp_source.html#l00098">isUncheckedLoadOrStoreOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00648">llvm::isValidCoprocessorNumber()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01530">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01559">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="Legalizer_8cpp_source.html#l00144">llvm::Legalizer::legalizeMachineFunction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04262">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03833">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10297">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00046">LLVMCreateDisasmCPUFeatures()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00302">LLVMSetDisasmOptions()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03276">loadM0FromVGPR()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01180">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04411">loadSRsrcFromVGPR()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00325">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00206">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04442">llvm::LegalizerHelper::lowerBitreverse()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04396">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00503">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00318">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="TargetLowering_8h_source.html#l03009">llvm::TargetLowering::LowerCustomJumpTableEntry()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04253">llvm::LegalizerHelper::lowerDynStackAlloc()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04288">llvm::LegalizerHelper::lowerExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04123">llvm::LegalizerHelper::lowerFMad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04093">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00416">llvm::ARMCallLowering::lowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00745">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01324">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00344">LowerFPToInt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04029">llvm::LegalizerHelper::lowerMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04473">llvm::LegalizerHelper::lowerReadRegister()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04360">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03895">llvm::LegalizerHelper::lowerUITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04164">llvm::LegalizerHelper::lowerUnmergeValues()</a>, <a class="el" href="LiveRangeEdit_8h_source.html#l00066">llvm::LiveRangeEdit::Delegate::LRE_DidCloneVirtReg()</a>, <a class="el" href="BitTracker_8h_source.html#l00392">llvm::BitTracker::MachineEvaluator::MachineEvaluator()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00743">llvm::machineFunctionIsIllegal()</a>, <a class="el" href="LiveInterval_8h_source.html#l00813">llvm::LiveInterval::markNotSpillable()</a>, <a class="el" href="LeonPasses_8h_source.html#l00039">llvm::LEONMachineFunctionPass::markRegisterUsed()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02544">MatchingStackOffset()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00342">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00407">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01249">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00630">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00758">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03743">mayTailCallThisCC()</a>, <a class="el" href="MipsSEISelDAGToDAG_8h_source.html#l00023">llvm::MipsSEDAGToDAGISel::MipsSEDAGToDAGISel()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l01087">llvm::LegalizerInfo::moreToWiderTypesAndLessToWidest()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00596">moveAndTeeForMultiUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00164">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03637">llvm::LegalizerHelper::narrowScalarBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03497">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03562">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03462">llvm::LegalizerHelper::narrowScalarMul()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03678">llvm::LegalizerHelper::narrowScalarSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00428">needsPCRel()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01429">needToReserveScavengingSpillSlots()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00188">llvm::SIRegisterInfo::opCanUseLiteralConstant()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01132">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00215">llvm::PressureDiffs::operator[]()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00149">optimizeCall()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00493">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02231">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>, <a class="el" href="X86CmovConversion_8cpp_source.html#l00596">packCmovGroup()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00130">llvm::CallLowering::packRegs()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00037">llvm::dwarf::CFIProgram::parse()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00605">llvm::MIPrinter::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00722">llvm::MachineOperand::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00290">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MCAsmStreamer_8cpp_source.html#l01213">printDwarfFileDirective()</a>, <a class="el" href="X86WinCOFFTargetStreamer_8cpp_source.html#l00290">printFPOReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00091">printLivenessInfo()</a>, <a class="el" href="HexagonBlockRanges_8h_source.html#l00150">llvm::HexagonBlockRanges::PrintRangeMap::PrintRangeMap()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>, <a class="el" href="HexagonSplitDouble_8cpp_source.html#l00308">profitImm()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00303">propagateLocalCopies()</a>, <a class="el" href="RDFDeadCode_8cpp_source.html#l00040">DeadCodeElimination::SetQueue&lt; T &gt;::push_back()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00772">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02897">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="TargetRegistry_8h_source.html#l01133">RegisterMCAsmBackend&lt; MCAsmBackendImpl &gt;::RegisterMCAsmBackend()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00471">llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00249">llvm::GISelCSEInfo::releaseMemory()</a>, <a class="el" href="LiveVariables_8h_source.html#l00094">llvm::LiveVariables::VarInfo::removeKill()</a>, <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp_source.html#l00649">removeRedundantBlockingStores()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09420">llvm::ARMTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11047">llvm::SITargetLowering::requiresUniformRegister()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00136">rescheduleCanonically()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01873">reservePrivateMemoryRegs()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01270">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00888">llvm::ARMFrameLowering::ResolveFrameIndexReference()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00473">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="UnreachableBlockElim_8cpp_source.html#l00070">llvm::UnreachableBlockElimPass::run()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00372">runOnBasicBlock()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00062">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00195">llvm::MachinePipeliner::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l02239">llvm::IRTranslator::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00752">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00580">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00873">selectFCMPOpc()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">selectSelectOpc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00620">selectSubregisterCopy()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00099">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00083">llvm::GISelCSEInfo::setMF()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00053">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00583">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00436">llvm::SIInstrInfo::shouldClusterMemOps()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00836">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02079">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02062">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02184">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00543">spillVGPRtoAGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00675">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01663">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64A57FPLoadBalancing_8cpp_source.html#l00285">false::Chain::str()</a>, <a class="el" href="RenameIndependentSubregs_8cpp_source.html#l00291">subRangeLiveAt()</a>, <a class="el" href="AArch64CallLowering_8h_source.html#l00053">llvm::AArch64CallLowering::supportSwiftError()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00113">SwapBits()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03413">swapMIOperands()</a>, <a class="el" href="RegBankSelect_8h_source.html#l00398">llvm::RegBankSelect::RepairingPlacement::switchTo()</a>, <a class="el" href="InstructionSelector_8h_source.html#l00485">llvm::InstructionSelector::testMIPredicate_MI()</a>, <a class="el" href="BitTracker_8h_source.html#l00050">llvm::BitTracker::trace()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00328">tryAddToFoldList()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00202">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00196">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01101">tryFoldInst()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00503">tryToFoldACImm()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00710">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00430">unsupportedBinOp()</a>, <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp_source.html#l00498">updateKillStatus()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00184">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01048">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04628">updateOperandRegConstraints()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01098">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00355">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="X86DomainReassignment_8cpp_source.html#l00526">usedAsAddr()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01988">llvm::PeelingModuloScheduleExpander::validateAgainstModuloScheduleExpander()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00586">llvm::MachineTraceMetrics::Ensemble::verify()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00306">verifyLeafProcRegUse()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00116">VisitGlobalVariableForEmission()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>, <a class="el" href="X86FastISel_8cpp_source.html#l01366">X86ChooseCmpImmediateOpcode()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00473">X86SelectAddress()</a>, and <a class="el" href="GISelChangeObserver_8h_source.html#l00032">llvm::GISelChangeObserver::~GISelChangeObserver()</a>.</p>

</div>
</div>
<a id="a92a6b0a9b7228d190b0a7d8ae3ef03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6b0a9b7228d190b0a7d8ae3ef03c7">&#9670;&nbsp;</a></span>SubReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SubReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">104</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03861">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03893">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00574">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02476">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02449">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00147">llvm::LiveRangeCalc::createDeadDefs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00779">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="SIAddIMGInit_8cpp_source.html#l00060">llvm::createSIAddIMGInitPass()</a>, <a class="el" href="SIPreAllocateWWMRegs_8cpp_source.html#l00086">llvm::createSIPreAllocateWWMRegsPass()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03486">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03395">emitIndirectSrc()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00180">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01380">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00125">llvm::finalizeBundle()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00532">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05000">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00176">llvm::RegScavenger::forward()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00180">llvm::ARMBaseRegisterInfo::getBaseRegister()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00435">GetDSubRegs()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00366">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00238">getLogicalBitOpcode()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00136">getMopState()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00823">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00187">getReassignedChan()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06415">llvm::getRegSequenceSubReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00519">llvm::X86RegisterInfo::getReservedRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01022">llvm::SuperRegClassIterator::getSubReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l04015">getVPTESTMOpc()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00182">llvm::LiveVariables::HandleVirtRegDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00756">insertPHI()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00416">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00410">instReadsReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">llvm::SIRegisterInfo::isAGPRPressureSet()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01861">isBitfieldExtractOp()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01490">isConstant()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00603">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00671">narrowIfNeeded()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00722">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00262">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00856">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00670">selectCopy()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00620">selectSubregisterCopy()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00553">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00745">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01651">swapRegAndNonRegOperand()</a>, <a class="el" href="AVRRegisterInfo_8h_source.html#l00054">llvm::AVRRegisterInfo::trackLivenessAfterRegAlloc()</a>, <a class="el" href="HexagonRegisterInfo_8h_source.html#l00059">llvm::HexagonRegisterInfo::trackLivenessAfterRegAlloc()</a>, <a class="el" href="SystemZRegisterInfo_8h_source.html#l00075">llvm::SystemZRegisterInfo::trackLivenessAfterRegAlloc()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00983">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00154">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00908">Widen()</a>.</p>

</div>
</div>
<a id="a55af2e39dd0923857899a4f2024d56bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55af2e39dd0923857899a4f2024d56bb">&#9670;&nbsp;</a></span>TransformAll</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; TransformAll(&quot;aarch64-simd-scalar-force-all&quot;, cl::desc(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> of AdvSIMD scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> everywhere&quot;), cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
