InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 6446.900000 6782.600000
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D CPU 16572.800000 16130.900000
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D CPU 30778.000000 30618.000000
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 2555.700000 2588.600000
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 4553.000000 4394.900000
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D CPU 41136.000000 42897.500000
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 2067.800000 2031.200000
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1742.100000 1699.000000
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2269.200000 2411.800000
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2467.600000 2559.300000
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2800.200000 2606.000000
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1350.000000 1415.900000
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5152.500000 5460.400000
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D OpenCL 7607.700000 7752.200000
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7138.400000 7852.200000
InceptionV3/InceptionV3/Mixed_5b/concat CPU 603.900000 592.600000
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2718.100000 2716.900000
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3049.400000 3186.100000
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 2895.900000 2779.500000
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3468.800000 3182.900000
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3475.600000 3044.600000
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5215.600000 5463.400000
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 7835.600000 7093.500000
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7143.900000 7485.000000
InceptionV3/InceptionV3/Mixed_5c/concat CPU 652.600000 692.700000
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2984.400000 4082.300000
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3498.800000 3957.800000
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3257.400000 3000.400000
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3754.600000 3561.600000
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3757.900000 3398.700000
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5151.600000 5697.800000
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D OpenCL 7637.300000 7056.700000
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7198.600000 7387.400000
InceptionV3/InceptionV3/Mixed_5d/concat CPU 669.900000 661.500000
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 730.700000 750.300000
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3431.600000 3551.300000
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 51340.200000 50470.600000
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5283.900000 5430.200000
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 4608.200000 4635.800000
InceptionV3/InceptionV3/Mixed_6a/concat CPU 456.800000 412.700000
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3395.800000 3757.300000
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4556.500000 4317.400000
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4568.400000 5847.500000
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6944.200000 7679.500000
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6219.100000 6025.200000
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 6266.400000 6102.000000
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5517.700000 5569.600000
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 6783.300000 6232.300000
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8163.000000 8561.000000
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 6285.900000 5908.600000
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 9140.200000 8789.700000
InceptionV3/InceptionV3/Mixed_6b/concat OpenCL 1715.000000 1168.400000
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1732.400000 1703.800000
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5898.300000 5591.400000
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5812.500000 6427.300000
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6288.400000 7177.000000
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7172.100000 7474.200000
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 9412.800000 9161.700000
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8583.300000 8474.600000
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 9703.700000 10254.700000
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 11621.200000 10605.700000
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 9395.700000 9168.700000
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 11055.200000 10911.800000
InceptionV3/InceptionV3/Mixed_6c/concat OpenCL 2040.100000 1149.700000
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3338.400000 3060.400000
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5983.400000 6652.600000
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5868.900000 6304.700000
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7195.700000 7434.400000
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6264.900000 6103.400000
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 9364.000000 9213.100000
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8634.700000 9240.400000
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 9485.900000 10420.900000
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 10955.300000 10807.100000
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 9387.900000 9038.400000
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 11146.200000 10831.600000
InceptionV3/InceptionV3/Mixed_6d/concat CPU 513.100000 405.800000
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1792.100000 1710.000000
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 6189.900000 6126.100000
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 6981.500000 7579.600000
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6277.200000 6096.700000
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6875.200000 7599.600000
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12946.200000 12907.200000
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13659.600000 13505.300000
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 13488.400000 13007.500000
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14514.600000 14331.200000
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 12849.600000 13342.000000
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 13244.100000 12815.200000
InceptionV3/InceptionV3/Mixed_6e/concat CPU 491.000000 400.200000
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 507.400000 462.200000
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 6240.700000 6119.900000
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6918.100000 7372.600000
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 13314.100000 12943.200000
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7898.900000 7734.000000
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 12847.200000 12666.000000
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 4280.400000 4212.400000
InceptionV3/InceptionV3/Mixed_7a/concat OpenCL 1294.400000 1017.700000
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 603.800000 679.000000
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4821.900000 4539.800000
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 6915.300000 6725.400000
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3725.400000 3985.600000
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3416.000000 3600.700000
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5797.100000 5877.500000
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 6007.900000 5806.100000
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 5989.300000 5823.800000
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 5479.700000 5406.700000
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 5554.700000 5548.600000
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 90.500000 50.500000
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 875.600000 984.600000
InceptionV3/InceptionV3/Mixed_7b/concat CPU 206.200000 237.900000
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 997.500000 956.600000
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7340.800000 7415.000000
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10164.300000 10968.100000
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5372.400000 5206.900000
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5656.400000 6123.600000
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5822.000000 5561.600000
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 5952.300000 6251.600000
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6021.100000 6507.800000
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 5343.600000 5209.900000
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 5723.400000 5340.400000
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 89.100000 103.500000
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 892.100000 831.100000
InceptionV3/InceptionV3/Mixed_7c/concat CPU 223.400000 241.200000
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 258.600000 249.900000
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 1771.400000 1786.000000
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 15.400000 7.100000
InceptionV3/Logits/SpatialSqueeze CPU 3.100000 2.300000
InceptionV3/Predictions/Shape CPU 0.700000 0.400000
InceptionV3/Predictions/Reshape CPU 3.000000 1.600000
InceptionV3/Predictions/Softmax CPU 34.000000 30.500000
InceptionV3/Predictions/Reshape_1 CPU 2.300000 1.100000
