Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Feb 18 11:26:42 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file v6pcieDMA_control_sets_placed.rpt
| Design       : v6pcieDMA
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   168 |
| Minimum Number of register sites lost to control set restrictions |   487 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             580 |          240 |
| No           | No                    | Yes                    |            2941 |          998 |
| No           | Yes                   | No                     |            1149 |          377 |
| Yes          | No                    | No                     |             195 |           61 |
| Yes          | No                    | Yes                    |            1897 |          558 |
| Yes          | Yes                   | No                     |             527 |          162 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                              |                                                                          Enable Signal                                                                         |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                          | theTlpControl/Memory_Space/O14[0]                                                                                                                  |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst_to_builtin                                          |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O113[0]                                                                                                                             | theTlpControl/Memory_Space/O15                                                                                                                     |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O27[0]                                                                                                                              | theTlpControl/Memory_Space/O9                                                                                                                      |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_mbuf_reset_i_1                                                                                                                        | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                             |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser_xhdl1[21]_i_1                                    |                                                                                                                                                    |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                                       |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/n_0_DG_Reset_i_reg                                                                                                      |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                    | theTlpControl/Memory_Space/O54[0]                                                                                                                  |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                             | theTlpControl/Memory_Space/O11[2]                                                                                                                  |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/n_0_rsync.rcc.wr_rst_fb_reg[0]                                      | theTlpControl/tx_Itf/n_0_mbuf_reset_reg                                                                                                            |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                             | theTlpControl/Memory_Space/O49                                                                                                                     |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2                                                                               |                1 |              1 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                             | theTlpControl/Memory_Space/O49                                                                                                                     |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/Tx_Reset                                                                                                                |                2 |              2 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                    |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                |                                                                                                                                                    |                1 |              2 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                          |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/n_0_user_reset_out_i_1                                                                                       |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                2 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[1]_i_1 |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[1]_i_1           |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/O8                                                                                   |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[1]_i_1    |                2 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/O_Arbitration/O6[0]                                                                                                                       | theTlpControl/Memory_Space/O11[0]                                                                                                                  |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_1                                                                                                                      | theTlpControl/tx_Itf/O_Arbitration/AR[1]                                                                                                           |                1 |              3 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/AR[1]                                                                                                                   |                3 |              3 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                    |                2 |              3 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/n_0_ChBuf_WrEn_i_i_1__0                                                                           | theTlpControl/Memory_Space/AR[0]                                                                                                                   |                2 |              3 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | theTlpControl/Memory_Space/O49                                                                                                                     |                1 |              4 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/O_Arbitration/n_0_Indice_prep[3]_i_1                                                                                                      | theTlpControl/tx_Itf/O_Arbitration/AR[1]                                                                                                           |                1 |              4 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/O8                                                                                   |                2 |              4 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1                                        | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                                       |                2 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1__0                                     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                                       |                2 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1__1                                     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                                       |                2 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1__2                                     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                                       |                2 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O27[0]                                                                                                                              | theTlpControl/Memory_Space/O8[0]                                                                                                                   |                5 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/n_0_Regs_Wr_dma_V_lo_r2_i_1                                                                                                          |                2 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/n_0_FC_counter[5]_i_1                                                                                               | theTlpControl/Memory_Space/O14[0]                                                                                                                  |                1 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O54[0]                                                                                                                  |                2 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/n_0_tRAM_weB_i_i_1                                                                                                                        | theTlpControl/Memory_Space/O16[0]                                                                                                                  |                1 |              6 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | reset                                                                                                                                                          | ADCMAIN/n_0_countTact[5]_i_1                                                                                                                       |                1 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O11[0]                                                                                                                  |                2 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O11[2]                                                                                                                  |                3 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                                       |                2 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser_xhdl1[21]_i_1                                    | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser_xhdl1[20]_i_1                        |                2 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset[7]_i_2__2                                           | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset[7]_i_1__2                               |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset[7]_i_2__1                                           | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset[7]_i_1__1                               |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset[7]_i_2__0                                           | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset[7]_i_1__0                               |                2 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_Trn_Qout_reg[127]_i_1                                                                                                                 | theTlpControl/tx_Itf/O_Arbitration/AR[0]                                                                                                           |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/n_0_pl_ltssm_state_q[5]_i_1                                                                         |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset[7]_i_2                                              | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset[7]_i_1                                  |                1 |              7 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                |                                                                                                                                                    |                5 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1                              |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__0                           |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__1                           |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__2                           |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Rx_Input_Delays/CplD_Tag_i0                                                                                                               | theTlpControl/rx_Itf/Rx_Input_Delays/n_0_CplD_Tag_i[7]_i_1                                                                                         |                2 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/ABB_Tx_MReader/n_0_DDR_Rd_Counter[9]_i_1                                                                                                  | theTlpControl/tx_Itf/ABB_Tx_MReader/O1                                                                                                             |                6 |              9 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                5 |              9 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/ABB_Tx_MReader/n_0_ebFIFO_Rd_Counter[9]_i_1                                                                                               | theTlpControl/tx_Itf/ABB_Tx_MReader/O1                                                                                                             |                6 |             10 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/ABB_Tx_MReader/regs_Rd_Cntr_eq_One                                                                                                        | theTlpControl/tx_Itf/ABB_Tx_MReader/O1                                                                                                             |                8 |             12 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                            | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             12 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                                   | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                4 |             12 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                         | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                5 |             12 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/E[0]                                                                                                                                | theTlpControl/Memory_Space/AR[0]                                                                                                                   |                5 |             14 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_Trn_Qout_reg[127]_i_1                                                                                                                 | theTlpControl/tx_Itf/n_0_pioCplD_Qout_to_TLP[126]_i_2                                                                                              |                6 |             14 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                           |                4 |             15 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MWr_Channel/n_0_Regs_WrAddr_i[15]_i_1                                                                                                     | trn_lnk_up_n                                                                                                                                       |                5 |             15 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/O1                                                                                                | theTlpControl/Memory_Space/O10[0]                                                                                                                  |                4 |             15 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig                                                       |                6 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/trn_tx_Reset_n                                                                                                                            | theTlpControl/tx_Itf/O_Arbitration/O1                                                                                                              |                2 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/trn_tx_Reset_n                                                                                                                            | theTlpControl/tx_Itf/O_Arbitration/O2                                                                                                              |                3 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O14[1]                                                                                                                  |                3 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1                          |                5 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1__0                       |                6 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1__1                       |                7 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O113[0]                                                                                                                             | theTlpControl/Memory_Space/O14[0]                                                                                                                  |                8 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1__2                       |                3 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O50                                                                                                                     |                6 |             17 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_1                                                                                                                      | theTlpControl/tx_Itf/n_0_pioCplD_Qout_to_TLP[126]_i_2                                                                                              |                8 |             19 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_1                                                                                                                      | theTlpControl/tx_Itf/n_0_pioCplD_Qout_to_TLP[127]_i_2                                                                                              |                8 |             19 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/O1                                                                                              | theTlpControl/Memory_Space/O16[1]                                                                                                                  |                6 |             20 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/O1                                                                                                | theTlpControl/Memory_Space/AR[0]                                                                                                                   |                6 |             20 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_Trn_Qout_reg[127]_i_1                                                                                                                 | theTlpControl/tx_Itf/ABB_Tx_MReader/O1                                                                                                             |                9 |             22 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O6                                                                                                                      |               11 |             22 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/ABB_Tx_MReader/n_0_TO_Cnt_Rst_reg                                                                                             |                6 |             22 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_1                                                                                                                      | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                             |                8 |             23 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Rx_Input_Delays/E[0]                                                                                                                      | trn_lnk_up_n                                                                                                                                       |                9 |             24 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_mbuf_reset_i_1                                                                                                                        | theTlpControl/tx_Itf/ABB_Tx_MReader/O1                                                                                                             |               10 |             30 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                            | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                            |                7 |             30 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_Trn_Qout_reg[127]_i_1                                                                                                                 | theTlpControl/tx_Itf/n_0_pioCplD_Qout_to_TLP[127]_i_2                                                                                              |               11 |             31 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                |                                                                                                                                                    |               11 |             31 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O8[1]                                                                                                                   |                9 |             31 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O17                                                                                                                     |               13 |             31 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/n_0_reg01_tv_i_i_1                                                                                                                  | trn_lnk_up_n                                                                                                                                       |               11 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/reg04_tv                                                                                                                            | ADCMAIN/SR[0]                                                                                                                                      |                5 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/reg09_tv                                                                                                                            | ADCMAIN/SR[0]                                                                                                                                      |               23 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/n_0_reg03_tv_i_i_1                                                                                                                  | trn_lnk_up_n                                                                                                                                       |               10 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/n_0_reg04_tv_i_i_1                                                                                                                  | trn_lnk_up_n                                                                                                                                       |               13 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/n_0_reg06_tv_i_i_1                                                                                                                  | trn_lnk_up_n                                                                                                                                       |               11 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/n_0_reg09_tv_i_i_1                                                                                                                  | trn_lnk_up_n                                                                                                                                       |               23 |             32 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | ADCMAIN/SR[0]                                                                                                                                      |               10 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/n_0_reg02_tv_i_i_1                                                                                                                  | trn_lnk_up_n                                                                                                                                       |               11 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O23                                                                                                                                 | trn_lnk_up_n                                                                                                                                       |                8 |             32 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | ADCMAIN/n_0_fifowasoverflowonvalue[31]_i_2                                                                                                                     | ADCMAIN/n_0_fifowasoverflowonvalue[31]_i_1                                                                                                         |                5 |             32 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | ADCMAIN/n_0_soa_counter_reg[0]_i_1                                                                                                                             | ADCMAIN/n_0_reflength_counter[0]_i_1                                                                                                               |                8 |             32 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | ADCMAIN/n_0_wasfifoerror[0]_i_2                                                                                                                                | ADCMAIN/fifowasoverflow                                                                                                                            |                8 |             32 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | ADCMAIN/sel                                                                                                                                                    | ADCMAIN/n_0_reflength_counter[0]_i_1                                                                                                               |                8 |             32 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | ADCMAIN/n_0_reflength_counter[0]_i_1                                                                                                               |                8 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Intrpt_Handle/n_0_Gen_IG.IG_Num_Assert_i[0]_i_1                                                                                           | trn_lnk_up_n                                                                                                                                       |                8 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/reg01_tv                                                                                                                            | ADCMAIN/SR[0]                                                                                                                                      |                9 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/reg03_tv                                                                                                                            | ADCMAIN/SR[0]                                                                                                                                      |                7 |             32 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                            |               10 |             34 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/n_0_pioCplD_Qout_to_TLP[126]_i_2                                                                                              |               14 |             38 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/n_0_pioCplD_Qout_i[127]_i_1                                                                                                   | theTlpControl/Memory_Space/O55[0]                                                                                                                  |               11 |             40 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                           |                9 |             45 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/n_0_Trn_Qout_reg[127]_i_1                                                                                                                 | theTlpControl/tx_Itf/O_Arbitration/AR[1]                                                                                                           |               15 |             46 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/O_Arbitration/O6[0]                                                                                                                       | theTlpControl/Memory_Space/O11[2]                                                                                                                  |               10 |             48 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O15                                                                                                                     |               15 |             48 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/AR[0]                                                                                                                   |               18 |             48 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_RE_i_r1                                                                                                         | theTlpControl/Memory_Space/O11[2]                                                                                                                  |               10 |             49 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O14[0]                                                                                                                  |               20 |             51 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O113[0]                                                                                                                             | theTlpControl/Memory_Space/O14[1]                                                                                                                  |               17 |             53 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/n_0_pioCplD_Qout_i[127]_i_1                                                                                                   | theTlpControl/Memory_Space/O50                                                                                                                     |               11 |             54 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/O1[0]                                                |               15 |             56 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O9                                                                                                                      |               25 |             56 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/tx_Itf/O_Arbitration/O6[0]                                                                                                                       | theTlpControl/Memory_Space/O11[1]                                                                                                                  |               11 |             59 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_RE_i_r1                                                                                                         | theTlpControl/Memory_Space/O11[1]                                                                                                                  |               15 |             60 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                            |               11 |             60 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                           |               10 |             60 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/n_0_DMA_HA_Var_i[63]_i_1__0                                                                        | theTlpControl/Memory_Space/O9                                                                                                                      |               20 |             62 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/n_0_DMA_HA_Var_i[63]_i_1                                                                         | theTlpControl/Memory_Space/O15                                                                                                                     |               17 |             62 |
|  Inst_clckinvert/U0/CLK90_OUT                                                                           |                                                                                                                                                                | ADCMAIN/n_0_tempCounter[0]_i_1                                                                                                                     |               16 |             64 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/Memory_Space/O27[0]                                                                                                                              | theTlpControl/Memory_Space/O8[1]                                                                                                                   |               29 |             64 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                             |               18 |             67 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O8[0]                                                                                                                   |               26 |             69 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O16[1]                                                                                                                  |               24 |             71 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/O_Arbitration/AR[1]                                                                                                           |               29 |             73 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata_xhdl0[63]_i_1                                    | make4Lanes.pcieCore/v7_pcie_i/U0/inst/user_reset_out                                                                                               |               30 |             74 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/O1                                                                   | make4Lanes.pcieCore/v7_pcie_i/U0/inst/user_reset_out                                                                                               |               28 |             74 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O56[0]                                                                                                                  |               26 |             81 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/n_0_ChBuf_WrEn_i_i_1                                                                            | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                                       |               26 |             84 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/n_0_pioCplD_Qout_to_TLP[127]_i_2                                                                                              |               20 |             85 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/E[0]                          | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                         |               13 |             90 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/p_3_out                       |                                                                                                                                                    |               13 |             90 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                |               40 |             94 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/E[0]                                    | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                   |               13 |             94 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/p_3_out                                 |                                                                                                                                                    |               13 |             94 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/MRd_Channel/n_0_pioCplD_Qout_reg[127]_i_1                                                                                                 | theTlpControl/Memory_Space/O54[0]                                                                                                                  |               21 |             94 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O10[0]                                                                                                                  |               36 |             99 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/n_0_ChBuf_WrEn_i_i_1__0                                                                           | theTlpControl/Memory_Space/AR[1]                                                                                                                   |               36 |            103 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/user_reset_out                                                                                               |               33 |            106 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/Memory_Space/O16[0]                                                                                                                  |               39 |            106 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/ABB_Tx_MReader/O1                                                                                                             |               38 |            107 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/E[0]                             | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |               15 |            109 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/p_3_out                          |                                                                                                                                                    |               15 |            109 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | theTlpControl/tx_Itf/O_Arbitration/AR[0]                                                                                                           |               28 |            119 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/phy_rdy_n                                                                                           |               45 |            124 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | reset                                                                                                                                                          |                                                                                                                                                    |               60 |            194 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                                       |               65 |            251 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                                | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/qpllreset                                            |              108 |            284 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                |                                                                                                                                                    |              224 |            540 |
|  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |                                                                                                                                                                | trn_lnk_up_n                                                                                                                                       |              496 |           1430 |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


