#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul 28 16:56:16 2023
# Process ID: 2576
# Current directory: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16472 C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/vivado.log
# Journal file: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.xpr}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART\ -\ Copie/Working\ UART\ at\ 13Mhz/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
ipx::open_ipxact_file {C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\ip_repo\LVDS_Buffer\component.xml}
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0} c:/Users/mafassi/Downloads/fifo_ip} [current_project]
update_ip_catalog
ipx::unload_core {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer/component.xml}
ipx::edit_ip_in_project -upgrade true -name LVDS_Transmitter_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART\ -\ Copie/Working\ UART\ at\ 13Mhz/Microblaze5/Microblaze5.tmp/LVDS_Transmitter_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer/component.xml}
update_compile_order -fileset sources_1
close_project
open_bd_design {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type ip -vlnv Laudren.local:user:LVDS_Transmitter:1.0 LVDS_Transmitter_0
set_property location {4 1998 380} [get_bd_cells LVDS_Transmitter_0]
set_property location {3 1553 568} [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_nets uart_axifull_0_tx_o] [get_bd_ports tx_o_0]
connect_bd_net [get_bd_pins uart_axifull_0/tx_o] [get_bd_pins LVDS_Transmitter_0/Input]
startgroup
make_bd_pins_external  [get_bd_pins LVDS_Transmitter_0/out_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins LVDS_Transmitter_0/out_P]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_LVDS_Transmitter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_uart_axifull_0_3_synth_1 design_1_LVDS_Transmitter_0_0_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_LVDS_Transmitter_0_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.ip_user_files} -ipstatic_source_dir {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports UART_0]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/XSA_design_Reprise.xsa}
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property board_part digilentinc.com:cmod_a7-15t:part0:1.2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mdm_1_0 design_1_lmb_bram_0 design_1_clk_wiz_1_0 design_1_microblaze_0_axi_periph_1 design_1_microblaze_0_xlconcat_0 design_1_ilmb_v10_0 design_1_microblaze_0_axi_intc_0 design_1_axi_quad_spi_0_0 design_1_uart_axifull_0_3 design_1_ilmb_bram_if_cntlr_0 design_1_dlmb_v10_0 design_1_LVDS_Transmitter_0_0 design_1_microblaze_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_rst_clk_wiz_1_100M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_mdm_1_0 design_1_lmb_bram_0 design_1_clk_wiz_1_0 design_1_microblaze_0_axi_periph_1 design_1_microblaze_0_xlconcat_0 design_1_ilmb_v10_0 design_1_microblaze_0_axi_intc_0 design_1_axi_quad_spi_0_0 design_1_uart_axifull_0_3 design_1_ilmb_bram_if_cntlr_0 design_1_dlmb_v10_0 design_1_LVDS_Transmitter_0_0 design_1_microblaze_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_rst_clk_wiz_1_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
set_property range 64K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 10
wait_on_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
