# Verilog-Labs
my solutions to verilog Labs
FPGA Designs
## First Lab
  ### Counter Connected to clk of DEsoc1 
## Secon Lab
  ### Carry Select Adder
## Third Lab
  ### 1- Bcd Encoder
  ### 2- 7-Segment Decoder
  ### 3- Merge them with Carry Select Adder(Lab 2)
## Fourth Lab
  ### Randomizer
## Fifth Lab
  ### using state Machine
