#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sun May 11 15:13:15 2025
# Process ID: 15344
# Current directory: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13412 C:\Projects\Hobby\AntMiner_ControlBoard_XC7Z010\project\AntMiner_ControlBoard_XC7Z010.xpr
# Log file: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/vivado.log
# Journal file: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project\vivado.jou
# Running On: MatRs-ONEX, OS: Windows, CPU Frequency: 2695 MHz, CPU Physical cores: 16, Host memory: 27646 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Xilinx/Vivado/2023.2/scripts/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.340 ; gain = 108.648
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.xpr
INFO: [Project 1-313] Project file moved from 'F:/Git/AntMiner_ControlBoard_XC7Z010/project' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp', nor could it be found using path 'F:/Git/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [Project 1-230] Project 'AntMiner_ControlBoard_XC7Z010.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19432
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1758.984 ; gain = 408.414
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'bh_param_cycle_en', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:318]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_direction', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:319]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:403]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:403]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:334]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:334]
WARNING: [Synth 8-3848] Net DONE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:30]
WARNING: [Synth 8-3848] Net CLOCK_OUT in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:39]
WARNING: [Synth 8-3848] Net BANK35_L6P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:43]
WARNING: [Synth 8-3848] Net BANK35_L7P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:44]
WARNING: [Synth 8-3848] Net BANK35_L8P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:45]
WARNING: [Synth 8-3848] Net BANK35_L9P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:46]
WARNING: [Synth 8-3848] Net PS_MIO37_LED_R in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:47]
WARNING: [Synth 8-3848] Net PS_MIO38_LED_G in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:48]
WARNING: [Synth 8-3848] Net MIO48_UART_TXD in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:50]
WARNING: [Synth 8-3848] Net PS_MIO0_NAND_CS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:53]
WARNING: [Synth 8-3848] Net PS_MIO1_NAND_WP_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:54]
WARNING: [Synth 8-3848] Net PS_MIO2_NAND_ALE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:55]
WARNING: [Synth 8-3848] Net PS_MIO3_NAND_WE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:56]
WARNING: [Synth 8-3848] Net PS_MIO7_NAND_CLE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:60]
WARNING: [Synth 8-3848] Net PS_MIO8_NAND_RE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:61]
WARNING: [Synth 8-3848] Net PS_MIO15_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:68]
WARNING: [Synth 8-3848] Net ETH_TX_CLK in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:70]
WARNING: [Synth 8-3848] Net ETH_TXD0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:71]
WARNING: [Synth 8-3848] Net ETH_TXD1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:72]
WARNING: [Synth 8-3848] Net ETH_TXD2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:73]
WARNING: [Synth 8-3848] Net ETH_TXD3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:74]
WARNING: [Synth 8-3848] Net ETH_TX_CTRL in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:75]
WARNING: [Synth 8-3848] Net ETH_MDC in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:82]
WARNING: [Synth 8-3848] Net PS_MIO40_CD_CLK in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:85]
WARNING: [Synth 8-3848] Net PS_MIO41_CD_CMD in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:86]
WARNING: [Synth 8-3848] Net DDR3_A0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:93]
WARNING: [Synth 8-3848] Net DDR3_A1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:94]
WARNING: [Synth 8-3848] Net DDR3_A2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:95]
WARNING: [Synth 8-3848] Net DDR3_A3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:96]
WARNING: [Synth 8-3848] Net DDR3_A4 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:97]
WARNING: [Synth 8-3848] Net DDR3_A5 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:98]
WARNING: [Synth 8-3848] Net DDR3_A6 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:99]
WARNING: [Synth 8-3848] Net DDR3_A7 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:100]
WARNING: [Synth 8-3848] Net DDR3_A8 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:101]
WARNING: [Synth 8-3848] Net DDR3_A9 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:102]
WARNING: [Synth 8-3848] Net DDR3_A10 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:103]
WARNING: [Synth 8-3848] Net DDR3_A11 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:104]
WARNING: [Synth 8-3848] Net DDR3_A12 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:105]
WARNING: [Synth 8-3848] Net DDR3_A13 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:106]
WARNING: [Synth 8-3848] Net DDR3_A14 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:107]
WARNING: [Synth 8-3848] Net DDR3_BA0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:108]
WARNING: [Synth 8-3848] Net DDR3_BA1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:109]
WARNING: [Synth 8-3848] Net DDR3_BA2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:110]
WARNING: [Synth 8-3848] Net DDR3_CAS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:111]
WARNING: [Synth 8-3848] Net DDR3_RAS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:112]
WARNING: [Synth 8-3848] Net DDR3_WE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:113]
WARNING: [Synth 8-3848] Net DDR3_CS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:114]
WARNING: [Synth 8-3848] Net DDR3_CLK_P in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:115]
WARNING: [Synth 8-3848] Net DDR3_CLK_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:116]
WARNING: [Synth 8-3848] Net DDR3_CKE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:117]
WARNING: [Synth 8-3848] Net DDR3_ODT in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:118]
WARNING: [Synth 8-3848] Net DDR3_DM0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:159]
WARNING: [Synth 8-3848] Net DDR3_DM1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:160]
WARNING: [Synth 8-3848] Net DDR3_DM2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:161]
WARNING: [Synth 8-3848] Net DDR3_DM3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:162]
WARNING: [Synth 8-3848] Net DDR3_RESET_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:163]
WARNING: [Synth 8-3848] Net BANK35_L14P_FAN_PWM in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:226]
WARNING: [Synth 8-3848] Net bh_param_cycle_en in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:318]
WARNING: [Synth 8-3848] Net bh_param_direction in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:319]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1867.418 ; gain = 516.848
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 15:33:31 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-6  | 4            | 0        |
| ASSIGN-9  | 57           | 0        |
| ASSIGN-10 | 24           | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_cycle_en' declared and are not set.
RTL Name 'bh_param_cycle_en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 318.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_direction' declared and are not set.
RTL Name 'bh_param_direction', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 319.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 260.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 259.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 241.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_counter' was assigned but not read. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 248.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L14P_FAN_PWM' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L14P_FAN_PWM', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 226.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L6P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L6P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L7P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L7P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 44.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L8P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L8P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 45.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L9P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L9P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 46.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'CLOCK_OUT' are not set. First unset bit index is 0. 
RTL Name 'CLOCK_OUT', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 39.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 93.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 94.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A10' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A10', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 103.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A11' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A11', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 104.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A12' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A12', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 105.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A13' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A13', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 106.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A14' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A14', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 107.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 95.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A3' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 96.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A4' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A4', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 97.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A5' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A5', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 98.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A6' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A6', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 99.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A7' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A7', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 100.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A8' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A8', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 101.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A9' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A9', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 102.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 108.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 109.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 110.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CAS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CAS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 111.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CKE' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CKE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 117.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CLK_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CLK_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 116.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CLK_P' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CLK_P', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 115.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 114.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 159.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 160.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 161.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM3' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 162.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_ODT' are not set. First unset bit index is 0. 
RTL Name 'DDR3_ODT', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 118.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_RAS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_RAS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 112.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_RESET_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_RESET_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 163.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_WE_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_WE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 113.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DONE' are not set. First unset bit index is 0. 
RTL Name 'DONE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 30.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_MDC' are not set. First unset bit index is 0. 
RTL Name 'ETH_MDC', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 82.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD0' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 71.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD1' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 72.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD2' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 73.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD3' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 74.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TX_CLK' are not set. First unset bit index is 0. 
RTL Name 'ETH_TX_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 70.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TX_CTRL' are not set. First unset bit index is 0. 
RTL Name 'ETH_TX_CTRL', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 75.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'MIO48_UART_TXD' are not set. First unset bit index is 0. 
RTL Name 'MIO48_UART_TXD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 50.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO0_NAND_CS_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO0_NAND_CS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 53.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO15_LED_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO15_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 68.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO1_NAND_WP_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO1_NAND_WP_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 54.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO2_NAND_ALE' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO2_NAND_ALE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 55.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO37_LED_R' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO37_LED_R', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 47.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO38_LED_G' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO38_LED_G', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 48.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO3_NAND_WE_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO3_NAND_WE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 56.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO40_CD_CLK' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO40_CD_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 85.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO41_CD_CMD' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO41_CD_CMD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 86.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO7_NAND_CLE' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO7_NAND_CLE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 60.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO8_NAND_RE_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO8_NAND_RE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 61.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK34_L13P_MRCC_100M' are not read. First unused bit index is 0. 
RTL Name 'BANK34_L13P_MRCC_100M', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK34_L1P_PLUG1' are not read. First unused bit index is 0. 
RTL Name 'BANK34_L1P_PLUG1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 167.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L12P_MRCC_100M' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L12P_MRCC_100M', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 32.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L15N_FAN_SPEED2' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L15N_FAN_SPEED2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 228.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L15P_FAN_SPEED1' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L15P_FAN_SPEED1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 227.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L16N_FAN_SPEED4' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L16N_FAN_SPEED4', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 230.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L16P_FAN_SPEED3' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L16P_FAN_SPEED3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 229.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L17N_FAN_SPEED6' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L17N_FAN_SPEED6', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 232.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L17P_FAN_SPEED5' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L17P_FAN_SPEED5', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 231.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID0' are not read. First unused bit index is 0. 
RTL Name 'Board_ID0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 27.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID1' are not read. First unused bit index is 0. 
RTL Name 'Board_ID1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID2' are not read. First unused bit index is 0. 
RTL Name 'Board_ID2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 25.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID3' are not read. First unused bit index is 0. 
RTL Name 'Board_ID3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX0' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 77.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX1' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 78.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX2' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 79.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX3' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 80.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX_CLK' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 76.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX_CTRL' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX_CTRL', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 81.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'MIO49_UART_RXD' are not read. First unused bit index is 0. 
RTL Name 'MIO49_UART_RXD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 51.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO14_NAND_RB_N' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO14_NAND_RB_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 67.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO46_CD_SW' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO46_CD_SW', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 91.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO4_NAND_DQ2' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO4_NAND_DQ2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 57.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PUDC_B' are not read. First unused bit index is 0. 
RTL Name 'PUDC_B', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 28.
INFO: [Synth 37-85] Total of 87 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1867.418 ; gain = 516.848
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1867.418 ; gain = 516.848
launch_runs impl_1 -jobs 8
[Sun May 11 15:37:03 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 15:37:03 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.418 ; gain = 0.000
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.418 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'bh_param_cycle_en', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:325]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_direction', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:326]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:410]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:410]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:341]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:341]
WARNING: [Synth 8-3848] Net DONE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:30]
WARNING: [Synth 8-3848] Net CLOCK_OUT in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:39]
WARNING: [Synth 8-3848] Net BANK35_L6P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:43]
WARNING: [Synth 8-3848] Net BANK35_L7P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:44]
WARNING: [Synth 8-3848] Net BANK35_L8P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:45]
WARNING: [Synth 8-3848] Net BANK35_L9P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:46]
WARNING: [Synth 8-3848] Net PS_MIO37_LED_R in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:47]
WARNING: [Synth 8-3848] Net PS_MIO38_LED_G in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:48]
WARNING: [Synth 8-3848] Net MIO48_UART_TXD in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:50]
WARNING: [Synth 8-3848] Net PS_MIO0_NAND_CS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:53]
WARNING: [Synth 8-3848] Net PS_MIO1_NAND_WP_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:54]
WARNING: [Synth 8-3848] Net PS_MIO2_NAND_ALE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:55]
WARNING: [Synth 8-3848] Net PS_MIO3_NAND_WE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:56]
WARNING: [Synth 8-3848] Net PS_MIO7_NAND_CLE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:60]
WARNING: [Synth 8-3848] Net PS_MIO8_NAND_RE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:61]
WARNING: [Synth 8-3848] Net PS_MIO15_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:68]
WARNING: [Synth 8-3848] Net ETH_TX_CLK in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:70]
WARNING: [Synth 8-3848] Net ETH_TXD0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:71]
WARNING: [Synth 8-3848] Net ETH_TXD1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:72]
WARNING: [Synth 8-3848] Net ETH_TXD2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:73]
WARNING: [Synth 8-3848] Net ETH_TXD3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:74]
WARNING: [Synth 8-3848] Net ETH_TX_CTRL in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:75]
WARNING: [Synth 8-3848] Net ETH_MDC in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:82]
WARNING: [Synth 8-3848] Net PS_MIO40_CD_CLK in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:85]
WARNING: [Synth 8-3848] Net PS_MIO41_CD_CMD in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:86]
WARNING: [Synth 8-3848] Net DDR3_A0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:93]
WARNING: [Synth 8-3848] Net DDR3_A1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:94]
WARNING: [Synth 8-3848] Net DDR3_A2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:95]
WARNING: [Synth 8-3848] Net DDR3_A3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:96]
WARNING: [Synth 8-3848] Net DDR3_A4 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:97]
WARNING: [Synth 8-3848] Net DDR3_A5 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:98]
WARNING: [Synth 8-3848] Net DDR3_A6 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:99]
WARNING: [Synth 8-3848] Net DDR3_A7 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:100]
WARNING: [Synth 8-3848] Net DDR3_A8 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:101]
WARNING: [Synth 8-3848] Net DDR3_A9 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:102]
WARNING: [Synth 8-3848] Net DDR3_A10 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:103]
WARNING: [Synth 8-3848] Net DDR3_A11 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:104]
WARNING: [Synth 8-3848] Net DDR3_A12 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:105]
WARNING: [Synth 8-3848] Net DDR3_A13 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:106]
WARNING: [Synth 8-3848] Net DDR3_A14 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:107]
WARNING: [Synth 8-3848] Net DDR3_BA0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:108]
WARNING: [Synth 8-3848] Net DDR3_BA1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:109]
WARNING: [Synth 8-3848] Net DDR3_BA2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:110]
WARNING: [Synth 8-3848] Net DDR3_CAS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:111]
WARNING: [Synth 8-3848] Net DDR3_RAS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:112]
WARNING: [Synth 8-3848] Net DDR3_WE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:113]
WARNING: [Synth 8-3848] Net DDR3_CS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:114]
WARNING: [Synth 8-3848] Net DDR3_CLK_P in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:115]
WARNING: [Synth 8-3848] Net DDR3_CLK_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:116]
WARNING: [Synth 8-3848] Net DDR3_CKE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:117]
WARNING: [Synth 8-3848] Net DDR3_ODT in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:118]
WARNING: [Synth 8-3848] Net DDR3_DM0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:159]
WARNING: [Synth 8-3848] Net DDR3_DM1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:160]
WARNING: [Synth 8-3848] Net DDR3_DM2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:161]
WARNING: [Synth 8-3848] Net DDR3_DM3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:162]
WARNING: [Synth 8-3848] Net DDR3_RESET_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:163]
WARNING: [Synth 8-3848] Net BANK35_L14P_FAN_PWM in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:226]
WARNING: [Synth 8-3848] Net bh_param_cycle_en in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:325]
WARNING: [Synth 8-3848] Net bh_param_direction in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:326]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.105 ; gain = 44.688
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 15:37:23 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-6  | 4            | 0        |
| ASSIGN-7  | 1            | 0        |
| ASSIGN-9  | 57           | 0        |
| ASSIGN-10 | 24           | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_cycle_en' declared and are not set.
RTL Name 'bh_param_cycle_en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 325.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_direction' declared and are not set.
RTL Name 'bh_param_direction', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 326.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 260.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 259.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 241.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_counter' was assigned but not read. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 248.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array w_counter, first multi-driven bit index is 0.
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 248.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L14P_FAN_PWM' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L14P_FAN_PWM', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 226.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L6P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L6P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L7P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L7P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 44.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L8P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L8P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 45.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L9P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L9P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 46.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'CLOCK_OUT' are not set. First unset bit index is 0. 
RTL Name 'CLOCK_OUT', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 39.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 93.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 94.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A10' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A10', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 103.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A11' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A11', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 104.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A12' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A12', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 105.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A13' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A13', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 106.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A14' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A14', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 107.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 95.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A3' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 96.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A4' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A4', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 97.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A5' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A5', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 98.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A6' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A6', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 99.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A7' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A7', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 100.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A8' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A8', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 101.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A9' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A9', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 102.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 108.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 109.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 110.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CAS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CAS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 111.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CKE' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CKE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 117.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CLK_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CLK_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 116.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CLK_P' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CLK_P', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 115.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 114.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 159.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 160.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 161.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM3' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 162.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_ODT' are not set. First unset bit index is 0. 
RTL Name 'DDR3_ODT', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 118.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_RAS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_RAS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 112.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_RESET_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_RESET_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 163.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_WE_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_WE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 113.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DONE' are not set. First unset bit index is 0. 
RTL Name 'DONE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 30.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_MDC' are not set. First unset bit index is 0. 
RTL Name 'ETH_MDC', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 82.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD0' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 71.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD1' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 72.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD2' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 73.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD3' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 74.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TX_CLK' are not set. First unset bit index is 0. 
RTL Name 'ETH_TX_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 70.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TX_CTRL' are not set. First unset bit index is 0. 
RTL Name 'ETH_TX_CTRL', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 75.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'MIO48_UART_TXD' are not set. First unset bit index is 0. 
RTL Name 'MIO48_UART_TXD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 50.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO0_NAND_CS_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO0_NAND_CS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 53.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO15_LED_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO15_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 68.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO1_NAND_WP_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO1_NAND_WP_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 54.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO2_NAND_ALE' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO2_NAND_ALE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 55.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO37_LED_R' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO37_LED_R', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 47.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO38_LED_G' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO38_LED_G', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 48.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO3_NAND_WE_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO3_NAND_WE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 56.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO40_CD_CLK' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO40_CD_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 85.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO41_CD_CMD' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO41_CD_CMD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 86.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO7_NAND_CLE' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO7_NAND_CLE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 60.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO8_NAND_RE_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO8_NAND_RE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 61.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK34_L13P_MRCC_100M' are not read. First unused bit index is 0. 
RTL Name 'BANK34_L13P_MRCC_100M', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK34_L1P_PLUG1' are not read. First unused bit index is 0. 
RTL Name 'BANK34_L1P_PLUG1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 167.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L12P_MRCC_100M' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L12P_MRCC_100M', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 32.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L15N_FAN_SPEED2' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L15N_FAN_SPEED2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 228.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L15P_FAN_SPEED1' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L15P_FAN_SPEED1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 227.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L16N_FAN_SPEED4' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L16N_FAN_SPEED4', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 230.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L16P_FAN_SPEED3' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L16P_FAN_SPEED3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 229.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L17N_FAN_SPEED6' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L17N_FAN_SPEED6', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 232.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L17P_FAN_SPEED5' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L17P_FAN_SPEED5', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 231.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID0' are not read. First unused bit index is 0. 
RTL Name 'Board_ID0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 27.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID1' are not read. First unused bit index is 0. 
RTL Name 'Board_ID1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID2' are not read. First unused bit index is 0. 
RTL Name 'Board_ID2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 25.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID3' are not read. First unused bit index is 0. 
RTL Name 'Board_ID3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX0' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 77.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX1' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 78.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX2' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 79.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX3' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 80.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX_CLK' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 76.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX_CTRL' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX_CTRL', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 81.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'MIO49_UART_RXD' are not read. First unused bit index is 0. 
RTL Name 'MIO49_UART_RXD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 51.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO14_NAND_RB_N' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO14_NAND_RB_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 67.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO46_CD_SW' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO46_CD_SW', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 91.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO4_NAND_DQ2' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO4_NAND_DQ2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 57.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PUDC_B' are not read. First unused bit index is 0. 
RTL Name 'PUDC_B', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 28.
INFO: [Synth 37-85] Total of 88 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.105 ; gain = 44.688
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.105 ; gain = 44.688
reset_run synth_1
launch_runs synth_1 -jobs 8
ERROR: [Vivado 12-3280] Incremental checkpoint file 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp' set on run 'synth_1' does not exist.
export_ip_user_files -of_objects  [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun May 11 15:39:40 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.105 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'bh_param_cycle_en', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:325]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_direction', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:326]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:410]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:410]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:341]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:341]
WARNING: [Synth 8-3848] Net DONE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:30]
WARNING: [Synth 8-3848] Net CLOCK_OUT in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:39]
WARNING: [Synth 8-3848] Net BANK35_L6P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:43]
WARNING: [Synth 8-3848] Net BANK35_L7P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:44]
WARNING: [Synth 8-3848] Net BANK35_L8P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:45]
WARNING: [Synth 8-3848] Net BANK35_L9P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:46]
WARNING: [Synth 8-3848] Net PS_MIO37_LED_R in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:47]
WARNING: [Synth 8-3848] Net PS_MIO38_LED_G in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:48]
WARNING: [Synth 8-3848] Net MIO48_UART_TXD in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:50]
WARNING: [Synth 8-3848] Net PS_MIO0_NAND_CS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:53]
WARNING: [Synth 8-3848] Net PS_MIO1_NAND_WP_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:54]
WARNING: [Synth 8-3848] Net PS_MIO2_NAND_ALE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:55]
WARNING: [Synth 8-3848] Net PS_MIO3_NAND_WE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:56]
WARNING: [Synth 8-3848] Net PS_MIO7_NAND_CLE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:60]
WARNING: [Synth 8-3848] Net PS_MIO8_NAND_RE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:61]
WARNING: [Synth 8-3848] Net PS_MIO15_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:68]
WARNING: [Synth 8-3848] Net ETH_TX_CLK in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:70]
WARNING: [Synth 8-3848] Net ETH_TXD0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:71]
WARNING: [Synth 8-3848] Net ETH_TXD1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:72]
WARNING: [Synth 8-3848] Net ETH_TXD2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:73]
WARNING: [Synth 8-3848] Net ETH_TXD3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:74]
WARNING: [Synth 8-3848] Net ETH_TX_CTRL in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:75]
WARNING: [Synth 8-3848] Net ETH_MDC in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:82]
WARNING: [Synth 8-3848] Net PS_MIO40_CD_CLK in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:85]
WARNING: [Synth 8-3848] Net PS_MIO41_CD_CMD in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:86]
WARNING: [Synth 8-3848] Net DDR3_A0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:93]
WARNING: [Synth 8-3848] Net DDR3_A1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:94]
WARNING: [Synth 8-3848] Net DDR3_A2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:95]
WARNING: [Synth 8-3848] Net DDR3_A3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:96]
WARNING: [Synth 8-3848] Net DDR3_A4 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:97]
WARNING: [Synth 8-3848] Net DDR3_A5 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:98]
WARNING: [Synth 8-3848] Net DDR3_A6 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:99]
WARNING: [Synth 8-3848] Net DDR3_A7 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:100]
WARNING: [Synth 8-3848] Net DDR3_A8 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:101]
WARNING: [Synth 8-3848] Net DDR3_A9 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:102]
WARNING: [Synth 8-3848] Net DDR3_A10 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:103]
WARNING: [Synth 8-3848] Net DDR3_A11 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:104]
WARNING: [Synth 8-3848] Net DDR3_A12 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:105]
WARNING: [Synth 8-3848] Net DDR3_A13 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:106]
WARNING: [Synth 8-3848] Net DDR3_A14 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:107]
WARNING: [Synth 8-3848] Net DDR3_BA0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:108]
WARNING: [Synth 8-3848] Net DDR3_BA1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:109]
WARNING: [Synth 8-3848] Net DDR3_BA2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:110]
WARNING: [Synth 8-3848] Net DDR3_CAS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:111]
WARNING: [Synth 8-3848] Net DDR3_RAS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:112]
WARNING: [Synth 8-3848] Net DDR3_WE_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:113]
WARNING: [Synth 8-3848] Net DDR3_CS_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:114]
WARNING: [Synth 8-3848] Net DDR3_CLK_P in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:115]
WARNING: [Synth 8-3848] Net DDR3_CLK_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:116]
WARNING: [Synth 8-3848] Net DDR3_CKE in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:117]
WARNING: [Synth 8-3848] Net DDR3_ODT in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:118]
WARNING: [Synth 8-3848] Net DDR3_DM0 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:159]
WARNING: [Synth 8-3848] Net DDR3_DM1 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:160]
WARNING: [Synth 8-3848] Net DDR3_DM2 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:161]
WARNING: [Synth 8-3848] Net DDR3_DM3 in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:162]
WARNING: [Synth 8-3848] Net DDR3_RESET_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:163]
WARNING: [Synth 8-3848] Net BANK35_L14P_FAN_PWM in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:226]
WARNING: [Synth 8-3848] Net bh_param_cycle_en in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:325]
WARNING: [Synth 8-3848] Net bh_param_direction in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:326]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1912.105 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 15:41:09 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-6  | 4            | 0        |
| ASSIGN-7  | 1            | 0        |
| ASSIGN-9  | 57           | 0        |
| ASSIGN-10 | 24           | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_cycle_en' declared and are not set.
RTL Name 'bh_param_cycle_en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 325.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_direction' declared and are not set.
RTL Name 'bh_param_direction', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 326.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 260.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 259.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 241.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_counter' was assigned but not read. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 248.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array w_counter, first multi-driven bit index is 0.
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 248.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L14P_FAN_PWM' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L14P_FAN_PWM', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 226.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L6P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L6P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L7P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L7P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 44.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L8P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L8P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 45.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L9P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L9P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 46.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'CLOCK_OUT' are not set. First unset bit index is 0. 
RTL Name 'CLOCK_OUT', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 39.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 93.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 94.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A10' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A10', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 103.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A11' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A11', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 104.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A12' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A12', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 105.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A13' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A13', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 106.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A14' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A14', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 107.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 95.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A3' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 96.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A4' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A4', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 97.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A5' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A5', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 98.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A6' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A6', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 99.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A7' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A7', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 100.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A8' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A8', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 101.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_A9' are not set. First unset bit index is 0. 
RTL Name 'DDR3_A9', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 102.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 108.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 109.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_BA2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_BA2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 110.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CAS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CAS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 111.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CKE' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CKE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 117.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CLK_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CLK_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 116.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CLK_P' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CLK_P', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 115.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_CS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_CS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 114.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM0' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 159.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM1' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 160.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM2' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 161.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_DM3' are not set. First unset bit index is 0. 
RTL Name 'DDR3_DM3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 162.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_ODT' are not set. First unset bit index is 0. 
RTL Name 'DDR3_ODT', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 118.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_RAS_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_RAS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 112.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_RESET_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_RESET_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 163.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DDR3_WE_N' are not set. First unset bit index is 0. 
RTL Name 'DDR3_WE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 113.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'DONE' are not set. First unset bit index is 0. 
RTL Name 'DONE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 30.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_MDC' are not set. First unset bit index is 0. 
RTL Name 'ETH_MDC', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 82.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD0' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 71.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD1' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 72.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD2' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 73.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TXD3' are not set. First unset bit index is 0. 
RTL Name 'ETH_TXD3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 74.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TX_CLK' are not set. First unset bit index is 0. 
RTL Name 'ETH_TX_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 70.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'ETH_TX_CTRL' are not set. First unset bit index is 0. 
RTL Name 'ETH_TX_CTRL', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 75.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'MIO48_UART_TXD' are not set. First unset bit index is 0. 
RTL Name 'MIO48_UART_TXD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 50.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO0_NAND_CS_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO0_NAND_CS_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 53.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO15_LED_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO15_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 68.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO1_NAND_WP_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO1_NAND_WP_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 54.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO2_NAND_ALE' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO2_NAND_ALE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 55.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO37_LED_R' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO37_LED_R', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 47.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO38_LED_G' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO38_LED_G', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 48.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO3_NAND_WE_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO3_NAND_WE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 56.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO40_CD_CLK' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO40_CD_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 85.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO41_CD_CMD' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO41_CD_CMD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 86.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO7_NAND_CLE' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO7_NAND_CLE', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 60.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'PS_MIO8_NAND_RE_N' are not set. First unset bit index is 0. 
RTL Name 'PS_MIO8_NAND_RE_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 61.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK34_L13P_MRCC_100M' are not read. First unused bit index is 0. 
RTL Name 'BANK34_L13P_MRCC_100M', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK34_L1P_PLUG1' are not read. First unused bit index is 0. 
RTL Name 'BANK34_L1P_PLUG1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 167.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L12P_MRCC_100M' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L12P_MRCC_100M', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 32.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L15N_FAN_SPEED2' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L15N_FAN_SPEED2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 228.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L15P_FAN_SPEED1' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L15P_FAN_SPEED1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 227.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L16N_FAN_SPEED4' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L16N_FAN_SPEED4', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 230.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L16P_FAN_SPEED3' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L16P_FAN_SPEED3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 229.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L17N_FAN_SPEED6' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L17N_FAN_SPEED6', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 232.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BANK35_L17P_FAN_SPEED5' are not read. First unused bit index is 0. 
RTL Name 'BANK35_L17P_FAN_SPEED5', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 231.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID0' are not read. First unused bit index is 0. 
RTL Name 'Board_ID0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 27.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID1' are not read. First unused bit index is 0. 
RTL Name 'Board_ID1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID2' are not read. First unused bit index is 0. 
RTL Name 'Board_ID2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 25.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Board_ID3' are not read. First unused bit index is 0. 
RTL Name 'Board_ID3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX0' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX0', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 77.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX1' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX1', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 78.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX2' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 79.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX3' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX3', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 80.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX_CLK' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX_CLK', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 76.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'ETH_RX_CTRL' are not read. First unused bit index is 0. 
RTL Name 'ETH_RX_CTRL', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 81.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'MIO49_UART_RXD' are not read. First unused bit index is 0. 
RTL Name 'MIO49_UART_RXD', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 51.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO14_NAND_RB_N' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO14_NAND_RB_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 67.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO46_CD_SW' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO46_CD_SW', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 91.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PS_MIO4_NAND_DQ2' are not read. First unused bit index is 0. 
RTL Name 'PS_MIO4_NAND_DQ2', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 57.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'PUDC_B' are not read. First unused bit index is 0. 
RTL Name 'PUDC_B', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 28.
INFO: [Synth 37-85] Total of 88 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.363 ; gain = 1.258
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.363 ; gain = 1.258
launch_runs impl_1 -jobs 8
[Sun May 11 15:41:38 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp to C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 15:45:40 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 15:45:40 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 15:51:23 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 15:51:23 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/antminer_xc7z010clg400.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/antminer_xc7z010clg400.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 15:55:18 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 15:55:18 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 16:00:15 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1946.273 ; gain = 0.000
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1946.273 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'bh_param_cycle_en', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:338]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_direction', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:339]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:423]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:423]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:354]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:354]
WARNING: [Synth 8-3848] Net BANK35_L6P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:43]
WARNING: [Synth 8-3848] Net BANK35_L7P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:44]
WARNING: [Synth 8-3848] Net BANK35_L8P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:45]
WARNING: [Synth 8-3848] Net BANK35_L9P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:46]
WARNING: [Synth 8-3848] Net bh_param_cycle_en in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:338]
WARNING: [Synth 8-3848] Net bh_param_direction in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:339]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.391 ; gain = 10.117
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 16:02:06 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 2            | 0        |
| ASSIGN-6 | 4            | 0        |
| ASSIGN-7 | 1            | 0        |
| ASSIGN-9 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_cycle_en' declared and are not set.
RTL Name 'bh_param_cycle_en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 338.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_direction' declared and are not set.
RTL Name 'bh_param_direction', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 339.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 273.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 272.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 254.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_counter' was assigned but not read. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 261.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array w_counter, first multi-driven bit index is 0.
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 261.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L6P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L6P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L7P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L7P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 44.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L8P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L8P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 45.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L9P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L9P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 46.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1959.699 ; gain = 13.426
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1959.699 ; gain = 13.426
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
launch_runs synth_1 -jobs 8
[Sun May 11 16:02:14 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun May 11 16:03:08 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2127.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.715 ; gain = 0.000
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.715 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2203.094 ; gain = 4.379
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2203.309 ; gain = 0.215
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.309 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2203.961 ; gain = 0.652
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2203.961 ; gain = 5.246
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2203.961 ; gain = 5.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.461 ; gain = 718.289
open_report: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2736.082 ; gain = 34.164
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 16:05:05 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
close_design
create_bd_design -dir {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design} "cpu_design"
Wrote  : <C:\Projects\Hobby\AntMiner_ControlBoard_XC7Z010\design\cpu_design\cpu_design.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2842.762 ; gain = 0.000
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
current_board_part: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2842.762 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir O -type clk fclk_clk0
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK0] [get_bd_ports fclk_clk0]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 -type rst aresetn
connect_bd_net [get_bd_pins /proc_sys_reset_0/peripheral_aresetn] [get_bd_ports aresetn]
endgroup
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:\Projects\Hobby\AntMiner_ControlBoard_XC7Z010\design\cpu_design\cpu_design.bd> 
Wrote  : <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ui/bd_4a0bd1b5.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
generate_target all [get_files  C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/FCLK_RESET0_N'
Wrote  : <C:\Projects\Hobby\AntMiner_ControlBoard_XC7Z010\design\cpu_design\cpu_design.bd> 
Verilog Output written to : C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v
Verilog Output written to : C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/sim/cpu_design.v
Verilog Output written to : C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/hdl/cpu_design_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/hw_handoff/cpu_design.hwh
Generated Hardware Definition File C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2842.762 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all cpu_design_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_design_proc_sys_reset_0_0
export_ip_user_files -of_objects [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd'
export_simulation -of_objects [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd] -directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files -ipstatic_source_dir C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/modelsim} {questa=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/questa} {riviera=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/riviera} {activehdl=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs cpu_design]
Wrote  : <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ui/bd_4a0bd1b5.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_design_proc_sys_reset_0_0
[Sun May 11 18:07:28 2025] Launched cpu_design_processing_system7_0_0_synth_1, cpu_design_proc_sys_reset_0_0_synth_1, synth_1...
Run output will be captured here:
cpu_design_processing_system7_0_0_synth_1: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/cpu_design_processing_system7_0_0_synth_1/runme.log
cpu_design_proc_sys_reset_0_0_synth_1: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/cpu_design_proc_sys_reset_0_0_synth_1/runme.log
synth_1: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 18:07:29 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2842.762 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Sun May 11 18:11:36 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 18:11:36 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 18:15:05 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2842.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2842.762 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2904.980 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2904.980 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2904.980 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2904.980 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2904.980 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2904.980 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2904.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2904.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3101.277 ; gain = 85.684
---------------------------------------------------------------------------------
Clean up Linter database...
CRITICAL WARNING: [Synth 8-9339] data object 'aresetn' is already declared [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:265]
INFO: [Synth 8-6826] previous declaration of 'aresetn' is from here [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:236]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'aresetn' is ignored [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:265]
WARNING: [Synth 8-8983] 'aresetn' was previously declared with a range [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:265]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_cycle_en', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:376]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_direction', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:377]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:392]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:392]
WARNING: [Synth 8-3848] Net BANK35_L6P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:43]
WARNING: [Synth 8-3848] Net BANK35_L7P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:44]
WARNING: [Synth 8-3848] Net BANK35_L8P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:45]
WARNING: [Synth 8-3848] Net BANK35_L9P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:46]
WARNING: [Synth 8-3848] Net bh_param_cycle_en in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:376]
WARNING: [Synth 8-3848] Net bh_param_direction in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:377]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3200.172 ; gain = 184.578
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 18:18:53 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 24           | 0        |
| ASSIGN-6 | 4            | 0        |
| ASSIGN-7 | 1            | 0        |
| ASSIGN-9 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'aresetn' declared and are not set.
RTL Name 'aresetn', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 236.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_cycle_en' declared and are not set.
RTL Name 'bh_param_cycle_en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 376.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bh_param_direction' declared and are not set.
RTL Name 'bh_param_direction', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 377.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 282.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 281.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 263.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_counter' was assigned but not read. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 270.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array w_counter, first multi-driven bit index is 0.
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 270.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L6P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L6P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L7P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L7P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 44.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L8P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L8P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 45.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'BANK35_L9P_LED_N' are not set. First unset bit index is 0. 
RTL Name 'BANK35_L9P_LED_N', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 46.
INFO: [Synth 37-85] Total of 33 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.891 ; gain = 202.297
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 73 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.891 ; gain = 202.297
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3236.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3236.914 ; gain = 0.000
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top_antminer_xc7z010
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3236.914 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'aresetn' is already declared [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:265]
INFO: [Synth 8-6826] previous declaration of 'aresetn' is from here [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:236]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'aresetn' is ignored [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:265]
WARNING: [Synth 8-8983] 'aresetn' was previously declared with a range [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:265]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_cycle_en', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:376]
INFO: [Synth 8-11241] undeclared symbol 'bh_param_direction', assumed default net type 'wire' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:377]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:392]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:392]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
WARNING: [Synth 8-3848] Net BANK35_L6P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:43]
WARNING: [Synth 8-3848] Net BANK35_L7P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:44]
WARNING: [Synth 8-3848] Net BANK35_L8P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:45]
WARNING: [Synth 8-3848] Net BANK35_L9P_LED_N in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:46]
WARNING: [Synth 8-3848] Net bh_param_cycle_en in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:376]
WARNING: [Synth 8-3848] Net bh_param_direction in module/entity top_antminer_xc7z010 does not have driver. [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:377]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3236.914 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3236.914 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3236.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3236.914 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3236.914 ; gain = 0.000
24 Infos, 40 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3236.914 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L6P_LED_N]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L7P_LED_N]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L8P_LED_N]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L9P_LED_N]]
set_property package_pin "" [get_ports [list  BANK35_L6P_LED_N]]
place_ports BANK35_L6P_LED_N F16
place_ports BANK35_L7P_LED_N M19
place_ports BANK35_L8P_LED_N M17
place_ports BANK35_L9P_LED_N L19
close [ open C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc w ]
add_files -fileset constrs_1 C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc
set_property target_constrs_file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 18:23:43 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 18:23:44 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3238.684 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3238.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3238.684 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.684 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3238.684 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3238.684 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.684 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3238.684 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 3238.684 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 3238.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
     (ECHO) .
     (ECHO) .

****** Xilinx hw_server v2023.2.2
  **** Build date : Feb  9 2024 at 01:13:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
     (ECHO) .
     (ECHO) .


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-07:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
     (ECHO) .
     (ECHO) .


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-07:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3238.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000183c2cfa01
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3238.684 ; gain = 0.000
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
ERROR: [Labtools 27-2312] Device xc7z010_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000183c2cfa01
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000183c2cfa01
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3238.684 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -jobs 8
[Sun May 11 18:31:03 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 18:31:03 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3238.684 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 18:34:01 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.684 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
Reading block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <cpu_design> from block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_bd_design [get_bd_designs cpu_design]
Wrote  : <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ui/bd_4a0bd1b5.ui> 
close_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.684 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3238.684 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:390]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:390]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.105 ; gain = 69.422
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 18:42:20 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 3            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 279.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
INFO: [Synth 37-85] Total of 24 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3332.000 ; gain = 93.316
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3332.000 ; gain = 93.316
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun May 11 18:42:45 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun May 11 18:43:53 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3332.000 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3332.453 ; gain = 0.453
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:390]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:390]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3332.453 ; gain = 0.453
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 18:44:06 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 3            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 279.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
INFO: [Synth 37-85] Total of 24 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3339.332 ; gain = 7.332
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3339.332 ; gain = 7.332
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 18:45:07 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3339.332 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 18:49:43 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 18:49:43 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 18:51:16 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 18:51:16 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3339.742 ; gain = 0.410
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:462]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:462]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:393]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:393]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3339.762 ; gain = 0.430
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 18:54:39 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 3            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 281.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
INFO: [Synth 37-85] Total of 24 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3346.695 ; gain = 7.363
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3346.695 ; gain = 7.363
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top_antminer_xc7z010
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.645 ; gain = 0.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:462]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:462]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:393]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:393]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3347.645 ; gain = 0.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3354.453 ; gain = 7.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3354.453 ; gain = 7.758
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3354.453 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Finished Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3404.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3425.727 ; gain = 79.031
21 Infos, 33 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3425.727 ; gain = 79.031
set_property IOSTANDARD LVCMOS33 [get_ports [list PS_SRST]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3429.164 ; gain = 3.438
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'PS_SRST' is not declared [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:288]
INFO: [Synth 8-10285] module 'top_antminer_xc7z010' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:390]
INFO: [Synth 8-10285] module 'counter' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:460]
INFO: [Synth 8-10285] module 'tick_generator' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:482]
INFO: [Synth 8-9084] Verilog file 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v' ignored due to errors
ERROR: [Synth 8-439] module 'top_antminer_xc7z010' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3515.980 ; gain = 90.254
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.062 ; gain = 90.336
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property package_pin "" [get_ports [list  PS_SRST]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3540.754 ; gain = 13.922
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:473]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:473]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:404]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:404]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3540.754 ; gain = 13.922
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 19:02:43 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 281.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'w_counter' are not read. First unread bit index is 3. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 269.
INFO: [Synth 37-85] Total of 25 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3551.355 ; gain = 24.523
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3551.355 ; gain = 31.793
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun May 11 19:02:59 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun May 11 19:04:24 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.910 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:06:04 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
close_design
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.910 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top_antminer_xc7z010
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.910 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:473]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:473]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:404]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:404]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3569.910 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Finished Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3569.910 ; gain = 0.000
21 Infos, 34 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3569.910 ; gain = 0.000
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
Reading block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <cpu_design> from block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_bd_design [get_bd_designs cpu_design]
close_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.910 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:19:51 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 19:19:51 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3569.910 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3575.887 ; gain = 5.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:473]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:473]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:404]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:404]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.887 ; gain = 5.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.887 ; gain = 5.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.887 ; gain = 5.977
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3605.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Finished Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 3605.445 ; gain = 35.535
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:23:47 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:26:07 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 19:26:07 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:31:11 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 19:31:11 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3605.445 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3605.445 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:316]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:475]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:475]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:406]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:406]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3605.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:128]
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Finished Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3605.445 ; gain = 0.000
place_ports CLOCK_OUT K18
set_property IOSTANDARD LVCMOS33 [get_ports [list CLOCK_OUT]]
save_constraints
save_constraints: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3605.445 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:34:21 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3613.461 ; gain = 8.016
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '}' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:373]
INFO: [Synth 8-10285] module 'top_antminer_xc7z010' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:456]
INFO: [Synth 8-10285] module 'counter' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:526]
INFO: [Synth 8-10285] module 'tick_generator' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:548]
INFO: [Synth 8-9084] Verilog file 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v' ignored due to errors
ERROR: [Synth 8-439] module 'top_antminer_xc7z010' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.461 ; gain = 8.016
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.461 ; gain = 8.016
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3613.496 ; gain = 0.035
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '}' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:373]
INFO: [Synth 8-10285] module 'top_antminer_xc7z010' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:456]
INFO: [Synth 8-10285] module 'counter' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:526]
INFO: [Synth 8-10285] module 'tick_generator' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:548]
INFO: [Synth 8-9084] Verilog file 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v' ignored due to errors
ERROR: [Synth 8-439] module 'top_antminer_xc7z010' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.496 ; gain = 0.035
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.496 ; gain = 0.035
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3613.496 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.496 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 19:48:27 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 266.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 265.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'w_counter' are not read. First unread bit index is 2. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 254.
INFO: [Synth 37-85] Total of 25 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3613.496 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun May 11 19:48:49 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun May 11 19:50:16 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 19:51:40 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.496 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3613.797 ; gain = 0.301
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.797 ; gain = 0.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.797 ; gain = 0.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3613.797 ; gain = 0.301
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3643.289 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:321]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:322]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:323]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:324]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:325]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:326]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:327]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:328]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:329]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Finished Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3643.289 ; gain = 29.793
close_design
close_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3643.289 ; gain = 0.000
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
Reading block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <cpu_design> from block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top_antminer_xc7z010
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3643.289 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:459]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (0#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.dcp' for cell 'CPU_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.dcp' for cell 'CPU_inst/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3643.289 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:321]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:322]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:323]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:324]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:325]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:326]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:327]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:328]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc:329]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc] for cell 'CPU_inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_processing_system7_0_0/cpu_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0_board.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc] for cell 'CPU_inst/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/ip/cpu_design_proc_sys_reset_0_0/cpu_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_antminer_xc7z010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_antminer_xc7z010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
write_xdc: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3643.289 ; gain = 0.000
Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Finished Parsing XDC File [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3643.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 3643.289 ; gain = 0.000
20 Infos, 34 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 3643.289 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3643.289 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
ERROR: [Synth 8-36] 'alck' is not declared [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
INFO: [Synth 8-10285] module 'top_antminer_xc7z010' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:458]
INFO: [Synth 8-10285] module 'counter' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:528]
INFO: [Synth 8-10285] module 'tick_generator' is ignored due to previous errors [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:550]
INFO: [Synth 8-9084] Verilog file 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v' ignored due to errors
ERROR: [Synth 8-439] module 'top_antminer_xc7z010' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3643.289 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3643.289 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
close_bd_design [get_bd_designs cpu_design]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 20:01:24 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 20:01:24 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3657.793 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 20:02:43 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 20:02:43 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3657.793 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3657.793 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:530]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:530]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3657.793 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 20:05:18 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 266.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 265.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'w_counter' are not read. First unread bit index is 0. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 254.
INFO: [Synth 37-85] Total of 25 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3657.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3657.793 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3657.793 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
Reading block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <cpu_design> from block design file <C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd>
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp with file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/top_antminer_xc7z010.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 11 20:06:55 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/synth_1/runme.log
[Sun May 11 20:06:55 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3657.793 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3657.793 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
Command: synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3657.793 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'trig_0' is used before its declaration [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:301]
INFO: [Synth 8-6157] synthesizing module 'top_antminer_xc7z010' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
INFO: [Synth 8-6157] synthesizing module 'cpu_design' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_proc_sys_reset_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_proc_sys_reset_0_0' (1#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:89]
INFO: [Synth 8-6157] synthesizing module 'cpu_design_processing_system7_0_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_processing_system7_0_0' (2#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/.Xil/Vivado-15344-MatRs-ONEX/realtime/cpu_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'cpu_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cpu_design_processing_system7_0_0' has 62 connections declared, but only 35 given [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:96]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design' (3#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:530]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (4#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:530]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
	Parameter P_COUNTER_LENGTH_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:461]
INFO: [Synth 8-6155] done synthesizing module 'top_antminer_xc7z010' (6#1) [C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3657.793 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun May 11 20:10:58 2025
| Host         : MatRs-ONEX running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 21           | 0        |
| ASSIGN-6 | 5            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_ADDR' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_ADDR', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_BA' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_BA', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CKE' declared and are not set.
RTL Name 'processing_system7_0_DDR_CKE', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 66.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CK_P' declared and are not set.
RTL Name 'processing_system7_0_DDR_CK_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_CS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_CS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DM' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DM', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQ' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQ', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_DDR_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_DDR_DQS_P', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_ODT' declared and are not set.
RTL Name 'processing_system7_0_DDR_ODT', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 74.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RAS_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RAS_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_RESET_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_RESET_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_DDR_WE_N' declared and are not set.
RTL Name 'processing_system7_0_DDR_WE_N', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRN' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRN', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_DDR_VRP' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_DDR_VRP', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 81.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'processing_system7_0_FIXED_IO_MIO' are not set. First unset bit index is 0. 
RTL Name 'processing_system7_0_FIXED_IO_MIO', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_CLK' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_CLK', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 83.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_PORB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_PORB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 84.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'processing_system7_0_FIXED_IO_PS_SRSTB' declared and are not set.
RTL Name 'processing_system7_0_FIXED_IO_PS_SRSTB', Hierarchy 'cpu_design', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/synth/cpu_design.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_empty' was assigned but not read. 
RTL Name 'bh_counter_empty', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 266.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bh_counter_full' was assigned but not read. 
RTL Name 'bh_counter_full', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 265.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'cpu_aresetn' was assigned but not read. 
RTL Name 'cpu_aresetn', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 237.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'en' was assigned but not read. 
RTL Name 'en', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 234.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'w_counter' are not read. First unread bit index is 0. 
RTL Name 'w_counter', Hierarchy 'top_antminer_xc7z010', File 'C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/src/top_antminer_xc7z010.v', Line 254.
INFO: [Synth 37-85] Total of 26 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3657.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3657.793 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 11 20:16:40 2025...
