{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646004934738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646004934751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 27 18:35:34 2022 " "Processing started: Sun Feb 27 18:35:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646004934751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004934751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004934751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646004935668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646004935668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 4 2 " "Found 4 design units, including 2 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment-behavioral " "Found design unit 1: seven_segment-behavioral" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004945554 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 traffic_light-main " "Found design unit 2: traffic_light-main" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004945554 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004945554 ""} { "Info" "ISGN_ENTITY_NAME" "2 traffic_light " "Found entity 2: traffic_light" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004945554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004945554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646004945600 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY traffic_light.vhd(65) " "VHDL Process Statement warning at traffic_light.vhd(65): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646004945601 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..8\] traffic_light.vhd(42) " "Using initial value X (don't care) for net \"LEDG\[9..8\]\" at traffic_light.vhd(42)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004945603 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..5\] traffic_light.vhd(42) " "Using initial value X (don't care) for net \"LEDG\[6..5\]\" at traffic_light.vhd(42)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004945603 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..0\] traffic_light.vhd(42) " "Using initial value X (don't care) for net \"LEDG\[3..0\]\" at traffic_light.vhd(42)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004945603 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..5\] traffic_light.vhd(43) " "Using initial value X (don't care) for net \"LEDR\[9..5\]\" at traffic_light.vhd(43)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004945603 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3..1\] traffic_light.vhd(43) " "Using initial value X (don't care) for net \"LEDR\[3..1\]\" at traffic_light.vhd(43)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004945604 "|traffic_light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seven_segment seven_segment:hex3_inst A:behavioral " "Elaborating entity \"seven_segment\" using architecture \"A:behavioral\" for hierarchy \"seven_segment:hex3_inst\"" {  } { { "traffic_light.vhd" "hex3_inst" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646004945620 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004946142 "|traffic_light|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646004946142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646004946222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646004946583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646004946583 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646004946634 "|traffic_light|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646004946634 "|traffic_light|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646004946634 "|traffic_light|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646004946634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646004946634 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646004946634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646004946634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646004946634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646004946653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 27 18:35:46 2022 " "Processing ended: Sun Feb 27 18:35:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646004946653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646004946653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646004946653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004946653 ""}
