// Seed: 1654420483
module module_0 (
    output wire id_0,
    input  wand id_1
);
  tri id_3 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  tri1  id_3,
    output wor   id_4,
    output logic id_5,
    output tri   id_6
);
  always id_5 = #(1) id_3 && 1;
  module_0(
      id_4, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply0 id_4
);
  always_latch @(*) begin
    id_4 = id_0;
  end
  wire id_6;
  assign id_1 = id_0;
  module_0(
      id_2, id_0
  );
endmodule
