0.4
2016.2
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sim_1/new/MIPS_CPU_tb.v,1487960226,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ALU_MIPS.v,1487948930,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/BY_PATH.v,1487950522,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/CONTROL.v,1487953545,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/EXMEM.v,1487938024,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/HAZARD.v,1487836671,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/IDEX.v,1487938365,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/IFID.v,1487937373,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/MEMWB.v,1487938151,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/MIPS_CPU.v,1488008617,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/RAM_DATA.v,1487999450,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGFILE.v,1487940752,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v,1487924379,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ROM_INSTRUCTION.v,1488007872,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/WE.v,1487747434,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v,1487995417,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/dclok.v,1487991157,verilog,,,,,,,,,,,
/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/seven_segment.v,1487906018,verilog,,,,,,,,,,,
