v 20130925 2
C 84400 40100 1 270 0 voltage-3.sym
{
T 85100 39900 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 84900 39700 5 10 1 1 0 0 1
refdes=V1
T 84900 39500 5 10 1 1 0 0 1
value=DC 5V
}
C 84500 38900 1 0 0 gnd-1.sym
{
T 84400 38900 5 10 1 1 0 0 1
netname=0
}
C 77500 38300 1 0 0 gnd-1.sym
{
T 77400 38300 5 10 1 1 0 0 1
netname=0
}
C 84400 40100 1 0 0 vcc-1.sym
C 77400 39600 1 0 0 vcc-1.sym
C 76400 38200 1 90 0 capacitor-1.sym
{
T 75900 38700 5 10 1 1 180 0 1
refdes=C1
T 75900 38500 5 10 1 1 180 0 1
value=5u
}
N 78300 39100 78800 39100 4
N 78800 39100 78800 40800 4
N 78800 40800 78000 40800 4
C 77100 40700 1 0 0 resistor-2.sym
{
T 77500 41050 5 10 0 0 0 0 1
device=RESISTOR
T 77400 40500 5 10 1 1 0 0 1
refdes=R1
T 77800 41100 5 10 1 1 180 0 1
value=5000
}
N 77100 40800 76200 40800 4
N 76200 40800 76200 39100 4
C 76100 38100 1 0 0 gnd-1.sym
{
T 76000 38100 5 10 1 1 0 0 1
netname=0
}
N 76200 40000 75800 40000 4
C 73100 41300 1 0 0 spice-directive-1.sym
{
T 73200 41600 5 10 0 1 0 0 1
device=directive
T 73200 41700 5 10 1 1 0 0 1
refdes=A1
T 73100 39100 5 10 1 1 0 0 12
value=.control
tran 0.01ms 0.2s
set color0=rgb:f/f/f
set color1=rgb:0/0/0
plot vref vtr vo
alter r2 40
tran 0.01ms 0.2s
plot vref vtr vo
alter r2 70
tran 0.01ms 0.2s
plot vref vtr vo
.endc
}
C 77100 38600 1 0 0 schmitt-trigger-inv.sym
{
T 77900 39400 5 10 1 1 0 0 1
refdes=X1
T 77340 39972 5 10 0 0 0 0 1
symversion=1.0
T 77095 38395 5 10 0 0 0 0 1
model-name=schmitt_trgr_aud
T 77100 38600 5 10 0 0 0 0 1
file=./schmitt.inv.SUBCKT.audio.cir
}
N 77100 39100 76200 39100 4
N 76200 38400 76200 38200 4
B 75300 38100 3800 3800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 75500 41600 9 10 1 0 0 0 1
sawtooth generator
N 75800 40000 75800 41400 4
N 75800 41400 80600 41400 4
N 80600 41400 80600 40100 4
N 80600 40100 81700 40100 4
C 82200 40800 1 0 0 vcc-1.sym
C 82300 38800 1 0 0 gnd-1.sym
{
T 82200 38800 5 10 1 1 0 0 1
netname=0
}
N 82400 39100 82400 39500 4
N 82400 40300 82400 40800 4
N 81200 39500 81200 39700 4
N 81200 39700 81700 39700 4
N 82900 39900 83500 40100 4
{
T 83500 40100 5 10 1 1 0 0 1
netname=Vo
}
N 81200 39700 80800 39900 4
{
T 80400 39700 5 10 1 1 0 0 1
netname=Vref
}
N 80600 41400 81100 41500 4
{
T 81000 41300 5 10 1 1 0 0 1
netname=Vtr
}
C 81700 39400 1 0 0 voltage-comparator.sym
{
T 82100 40750 5 10 0 0 0 0 1
model-name=voltage_comparator
T 82100 41600 5 10 1 1 0 0 1
device=voltage_comparator
T 82000 40300 5 10 1 1 0 0 1
refdes=X2
T 81700 39400 5 10 0 0 0 0 1
file=comparator.SUBCKT.cir
}
B 79300 38100 4600 3800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 79700 40400 1 0 0 vcc-1.sym
N 79900 39500 81200 39500 4
C 79800 38300 1 0 0 gnd-1.sym
{
T 79700 38300 5 10 1 1 0 0 1
netname=0
}
C 80000 38600 1 90 0 resistor-2.sym
{
T 79650 39000 5 10 0 0 90 0 1
device=RESISTOR
T 80300 39000 5 10 1 1 180 0 1
refdes=R2
T 79500 39000 5 10 1 1 0 0 1
value=50
}
C 80000 39500 1 90 0 resistor-2.sym
{
T 79650 39900 5 10 0 0 90 0 1
device=RESISTOR
T 80300 39900 5 10 1 1 180 0 1
refdes=R3
T 79500 39900 5 10 1 1 0 0 1
value=50
}
