#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d8b79b6b70 .scope module, "data_memory_tb" "data_memory_tb" 2 4;
 .timescale 0 0;
P_000001d8b79b5830 .param/l "CLK_PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
v000001d8b79b8640_0 .var "address", 27 0;
v000001d8b79c1f00_0 .net "busywait", 0 0, v000001d8b7993120_0;  1 drivers
v000001d8b79c1aa0_0 .var "clock", 0 0;
v000001d8b79c1b40_0 .var "read", 0 0;
v000001d8b79c1c80_0 .net "readdata", 127 0, v000001d8b79c93b0_0;  1 drivers
v000001d8b79c1320_0 .var "reset", 0 0;
v000001d8b79c1960_0 .var "write", 0 0;
v000001d8b79c1fa0_0 .var "writedata", 127 0;
E_000001d8b79b5230 .event anyedge, v000001d8b7993120_0;
S_000001d8b79b7fa0 .scope module, "dut" "data_memory" 2 20, 3 3 0, S_000001d8b79b6b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 28 "address";
    .port_info 5 /INPUT 128 "writedata";
    .port_info 6 /OUTPUT 128 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000001d8b79c8ff0_0 .net "address", 27 0, v000001d8b79b8640_0;  1 drivers
v000001d8b7993120_0 .var "busywait", 0 0;
v000001d8b79c9090_0 .net "clock", 0 0, v000001d8b79c1aa0_0;  1 drivers
v000001d8b79c9130_0 .var "counter", 3 0;
v000001d8b79c91d0 .array "memory_array", 0 1023, 7 0;
v000001d8b79c9270_0 .net "read", 0 0, v000001d8b79c1b40_0;  1 drivers
v000001d8b79c9310_0 .var "readaccess", 0 0;
v000001d8b79c93b0_0 .var "readdata", 127 0;
v000001d8b79b83c0_0 .net "reset", 0 0, v000001d8b79c1320_0;  1 drivers
v000001d8b79b8460_0 .net "write", 0 0, v000001d8b79c1960_0;  1 drivers
v000001d8b79b8500_0 .var "writeaccess", 0 0;
v000001d8b79b85a0_0 .net "writedata", 127 0, v000001d8b79c1fa0_0;  1 drivers
E_000001d8b79b5930 .event posedge, v000001d8b79b83c0_0, v000001d8b79c9090_0;
E_000001d8b79b55f0 .event anyedge, v000001d8b79c9270_0, v000001d8b79b8460_0, v000001d8b79c9130_0;
    .scope S_000001d8b79b7fa0;
T_0 ;
    %wait E_000001d8b79b55f0;
    %load/vec4 v000001d8b79c9270_0;
    %flag_set/vec4 9;
    %jmp/1 T_0.3, 9;
    %load/vec4 v000001d8b79b8460_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_0.3;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000001d8b79c9130_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %assign/vec4 v000001d8b7993120_0, 0;
    %load/vec4 v000001d8b79c9270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001d8b79b8460_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v000001d8b79c9310_0, 0;
    %load/vec4 v000001d8b79c9270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v000001d8b79b8460_0;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %assign/vec4 v000001d8b79b8500_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d8b79b7fa0;
T_1 ;
    %wait E_000001d8b79b5930;
    %load/vec4 v000001d8b79b83c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d8b79c9130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d8b79c9310_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v000001d8b79b8500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d8b79c9130_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d8b79c9130_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d8b79b7fa0;
T_2 ;
    %wait E_000001d8b79b5930;
    %load/vec4 v000001d8b79c8ff0_0;
    %load/vec4 v000001d8b79c9130_0;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 4;
    %load/vec4a v000001d8b79c91d0, 4;
    %load/vec4 v000001d8b79c9130_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v000001d8b79c93b0_0, 4, 8;
    %load/vec4 v000001d8b79b85a0_0;
    %load/vec4 v000001d8b79c9130_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %load/vec4 v000001d8b79c8ff0_0;
    %load/vec4 v000001d8b79c9130_0;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 4;
    %store/vec4a v000001d8b79c91d0, 4, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d8b79b6b70;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001d8b79c1aa0_0;
    %inv;
    %store/vec4 v000001d8b79c1aa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d8b79b6b70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8b79c1320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v000001d8b79b8640_0, 0, 28;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v000001d8b79c1fa0_0, 0, 128;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 28;
    %store/vec4 v000001d8b79b8640_0, 0, 28;
    %delay 10, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 28036591, 0, 25;
    %store/vec4 v000001d8b79c1fa0_0, 0, 128;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 28;
    %store/vec4 v000001d8b79b8640_0, 0, 28;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8b79c1b40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1b40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 28;
    %store/vec4 v000001d8b79b8640_0, 0, 28;
    %delay 10, 0;
    %pushi/vec4 2164359682, 0, 39;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2282260745, 0, 32;
    %concati/vec4 18093334, 0, 25;
    %store/vec4 v000001d8b79c1fa0_0, 0, 128;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 28;
    %store/vec4 v000001d8b79b8640_0, 0, 28;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8b79c1b40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1b40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4275878552, 0, 32;
    %concati/vec4 3970458657, 0, 33;
    %concati/vec4 4256789808, 0, 32;
    %concati/vec4 1985229328, 0, 31;
    %store/vec4 v000001d8b79c1fa0_0, 0, 128;
    %delay 10, 0;
    %pushi/vec4 3, 0, 28;
    %store/vec4 v000001d8b79b8640_0, 0, 28;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8b79c1960_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d8b79b6b70;
T_5 ;
    %wait E_000001d8b79b5230;
    %load/vec4 v000001d8b79c1960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 83 "$display", "Time = %3t, Write: Address = %3d, WriteData = %h, BusyWait = %b", $time, v000001d8b79b8640_0, v000001d8b79c1fa0_0, v000001d8b79c1f00_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d8b79c1b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 2 85 "$display", "Time = %3t,  Read: Address = %3d, ReadData  = %h, BusyWait = %b", $time, v000001d8b79b8640_0, v000001d8b79c1c80_0, v000001d8b79c1f00_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001d8b79c1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call 2 87 "$display", "Time = %3t, Reset: Address = %3d, BusyWait  = %b", $time, v000001d8b79b8640_0, v000001d8b79c1f00_0 {0 0 0};
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "././dmem_for_dcache.v";
