<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_616e050d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_616e050d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_616e050d')">rsnoc_z_H_R_G_G2_S_U_616e050d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.84</td>
<td class="s3 cl rt"><a href="mod637.html#Line" > 36.67</a></td>
<td class="s5 cl rt"><a href="mod637.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod637.html#Toggle" >  0.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod637.html#Branch" > 32.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod637.html#inst_tag_212297"  onclick="showContent('inst_tag_212297')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ist</a></td>
<td class="s2 cl rt"> 29.84</td>
<td class="s3 cl rt"><a href="mod637.html#Line" > 36.67</a></td>
<td class="s5 cl rt"><a href="mod637.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod637.html#Toggle" >  0.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod637.html#Branch" > 32.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_616e050d'>
<hr>
<a name="inst_tag_212297"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_212297" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.84</td>
<td class="s3 cl rt"><a href="mod637.html#Line" > 36.67</a></td>
<td class="s5 cl rt"><a href="mod637.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod637.html#Toggle" >  0.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod637.html#Branch" > 32.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.78</td>
<td class="s3 cl rt"> 38.61</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.18</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.08</td>
<td class="s5 cl rt"> 55.96</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.44</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.92</td>
<td class="wht cl rt"></td>
<td><a href="mod558.html#inst_tag_190034" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod386.html#inst_tag_140444" id="tag_urg_inst_140444">Icb</a></td>
<td class="s4 cl rt"> 47.71</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.47</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod903.html#inst_tag_298233" id="tag_urg_inst_298233">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod903.html#inst_tag_298232" id="tag_urg_inst_298232">ud222</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44971" id="tag_urg_inst_44971">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_616e050d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod637.html" >rsnoc_z_H_R_G_G2_S_U_616e050d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>150</td><td>55</td><td>36.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>98901</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>98924</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>98962</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>98982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>99004</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>99041</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>99078</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>99115</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99184</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99190</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99197</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99202</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99218</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99226</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99233</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99239</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>99246</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
98900                   			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
98901      1/1          			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
98902      1/1          			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
98903      1/1          			default : Response_GenTx_Rsp_Opc = 3'b000 ;
98904      <font color = "red">0/1     ==>  		endcase</font>
                        MISSING_ELSE
98905                   	end
98906                   	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
98907                   		.Rx_0( u_df6b_0 )
98908                   	,	.Rx_1( u_df6b_1 )
98909                   	,	.Rx_10( u_df6b_10 )
98910                   	,	.Rx_11( u_df6b_11 )
98911                   	,	.Rx_13( u_df6b_13 )
98912                   	,	.Rx_15( u_df6b_15 )
98913                   	,	.Rx_16( u_df6b_16 )
98914                   	,	.Rx_18( u_df6b_18 )
98915                   	,	.Rx_19( u_df6b_19 )
98916                   	,	.Rx_2( u_df6b_2 )
98917                   	,	.Rx_20( u_df6b_20 )
98918                   	,	.Rx_21( u_df6b_21 )
98919                   	,	.Rx_3( u_df6b_3 )
98920                   	,	.Rx_4( u_df6b_4 )
98921                   	,	.Rx_7( u_df6b_7 )
98922                   	,	.Rx_8( u_df6b_8 )
98923                   	,	.RxRdy( Response_GenTx_Rsp_Rdy )
98924      1/1          	,	.RxVld( Rx_Vld )
98925      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
98926      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
98927      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
98928      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
98929      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
98930      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
98931      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
98932      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )</font>
98933      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )</font>
98934      <font color = "red">0/1     ==>  	,	.Tx_0( u_6389_0 )</font>
98935      <font color = "red">0/1     ==>  	,	.Tx_1( u_6389_1 )</font>
98936      <font color = "red">0/1     ==>  	,	.Tx_10( u_6389_10 )</font>
98937      <font color = "red">0/1     ==>  	,	.Tx_11( u_6389_11 )</font>
98938      1/1          	,	.Tx_13( u_6389_13 )
98939      <font color = "red">0/1     ==>  	,	.Tx_15( u_6389_15 )</font>
98940      1/1          	,	.Tx_16( u_6389_16 )
98941                   	,	.Tx_18( u_6389_18 )
98942                   	,	.Tx_19( u_6389_19 )
98943                   	,	.Tx_2( u_6389_2 )
98944                   	,	.Tx_20( u_6389_20 )
98945                   	,	.Tx_21( u_6389_21 )
98946                   	,	.Tx_3( u_6389_3 )
98947                   	,	.Tx_4( u_6389_4 )
98948                   	,	.Tx_7( u_6389_7 )
98949                   	,	.Tx_8( u_6389_8 )
98950                   	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
98951                   	,	.TxVld( TxVldResponseP )
98952                   	);
98953                   	assign ResponseP_DataMaskErr = u_6389_4;
98954                   	assign GenData = ResponseP_DataMaskErr;
98955                   	assign ResponseP_WordErrDflt = u_6389_21;
98956                   	assign WdErr = ResponseP_WordErrDflt;
98957                   	assign ResponseP_RxErr = u_6389_19;
98958                   	assign GenTx_Rsp_Data = GenData &amp; ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
98959                   	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
98960                   	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
98961                   	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
98962      1/1          	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
98963      <font color = "red">0/1     ==>  	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;</font>
98964      <font color = "red">0/1     ==>  	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;</font>
98965      <font color = "red">0/1     ==>  	assign GenTx_Rsp_SeqUnOrdered = 1'b0;</font>
98966      <font color = "red">0/1     ==>  	assign ResponseP_CondL = u_6389_0;</font>
98967      <font color = "red">0/1     ==>  	assign ResponseP_RxRdCont = u_6389_20;</font>
98968      <font color = "red">0/1     ==>  	assign ResponseP_RdRspData = u_6389_15;</font>
98969      <font color = "red">0/1     ==>  	assign ResponseP_GenTx_Rsp_Status = u_6389_11;</font>
98970      <font color = "red">0/1     ==>  	assign uGenTx_Rsp_Status_caseSel =</font>
98971      <font color = "red">0/1     ==>  		{	ResponseP_CondL</font>
98972      <font color = "red">0/1     ==>  			,	ResponseP_RxRdCont &amp; WdErr</font>
98973      <font color = "red">0/1     ==>  			,	ResponseP_RxRdCont &amp; ~ WdErr</font>
98974      <font color = "red">0/1     ==>  			,	ResponseP_RdRspData &amp; WdErr</font>
98975      <font color = "red">0/1     ==>  			,	ResponseP_RdRspData &amp; ~ WdErr</font>
98976      1/1          		}
98977      <font color = "red">0/1     ==>  		;</font>
98978      1/1          	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
98979                   		case ( uGenTx_Rsp_Status_caseSel )
98980                   			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
98981                   			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
98982      1/1          			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
98983      1/1          			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
98984      1/1          			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
98985      <font color = "red">0/1     ==>  			default  : GenTx_Rsp_Status = 2'b00 ;</font>
                        MISSING_ELSE
98986                   		endcase
98987                   	end
98988                   	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
98989                   	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
98990                   	assign ResponseP_Cxt_StrmRatio = u_6389_2;
98991                   	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
98992                   	assign ResponseP_Cxt_StrmType = u_6389_3;
98993                   	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
98994                   	assign ResponseP_Rsp_CxtId = u_6389_16;
98995                   	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
98996                   	assign ResponseP_Rsp_LastFrag = u_6389_18;
98997                   	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
98998                   	assign Rsp_ErrCode = 3'b000;
98999                   	assign Rsp_HeadVld = Rx_Head &amp; Rx_Vld;
99000                   	assign Rsp_IsErr = RxErr;
99001                   	assign Rsp_IsWr = RxWr;
99002                   	assign Rsp_OrdPtr = Cxt_OrdPtr;
99003                   	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
99004      1/1          	assign Sys_Pwr_WakeUp = Rx_Vld;
99005      <font color = "red">0/1     ==>  endmodule</font>
99006      <font color = "red">0/1     ==>  </font>
99007      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
99008      <font color = "red">0/1     ==>  module rsnoc_z_H_R_G_G2_S_U_af5a9b11_0 (</font>
99009      <font color = "red">0/1     ==>  	CmdRx_ApertureId</font>
99010      <font color = "red">0/1     ==>  ,	CmdRx_CxtId</font>
99011      <font color = "red">0/1     ==>  ,	CmdRx_Err</font>
99012      <font color = "red">0/1     ==>  ,	CmdRx_MatchId</font>
99013      <font color = "red">0/1     ==>  ,	CmdRx_Split</font>
99014      <font color = "red">0/1     ==>  ,	CmdRx_StrmLen1MSB</font>
99015      <font color = "red">0/1     ==>  ,	CmdRx_StrmValid</font>
99016      <font color = "red">0/1     ==>  ,	CmdRx_Vld</font>
99017      <font color = "red">0/1     ==>  ,	ErrPld</font>
99018      1/1          ,	GenRx_Req_Addr
99019      <font color = "red">0/1     ==>  ,	GenRx_Req_Be</font>
99020      1/1          ,	GenRx_Req_BurstType
99021                   ,	GenRx_Req_Data
99022                   ,	GenRx_Req_Last
99023                   ,	GenRx_Req_Len1
99024                   ,	GenRx_Req_Lock
99025                   ,	GenRx_Req_Opc
99026                   ,	GenRx_Req_Rdy
99027                   ,	GenRx_Req_SeqId
99028                   ,	GenRx_Req_SeqUnOrdered
99029                   ,	GenRx_Req_SeqUnique
99030                   ,	GenRx_Req_User
99031                   ,	GenRx_Req_Vld
99032                   ,	Sys_Clk
99033                   ,	Sys_Clk_ClkS
99034                   ,	Sys_Clk_En
99035                   ,	Sys_Clk_EnS
99036                   ,	Sys_Clk_RetRstN
99037                   ,	Sys_Clk_RstN
99038                   ,	Sys_Clk_Tm
99039                   ,	Sys_Pwr_Idle
99040                   ,	Sys_Pwr_WakeUp
99041      1/1          ,	Tx_Data
99042      <font color = "red">0/1     ==>  ,	Tx_Head</font>
99043      <font color = "red">0/1     ==>  ,	Tx_Rdy</font>
99044      <font color = "red">0/1     ==>  ,	Tx_Tail</font>
99045      <font color = "red">0/1     ==>  ,	Tx_Vld</font>
99046      <font color = "red">0/1     ==>  );</font>
99047      <font color = "red">0/1     ==>  	input  [8:0]   CmdRx_ApertureId       ;</font>
99048      <font color = "red">0/1     ==>  	input  [2:0]   CmdRx_CxtId            ;</font>
99049      <font color = "red">0/1     ==>  	input          CmdRx_Err              ;</font>
99050      <font color = "red">0/1     ==>  	input  [3:0]   CmdRx_MatchId          ;</font>
99051      <font color = "red">0/1     ==>  	input          CmdRx_Split            ;</font>
99052      <font color = "red">0/1     ==>  	input  [1:0]   CmdRx_StrmLen1MSB      ;</font>
99053      <font color = "red">0/1     ==>  	input          CmdRx_StrmValid        ;</font>
99054      <font color = "red">0/1     ==>  	input          CmdRx_Vld              ;</font>
99055      1/1          	output         ErrPld                 ;
99056      <font color = "red">0/1     ==>  	input  [31:0]  GenRx_Req_Addr         ;</font>
99057      1/1          	input  [3:0]   GenRx_Req_Be           ;
99058                   	input          GenRx_Req_BurstType    ;
99059                   	input  [31:0]  GenRx_Req_Data         ;
99060                   	input          GenRx_Req_Last         ;
99061                   	input  [5:0]   GenRx_Req_Len1         ;
99062                   	input          GenRx_Req_Lock         ;
99063                   	input  [2:0]   GenRx_Req_Opc          ;
99064                   	output         GenRx_Req_Rdy          ;
99065                   	input  [3:0]   GenRx_Req_SeqId        ;
99066                   	input          GenRx_Req_SeqUnOrdered ;
99067                   	input          GenRx_Req_SeqUnique    ;
99068                   	input  [7:0]   GenRx_Req_User         ;
99069                   	input          GenRx_Req_Vld          ;
99070                   	input          Sys_Clk                ;
99071                   	input          Sys_Clk_ClkS           ;
99072                   	input          Sys_Clk_En             ;
99073                   	input          Sys_Clk_EnS            ;
99074                   	input          Sys_Clk_RetRstN        ;
99075                   	input          Sys_Clk_RstN           ;
99076                   	input          Sys_Clk_Tm             ;
99077                   	output         Sys_Pwr_Idle           ;
99078      1/1          	output         Sys_Pwr_WakeUp         ;
99079      <font color = "red">0/1     ==>  	output [107:0] Tx_Data                ;</font>
99080      <font color = "red">0/1     ==>  	output         Tx_Head                ;</font>
99081      <font color = "red">0/1     ==>  	input          Tx_Rdy                 ;</font>
99082      <font color = "red">0/1     ==>  	output         Tx_Tail                ;</font>
99083      <font color = "red">0/1     ==>  	output         Tx_Vld                 ;</font>
99084      <font color = "red">0/1     ==>  	wire [7:0]  u_6dba               ;</font>
99085      <font color = "red">0/1     ==>  	reg         u_7c15               ;</font>
99086      <font color = "red">0/1     ==>  	wire [3:0]  u_b175               ;</font>
99087      <font color = "red">0/1     ==>  	wire [13:0] u_b6f9               ;</font>
99088      <font color = "red">0/1     ==>  	wire        u_bdaa               ;</font>
99089      <font color = "red">0/1     ==>  	reg  [8:0]  ApertureIdR          ;</font>
99090      <font color = "red">0/1     ==>  	wire        Err_Decode           ;</font>
99091      <font color = "red">0/1     ==>  	wire        Err_Split            ;</font>
99092      1/1          	wire        Err_StrmW            ;
99093      <font color = "red">0/1     ==>  	wire [30:0] Hdr_Addr             ;</font>
99094      1/1          	wire [2:0]  Hdr_Echo             ;
99095                   	wire [6:0]  Hdr_Len1             ;
99096                   	wire        Hdr_Lock             ;
99097                   	reg  [3:0]  Hdr_Opc              ;
99098                   	reg  [13:0] Hdr_RouteId          ;
99099                   	wire [1:0]  Hdr_Status           ;
99100                   	wire [7:0]  Hdr_User             ;
99101                   	wire        NextRx               ;
99102                   	wire [13:0] RouteId              ;
99103                   	reg         Strm_Is              ;
99104                   	wire        TxAbort              ;
99105                   	wire [37:0] TxData               ;
99106                   	wire [69:0] TxHdr                ;
99107                   	wire [6:0]  uHdr_Opc_caseSel     ;
99108                   	wire        uHdr_RouteId_caseSel ;
99109                   	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
99110                   	assign NextRx = GenRx_Req_Vld &amp; GenRx_Req_Rdy;
99111                   	assign Tx_Head = CmdRx_Vld;
99112                   	assign Err_Decode = CmdRx_MatchId == 4'b1111;
99113                   	assign Err_Split = CmdRx_Err;
99114                   	assign u_b175 = GenRx_Req_Data [31:28];
99115      1/1          	assign Err_StrmW = u_7c15 &amp; Strm_Is;
99116      <font color = "red">0/1     ==>  	assign u_bdaa = ( Err_Decode | Err_Split | Err_StrmW ) &amp; ~ ( Hdr_Opc == 4'b1000 );</font>
99117      <font color = "red">0/1     ==>  	assign Hdr_Status = u_bdaa ? 2'b01 : 2'b00;</font>
99118      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
99119      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
99120      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( 1'b0 );</font>
99121      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextRx )</font>
99122      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( ~ CmdRx_StrmValid );</font>
99123      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
99124      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
99125      <font color = "red">0/1     ==>  			Strm_Is &lt;= #1.0 ( 1'b0 );</font>
99126      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextRx )</font>
99127      <font color = "red">0/1     ==>  			Strm_Is &lt;= #1.0 ( GenRx_Req_Opc == 3'b110 &amp; u_b175 == 4'b1101 );</font>
99128      <font color = "red">0/1     ==>  	assign uHdr_Opc_caseSel =</font>
99129      1/1          		{		GenRx_Req_Opc == 3'b110
99130      <font color = "red">0/1     ==>  			,	GenRx_Req_Opc == 3'b101</font>
99131      1/1          			,	GenRx_Req_Opc == 3'b010
99132                   			,		GenRx_Req_Opc == 3'b100 &amp; GenRx_Req_BurstType == 1'b1
99133                   			,		GenRx_Req_Opc == 3'b000 &amp; GenRx_Req_BurstType == 1'b1
99134                   			,		GenRx_Req_Opc == 3'b100 &amp; GenRx_Req_BurstType == 1'b0
99135                   			,		GenRx_Req_Opc == 3'b000 &amp; GenRx_Req_BurstType == 1'b0
99136                   		}
99137                   		;
99138                   	always @( uHdr_Opc_caseSel ) begin
99139                   		case ( uHdr_Opc_caseSel )
99140                   			7'b0000001 : Hdr_Opc = 4'b0000 ;
99141                   			7'b0000010 : Hdr_Opc = 4'b0100 ;
99142                   			7'b0000100 : Hdr_Opc = 4'b0001 ;
99143                   			7'b0001000 : Hdr_Opc = 4'b0101 ;
99144                   			7'b0010000 : Hdr_Opc = 4'b0010 ;
99145                   			7'b0100000 : Hdr_Opc = 4'b0110 ;
99146                   			7'b1000000 : Hdr_Opc = 4'b1000 ;
99147                   			default    : Hdr_Opc = 4'b0000 ;
99148                   		endcase
99149                   	end
99150                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
99151                   		.Clk( Sys_Clk )
99152                   	,	.Clk_ClkS( Sys_Clk_ClkS )
99153                   	,	.Clk_En( Sys_Clk_En )
99154                   	,	.Clk_EnS( Sys_Clk_EnS )
99155                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
99156                   	,	.Clk_RstN( Sys_Clk_RstN )
99157                   	,	.Clk_Tm( Sys_Clk_Tm )
99158                   	,	.En( NextRx )
99159                   	,	.O( ErrPld )
99160                   	,	.Reset( GenRx_Req_Last )
99161                   	,	.Set( Tx_Head &amp; Hdr_Status == 2'b01 )
99162                   	);
99163                   	assign Sys_Pwr_Idle = 1'b1;
99164                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
99165                   	assign Hdr_Lock = GenRx_Req_Lock;
99166      1/1          	assign u_b6f9 = { ApertureIdR , 5'b0 };
99167      1/1          	assign RouteId = { CmdRx_ApertureId , GenRx_Req_SeqId , GenRx_Req_Opc == 3'b100 | GenRx_Req_Opc == 3'b101 };
99168      1/1          	assign u_6dba = { CmdRx_StrmLen1MSB &amp; { 2 { Strm_Is }  } , GenRx_Req_Len1 };
99169      <font color = "red">0/1     ==>  	assign TxAbort = Hdr_Opc == 4'b1000 &amp; ~ Hdr_Lock;</font>
                        MISSING_ELSE
99170                   	assign Hdr_Len1 = u_6dba [6:0] &amp; ~ { 7 { TxAbort }  };
99171                   	assign Hdr_Addr = GenRx_Req_Addr [30:0] &amp; ~ { 31 { TxAbort }  };
99172                   	assign Hdr_User = GenRx_Req_User &amp; ~ { 8 { ( Hdr_Opc == 4'b1000 ) }  };
99173                   	assign Hdr_Echo = CmdRx_CxtId &amp; ~ { 3 { ( Hdr_Opc == 4'b1000 ) }  };
99174                   	assign TxHdr = { Hdr_Lock , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , Hdr_User , Hdr_Echo };
99175                   	assign Tx_Data = { TxHdr , TxData };
99176                   	assign uHdr_RouteId_caseSel = { Hdr_Opc == 4'b1000 &amp; ~ Hdr_Lock } ;
99177                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99178                   		if ( ! Sys_Clk_RstN )
99179                   			ApertureIdR &lt;= #1.0 ( 9'b0 );
99180                   		else if ( NextRx &amp; CmdRx_Vld )
99181                   			ApertureIdR &lt;= #1.0 ( CmdRx_ApertureId );
99182                   	always @( RouteId or uHdr_RouteId_caseSel or u_b6f9 ) begin
99183                   		case ( uHdr_RouteId_caseSel )
99184      1/1          			1'b1    : Hdr_RouteId = u_b6f9 ;
99185      1/1          			1'b0    : Hdr_RouteId = RouteId ;
99186      1/1          			default : Hdr_RouteId = 14'b0 ;
99187      <font color = "red">0/1     ==>  		endcase</font>
                        MISSING_ELSE
99188                   	end
99189                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
99190      1/1          		.Be( GenRx_Req_Be &amp; ~ { 4 { 1'b0 }  } )
99191      1/1          	,	.Data( GenRx_Req_Data )
99192      1/1          	,	.LastWord( 1'b0 )
99193      1/1          	,	.Payload( TxData )
99194                   	,	.WordErr( 1'b0 )
99195                   	);
99196                   	assign Tx_Tail = GenRx_Req_Last | Tx_Head &amp; Hdr_Status == 2'b01;
99197      1/1          	assign Tx_Vld = GenRx_Req_Vld &amp; ~ ( ErrPld );
99198      1/1          endmodule
99199      1/1          
99200      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
99201                   module rsnoc_z_H_R_G_G2_Sa_Cb_9049ef3d (
99202      1/1          	Addr
99203      1/1          ,	CrossB1
99204      1/1          ,	Len1
99205      <font color = "red">0/1     ==>  ,	Len1S</font>
                        MISSING_ELSE
99206                   ,	MaxLen1
99207                   ,	Split
99208                   ,	Sys_Clk
99209                   ,	Sys_Clk_ClkS
99210                   ,	Sys_Clk_En
99211                   ,	Sys_Clk_EnS
99212                   ,	Sys_Clk_RetRstN
99213                   ,	Sys_Clk_RstN
99214                   ,	Sys_Clk_Tm
99215                   ,	Sys_Pwr_Idle
99216                   ,	Sys_Pwr_WakeUp
99217                   ,	Width1
99218      1/1          );
99219      1/1          	input  [31:0] Addr            ;
99220      1/1          	input  [62:0] CrossB1         ;
99221      <font color = "red">0/1     ==>  	input  [5:0]  Len1            ;</font>
                        MISSING_ELSE
99222                   	output [5:0]  Len1S           ;
99223                   	input  [11:0] MaxLen1         ;
99224                   	output        Split           ;
99225                   	input         Sys_Clk         ;
99226      1/1          	input         Sys_Clk_ClkS    ;
99227      1/1          	input         Sys_Clk_En      ;
99228      1/1          	input         Sys_Clk_EnS     ;
99229      <font color = "red">0/1     ==>  	input         Sys_Clk_RetRstN ;</font>
                        MISSING_ELSE
99230                   	input         Sys_Clk_RstN    ;
99231                   	input         Sys_Clk_Tm      ;
99232                   	output        Sys_Pwr_Idle    ;
99233      1/1          	output        Sys_Pwr_WakeUp  ;
99234      1/1          	input  [7:0]  Width1          ;
99235      1/1          	wire [63:0] u_214c         ;
99236      <font color = "red">0/1     ==>  	wire [11:0] u_2ee2         ;</font>
                        MISSING_ELSE
99237                   	wire [31:0] u_74           ;
99238                   	wire [31:0] u_ba23         ;
99239      1/1          	wire [31:0] u_c2db         ;
99240      1/1          	wire [1:0]  HeadBid        ;
99241      1/1          	wire [1:0]  Keep           ;
99242      <font color = "red">0/1     ==>  	wire [8:0]  LT             ;</font>
                        MISSING_ELSE
99243                   	wire [5:0]  Len1Cross      ;
99244                   	wire [5:0]  Len1Len        ;
99245                   	wire        SplitOnCross   ;
99246      1/1          	wire        SplitOnLen     ;
99247      1/1          	wire [1:0]  TailBid        ;
99248      1/1          	wire        X              ;
99249      <font color = "red">0/1     ==>  	reg  [5:0]  Len1S          ;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod637.html" >rsnoc_z_H_R_G_G2_S_U_616e050d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98892
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98894
 EXPRESSION (Idle ? Gen_CrossB1 : Acc_CrossB1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98897
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98898
 EXPRESSION (Idle ? Gen_MaxLen1 : Acc_MaxLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98899
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99154
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_3873)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99161
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99206
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99216
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99223
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99224
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99230
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99231
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99237
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99244
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod637.html" >rsnoc_z_H_R_G_G2_S_U_616e050d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">111</td>
<td class="rt">4</td>
<td class="rt">3.60  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1634</td>
<td class="rt">10</td>
<td class="rt">0.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">817</td>
<td class="rt">6</td>
<td class="rt">0.73  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">817</td>
<td class="rt">4</td>
<td class="rt">0.49  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">7.02  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">518</td>
<td class="rt">10</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">259</td>
<td class="rt">6</td>
<td class="rt">2.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">259</td>
<td class="rt">4</td>
<td class="rt">1.54  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">54</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1116</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">558</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">558</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_221[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3873[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6afb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9b73</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fa7a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_AddrInc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_BurstAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1Dec[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1S[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurSplit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>End</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1S_Cross[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Split_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Split_Cross</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_Width1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uCur_Len1S_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_Width1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod637.html" >rsnoc_z_H_R_G_G2_S_U_616e050d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">162</td>
<td class="rt">52</td>
<td class="rt">32.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98892</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98894</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98897</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98898</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98899</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99161</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99206</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99223</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99230</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99231</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99237</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">99244</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">98901</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">98924</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">98962</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">98982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">99004</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">99041</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">99078</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">99115</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99184</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">99190</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99197</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99202</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99226</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99233</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99239</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">99246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98892      			,	Rsp_Opc == 4'b0010
           			 	                  
98893      			,	( Rsp_Opc == 4'b0100 | Rsp_Opc == 4'b0101 )
           			 	                                           
98894      			,	( Rsp_Opc == 4'b0000 | Rsp_Opc == 4'b0001 )
           			 	                                           
98895      		}
           		 
98896      		;
           		 
98897      	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
           	                                                 
98898      		case ( uResponse_GenTx_Rsp_Opc_caseSel )
           		                                        
98899      			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98900      			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
98901      			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			                                           
98902      			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           			                                           
98903      			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98904      		endcase
           		       
98905      	end
           	   
98906      	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
           	                                                              
98907      		.Rx_0( u_df6b_0 )
           		                 
98908      	,	.Rx_1( u_df6b_1 )
           	 	                 
98909      	,	.Rx_10( u_df6b_10 )
           	 	                   
98910      	,	.Rx_11( u_df6b_11 )
           	 	                   
98911      	,	.Rx_13( u_df6b_13 )
           	 	                   
98912      	,	.Rx_15( u_df6b_15 )
           	 	                   
98913      	,	.Rx_16( u_df6b_16 )
           	 	                   
98914      	,	.Rx_18( u_df6b_18 )
           	 	                   
98915      	,	.Rx_19( u_df6b_19 )
           	 	                   
98916      	,	.Rx_2( u_df6b_2 )
           	 	                 
98917      	,	.Rx_20( u_df6b_20 )
           	 	                   
98918      	,	.Rx_21( u_df6b_21 )
           	 	                   
98919      	,	.Rx_3( u_df6b_3 )
           	 	                 
98920      	,	.Rx_4( u_df6b_4 )
           	 	                 
98921      	,	.Rx_7( u_df6b_7 )
           	 	                 
98922      	,	.Rx_8( u_df6b_8 )
           	 	                 
98923      	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
98924      	,	.RxVld( Rx_Vld )
           	 	                
98925      	,	.Sys_Clk( Sys_Clk )
           	 	                   
98926      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
98927      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
98928      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
98929      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
98930      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
98931      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
98932      	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
98933      	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
98934      	,	.Tx_0( u_6389_0 )
           	 	                 
98935      	,	.Tx_1( u_6389_1 )
           	 	                 
98936      	,	.Tx_10( u_6389_10 )
           	 	                   
98937      	,	.Tx_11( u_6389_11 )
           	 	                   
98938      	,	.Tx_13( u_6389_13 )
           	 	                   
98939      	,	.Tx_15( u_6389_15 )
           	 	                   
98940      	,	.Tx_16( u_6389_16 )
           	 	                   
98941      	,	.Tx_18( u_6389_18 )
           	 	                   
98942      	,	.Tx_19( u_6389_19 )
           	 	                   
98943      	,	.Tx_2( u_6389_2 )
           	 	                 
98944      	,	.Tx_20( u_6389_20 )
           	 	                   
98945      	,	.Tx_21( u_6389_21 )
           	 	                   
98946      	,	.Tx_3( u_6389_3 )
           	 	                 
98947      	,	.Tx_4( u_6389_4 )
           	 	                 
98948      	,	.Tx_7( u_6389_7 )
           	 	                 
98949      	,	.Tx_8( u_6389_8 )
           	 	                 
98950      	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
98951      	,	.TxVld( TxVldResponseP )
           	 	                        
98952      	);
           	  
98953      	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
98954      	assign GenData = ResponseP_DataMaskErr;
           	                                       
98955      	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
98956      	assign WdErr = ResponseP_WordErrDflt;
           	                                     
98957      	assign ResponseP_RxErr = u_6389_19;
           	                                   
98958      	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
98959      	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
98960      	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
98961      	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
98962      	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
98963      	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
98964      	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
98965      	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
98966      	assign ResponseP_CondL = u_6389_0;
           	                                  
98967      	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
98968      	assign ResponseP_RdRspData = u_6389_15;
           	                                       
98969      	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
98970      	assign uGenTx_Rsp_Status_caseSel =
           	                                  
98971      		{	ResponseP_CondL
           		 	               
98972      			,	ResponseP_RxRdCont & WdErr
           			 	                          
98973      			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
98974      			,	ResponseP_RdRspData & WdErr
           			 	                           
98975      			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
98976      		}
           		 
98977      		;
           		 
98978      	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
98979      		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
98980      			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98981      			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98982      			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98983      			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98984      			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
98985      			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98986      		endcase
           		       
98987      	end
           	   
98988      	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
98989      	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
98990      	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
98991      	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
98992      	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
98993      	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
98994      	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
98995      	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
98996      	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
98997      	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
98998      	assign Rsp_ErrCode = 3'b000;
           	                            
98999      	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
99000      	assign Rsp_IsErr = RxErr;
           	                         
99001      	assign Rsp_IsWr = RxWr;
           	                       
99002      	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
99003      	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
99004      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
99005      endmodule
                    
99006      
           
99007      `timescale 1ps/1ps
                             
99008      module rsnoc_z_H_R_G_G2_S_U_af5a9b11_0 (
                                                   
99009      	CmdRx_ApertureId
           	                
99010      ,	CmdRx_CxtId
            	           
99011      ,	CmdRx_Err
            	         
99012      ,	CmdRx_MatchId
            	             
99013      ,	CmdRx_Split
            	           
99014      ,	CmdRx_StrmLen1MSB
            	                 
99015      ,	CmdRx_StrmValid
            	               
99016      ,	CmdRx_Vld
            	         
99017      ,	ErrPld
            	      
99018      ,	GenRx_Req_Addr
            	              
99019      ,	GenRx_Req_Be
            	            
99020      ,	GenRx_Req_BurstType
            	                   
99021      ,	GenRx_Req_Data
            	              
99022      ,	GenRx_Req_Last
            	              
99023      ,	GenRx_Req_Len1
            	              
99024      ,	GenRx_Req_Lock
            	              
99025      ,	GenRx_Req_Opc
            	             
99026      ,	GenRx_Req_Rdy
            	             
99027      ,	GenRx_Req_SeqId
            	               
99028      ,	GenRx_Req_SeqUnOrdered
            	                      
99029      ,	GenRx_Req_SeqUnique
            	                   
99030      ,	GenRx_Req_User
            	              
99031      ,	GenRx_Req_Vld
            	             
99032      ,	Sys_Clk
            	       
99033      ,	Sys_Clk_ClkS
            	            
99034      ,	Sys_Clk_En
            	          
99035      ,	Sys_Clk_EnS
            	           
99036      ,	Sys_Clk_RetRstN
            	               
99037      ,	Sys_Clk_RstN
            	            
99038      ,	Sys_Clk_Tm
            	          
99039      ,	Sys_Pwr_Idle
            	            
99040      ,	Sys_Pwr_WakeUp
            	              
99041      ,	Tx_Data
            	       
99042      ,	Tx_Head
            	       
99043      ,	Tx_Rdy
            	      
99044      ,	Tx_Tail
            	       
99045      ,	Tx_Vld
            	      
99046      );
             
99047      	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
99048      	input  [2:0]   CmdRx_CxtId            ;
           	                                       
99049      	input          CmdRx_Err              ;
           	                                       
99050      	input  [3:0]   CmdRx_MatchId          ;
           	                                       
99051      	input          CmdRx_Split            ;
           	                                       
99052      	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
99053      	input          CmdRx_StrmValid        ;
           	                                       
99054      	input          CmdRx_Vld              ;
           	                                       
99055      	output         ErrPld                 ;
           	                                       
99056      	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
99057      	input  [3:0]   GenRx_Req_Be           ;
           	                                       
99058      	input          GenRx_Req_BurstType    ;
           	                                       
99059      	input  [31:0]  GenRx_Req_Data         ;
           	                                       
99060      	input          GenRx_Req_Last         ;
           	                                       
99061      	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
99062      	input          GenRx_Req_Lock         ;
           	                                       
99063      	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
99064      	output         GenRx_Req_Rdy          ;
           	                                       
99065      	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
99066      	input          GenRx_Req_SeqUnOrdered ;
           	                                       
99067      	input          GenRx_Req_SeqUnique    ;
           	                                       
99068      	input  [7:0]   GenRx_Req_User         ;
           	                                       
99069      	input          GenRx_Req_Vld          ;
           	                                       
99070      	input          Sys_Clk                ;
           	                                       
99071      	input          Sys_Clk_ClkS           ;
           	                                       
99072      	input          Sys_Clk_En             ;
           	                                       
99073      	input          Sys_Clk_EnS            ;
           	                                       
99074      	input          Sys_Clk_RetRstN        ;
           	                                       
99075      	input          Sys_Clk_RstN           ;
           	                                       
99076      	input          Sys_Clk_Tm             ;
           	                                       
99077      	output         Sys_Pwr_Idle           ;
           	                                       
99078      	output         Sys_Pwr_WakeUp         ;
           	                                       
99079      	output [107:0] Tx_Data                ;
           	                                       
99080      	output         Tx_Head                ;
           	                                       
99081      	input          Tx_Rdy                 ;
           	                                       
99082      	output         Tx_Tail                ;
           	                                       
99083      	output         Tx_Vld                 ;
           	                                       
99084      	wire [7:0]  u_6dba               ;
           	                                  
99085      	reg         u_7c15               ;
           	                                  
99086      	wire [3:0]  u_b175               ;
           	                                  
99087      	wire [13:0] u_b6f9               ;
           	                                  
99088      	wire        u_bdaa               ;
           	                                  
99089      	reg  [8:0]  ApertureIdR          ;
           	                                  
99090      	wire        Err_Decode           ;
           	                                  
99091      	wire        Err_Split            ;
           	                                  
99092      	wire        Err_StrmW            ;
           	                                  
99093      	wire [30:0] Hdr_Addr             ;
           	                                  
99094      	wire [2:0]  Hdr_Echo             ;
           	                                  
99095      	wire [6:0]  Hdr_Len1             ;
           	                                  
99096      	wire        Hdr_Lock             ;
           	                                  
99097      	reg  [3:0]  Hdr_Opc              ;
           	                                  
99098      	reg  [13:0] Hdr_RouteId          ;
           	                                  
99099      	wire [1:0]  Hdr_Status           ;
           	                                  
99100      	wire [7:0]  Hdr_User             ;
           	                                  
99101      	wire        NextRx               ;
           	                                  
99102      	wire [13:0] RouteId              ;
           	                                  
99103      	reg         Strm_Is              ;
           	                                  
99104      	wire        TxAbort              ;
           	                                  
99105      	wire [37:0] TxData               ;
           	                                  
99106      	wire [69:0] TxHdr                ;
           	                                  
99107      	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
99108      	wire        uHdr_RouteId_caseSel ;
           	                                  
99109      	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
99110      	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
99111      	assign Tx_Head = CmdRx_Vld;
           	                           
99112      	assign Err_Decode = CmdRx_MatchId == 4'b1111;
           	                                             
99113      	assign Err_Split = CmdRx_Err;
           	                             
99114      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99115      	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
99116      	assign u_bdaa = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
99117      	assign Hdr_Status = u_bdaa ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98894      			,	( Rsp_Opc == 4'b0000 | Rsp_Opc == 4'b0001 )
           			 	                                           
98895      		}
           		 
98896      		;
           		 
98897      	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
           	                                                 
98898      		case ( uResponse_GenTx_Rsp_Opc_caseSel )
           		                                        
98899      			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98900      			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
98901      			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			                                           
98902      			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           			                                           
98903      			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98904      		endcase
           		       
98905      	end
           	   
98906      	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
           	                                                              
98907      		.Rx_0( u_df6b_0 )
           		                 
98908      	,	.Rx_1( u_df6b_1 )
           	 	                 
98909      	,	.Rx_10( u_df6b_10 )
           	 	                   
98910      	,	.Rx_11( u_df6b_11 )
           	 	                   
98911      	,	.Rx_13( u_df6b_13 )
           	 	                   
98912      	,	.Rx_15( u_df6b_15 )
           	 	                   
98913      	,	.Rx_16( u_df6b_16 )
           	 	                   
98914      	,	.Rx_18( u_df6b_18 )
           	 	                   
98915      	,	.Rx_19( u_df6b_19 )
           	 	                   
98916      	,	.Rx_2( u_df6b_2 )
           	 	                 
98917      	,	.Rx_20( u_df6b_20 )
           	 	                   
98918      	,	.Rx_21( u_df6b_21 )
           	 	                   
98919      	,	.Rx_3( u_df6b_3 )
           	 	                 
98920      	,	.Rx_4( u_df6b_4 )
           	 	                 
98921      	,	.Rx_7( u_df6b_7 )
           	 	                 
98922      	,	.Rx_8( u_df6b_8 )
           	 	                 
98923      	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
98924      	,	.RxVld( Rx_Vld )
           	 	                
98925      	,	.Sys_Clk( Sys_Clk )
           	 	                   
98926      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
98927      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
98928      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
98929      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
98930      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
98931      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
98932      	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
98933      	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
98934      	,	.Tx_0( u_6389_0 )
           	 	                 
98935      	,	.Tx_1( u_6389_1 )
           	 	                 
98936      	,	.Tx_10( u_6389_10 )
           	 	                   
98937      	,	.Tx_11( u_6389_11 )
           	 	                   
98938      	,	.Tx_13( u_6389_13 )
           	 	                   
98939      	,	.Tx_15( u_6389_15 )
           	 	                   
98940      	,	.Tx_16( u_6389_16 )
           	 	                   
98941      	,	.Tx_18( u_6389_18 )
           	 	                   
98942      	,	.Tx_19( u_6389_19 )
           	 	                   
98943      	,	.Tx_2( u_6389_2 )
           	 	                 
98944      	,	.Tx_20( u_6389_20 )
           	 	                   
98945      	,	.Tx_21( u_6389_21 )
           	 	                   
98946      	,	.Tx_3( u_6389_3 )
           	 	                 
98947      	,	.Tx_4( u_6389_4 )
           	 	                 
98948      	,	.Tx_7( u_6389_7 )
           	 	                 
98949      	,	.Tx_8( u_6389_8 )
           	 	                 
98950      	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
98951      	,	.TxVld( TxVldResponseP )
           	 	                        
98952      	);
           	  
98953      	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
98954      	assign GenData = ResponseP_DataMaskErr;
           	                                       
98955      	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
98956      	assign WdErr = ResponseP_WordErrDflt;
           	                                     
98957      	assign ResponseP_RxErr = u_6389_19;
           	                                   
98958      	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
98959      	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
98960      	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
98961      	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
98962      	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
98963      	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
98964      	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
98965      	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
98966      	assign ResponseP_CondL = u_6389_0;
           	                                  
98967      	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
98968      	assign ResponseP_RdRspData = u_6389_15;
           	                                       
98969      	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
98970      	assign uGenTx_Rsp_Status_caseSel =
           	                                  
98971      		{	ResponseP_CondL
           		 	               
98972      			,	ResponseP_RxRdCont & WdErr
           			 	                          
98973      			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
98974      			,	ResponseP_RdRspData & WdErr
           			 	                           
98975      			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
98976      		}
           		 
98977      		;
           		 
98978      	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
98979      		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
98980      			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98981      			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98982      			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98983      			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98984      			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
98985      			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98986      		endcase
           		       
98987      	end
           	   
98988      	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
98989      	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
98990      	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
98991      	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
98992      	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
98993      	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
98994      	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
98995      	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
98996      	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
98997      	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
98998      	assign Rsp_ErrCode = 3'b000;
           	                            
98999      	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
99000      	assign Rsp_IsErr = RxErr;
           	                         
99001      	assign Rsp_IsWr = RxWr;
           	                       
99002      	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
99003      	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
99004      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
99005      endmodule
                    
99006      
           
99007      `timescale 1ps/1ps
                             
99008      module rsnoc_z_H_R_G_G2_S_U_af5a9b11_0 (
                                                   
99009      	CmdRx_ApertureId
           	                
99010      ,	CmdRx_CxtId
            	           
99011      ,	CmdRx_Err
            	         
99012      ,	CmdRx_MatchId
            	             
99013      ,	CmdRx_Split
            	           
99014      ,	CmdRx_StrmLen1MSB
            	                 
99015      ,	CmdRx_StrmValid
            	               
99016      ,	CmdRx_Vld
            	         
99017      ,	ErrPld
            	      
99018      ,	GenRx_Req_Addr
            	              
99019      ,	GenRx_Req_Be
            	            
99020      ,	GenRx_Req_BurstType
            	                   
99021      ,	GenRx_Req_Data
            	              
99022      ,	GenRx_Req_Last
            	              
99023      ,	GenRx_Req_Len1
            	              
99024      ,	GenRx_Req_Lock
            	              
99025      ,	GenRx_Req_Opc
            	             
99026      ,	GenRx_Req_Rdy
            	             
99027      ,	GenRx_Req_SeqId
            	               
99028      ,	GenRx_Req_SeqUnOrdered
            	                      
99029      ,	GenRx_Req_SeqUnique
            	                   
99030      ,	GenRx_Req_User
            	              
99031      ,	GenRx_Req_Vld
            	             
99032      ,	Sys_Clk
            	       
99033      ,	Sys_Clk_ClkS
            	            
99034      ,	Sys_Clk_En
            	          
99035      ,	Sys_Clk_EnS
            	           
99036      ,	Sys_Clk_RetRstN
            	               
99037      ,	Sys_Clk_RstN
            	            
99038      ,	Sys_Clk_Tm
            	          
99039      ,	Sys_Pwr_Idle
            	            
99040      ,	Sys_Pwr_WakeUp
            	              
99041      ,	Tx_Data
            	       
99042      ,	Tx_Head
            	       
99043      ,	Tx_Rdy
            	      
99044      ,	Tx_Tail
            	       
99045      ,	Tx_Vld
            	      
99046      );
             
99047      	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
99048      	input  [2:0]   CmdRx_CxtId            ;
           	                                       
99049      	input          CmdRx_Err              ;
           	                                       
99050      	input  [3:0]   CmdRx_MatchId          ;
           	                                       
99051      	input          CmdRx_Split            ;
           	                                       
99052      	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
99053      	input          CmdRx_StrmValid        ;
           	                                       
99054      	input          CmdRx_Vld              ;
           	                                       
99055      	output         ErrPld                 ;
           	                                       
99056      	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
99057      	input  [3:0]   GenRx_Req_Be           ;
           	                                       
99058      	input          GenRx_Req_BurstType    ;
           	                                       
99059      	input  [31:0]  GenRx_Req_Data         ;
           	                                       
99060      	input          GenRx_Req_Last         ;
           	                                       
99061      	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
99062      	input          GenRx_Req_Lock         ;
           	                                       
99063      	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
99064      	output         GenRx_Req_Rdy          ;
           	                                       
99065      	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
99066      	input          GenRx_Req_SeqUnOrdered ;
           	                                       
99067      	input          GenRx_Req_SeqUnique    ;
           	                                       
99068      	input  [7:0]   GenRx_Req_User         ;
           	                                       
99069      	input          GenRx_Req_Vld          ;
           	                                       
99070      	input          Sys_Clk                ;
           	                                       
99071      	input          Sys_Clk_ClkS           ;
           	                                       
99072      	input          Sys_Clk_En             ;
           	                                       
99073      	input          Sys_Clk_EnS            ;
           	                                       
99074      	input          Sys_Clk_RetRstN        ;
           	                                       
99075      	input          Sys_Clk_RstN           ;
           	                                       
99076      	input          Sys_Clk_Tm             ;
           	                                       
99077      	output         Sys_Pwr_Idle           ;
           	                                       
99078      	output         Sys_Pwr_WakeUp         ;
           	                                       
99079      	output [107:0] Tx_Data                ;
           	                                       
99080      	output         Tx_Head                ;
           	                                       
99081      	input          Tx_Rdy                 ;
           	                                       
99082      	output         Tx_Tail                ;
           	                                       
99083      	output         Tx_Vld                 ;
           	                                       
99084      	wire [7:0]  u_6dba               ;
           	                                  
99085      	reg         u_7c15               ;
           	                                  
99086      	wire [3:0]  u_b175               ;
           	                                  
99087      	wire [13:0] u_b6f9               ;
           	                                  
99088      	wire        u_bdaa               ;
           	                                  
99089      	reg  [8:0]  ApertureIdR          ;
           	                                  
99090      	wire        Err_Decode           ;
           	                                  
99091      	wire        Err_Split            ;
           	                                  
99092      	wire        Err_StrmW            ;
           	                                  
99093      	wire [30:0] Hdr_Addr             ;
           	                                  
99094      	wire [2:0]  Hdr_Echo             ;
           	                                  
99095      	wire [6:0]  Hdr_Len1             ;
           	                                  
99096      	wire        Hdr_Lock             ;
           	                                  
99097      	reg  [3:0]  Hdr_Opc              ;
           	                                  
99098      	reg  [13:0] Hdr_RouteId          ;
           	                                  
99099      	wire [1:0]  Hdr_Status           ;
           	                                  
99100      	wire [7:0]  Hdr_User             ;
           	                                  
99101      	wire        NextRx               ;
           	                                  
99102      	wire [13:0] RouteId              ;
           	                                  
99103      	reg         Strm_Is              ;
           	                                  
99104      	wire        TxAbort              ;
           	                                  
99105      	wire [37:0] TxData               ;
           	                                  
99106      	wire [69:0] TxHdr                ;
           	                                  
99107      	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
99108      	wire        uHdr_RouteId_caseSel ;
           	                                  
99109      	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
99110      	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
99111      	assign Tx_Head = CmdRx_Vld;
           	                           
99112      	assign Err_Decode = CmdRx_MatchId == 4'b1111;
           	                                             
99113      	assign Err_Split = CmdRx_Err;
           	                             
99114      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99115      	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
99116      	assign u_bdaa = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
99117      	assign Hdr_Status = u_bdaa ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98897      	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
           	                                                 
98898      		case ( uResponse_GenTx_Rsp_Opc_caseSel )
           		                                        
98899      			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98900      			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
98901      			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			                                           
98902      			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           			                                           
98903      			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98904      		endcase
           		       
98905      	end
           	   
98906      	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
           	                                                              
98907      		.Rx_0( u_df6b_0 )
           		                 
98908      	,	.Rx_1( u_df6b_1 )
           	 	                 
98909      	,	.Rx_10( u_df6b_10 )
           	 	                   
98910      	,	.Rx_11( u_df6b_11 )
           	 	                   
98911      	,	.Rx_13( u_df6b_13 )
           	 	                   
98912      	,	.Rx_15( u_df6b_15 )
           	 	                   
98913      	,	.Rx_16( u_df6b_16 )
           	 	                   
98914      	,	.Rx_18( u_df6b_18 )
           	 	                   
98915      	,	.Rx_19( u_df6b_19 )
           	 	                   
98916      	,	.Rx_2( u_df6b_2 )
           	 	                 
98917      	,	.Rx_20( u_df6b_20 )
           	 	                   
98918      	,	.Rx_21( u_df6b_21 )
           	 	                   
98919      	,	.Rx_3( u_df6b_3 )
           	 	                 
98920      	,	.Rx_4( u_df6b_4 )
           	 	                 
98921      	,	.Rx_7( u_df6b_7 )
           	 	                 
98922      	,	.Rx_8( u_df6b_8 )
           	 	                 
98923      	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
98924      	,	.RxVld( Rx_Vld )
           	 	                
98925      	,	.Sys_Clk( Sys_Clk )
           	 	                   
98926      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
98927      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
98928      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
98929      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
98930      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
98931      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
98932      	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
98933      	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
98934      	,	.Tx_0( u_6389_0 )
           	 	                 
98935      	,	.Tx_1( u_6389_1 )
           	 	                 
98936      	,	.Tx_10( u_6389_10 )
           	 	                   
98937      	,	.Tx_11( u_6389_11 )
           	 	                   
98938      	,	.Tx_13( u_6389_13 )
           	 	                   
98939      	,	.Tx_15( u_6389_15 )
           	 	                   
98940      	,	.Tx_16( u_6389_16 )
           	 	                   
98941      	,	.Tx_18( u_6389_18 )
           	 	                   
98942      	,	.Tx_19( u_6389_19 )
           	 	                   
98943      	,	.Tx_2( u_6389_2 )
           	 	                 
98944      	,	.Tx_20( u_6389_20 )
           	 	                   
98945      	,	.Tx_21( u_6389_21 )
           	 	                   
98946      	,	.Tx_3( u_6389_3 )
           	 	                 
98947      	,	.Tx_4( u_6389_4 )
           	 	                 
98948      	,	.Tx_7( u_6389_7 )
           	 	                 
98949      	,	.Tx_8( u_6389_8 )
           	 	                 
98950      	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
98951      	,	.TxVld( TxVldResponseP )
           	 	                        
98952      	);
           	  
98953      	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
98954      	assign GenData = ResponseP_DataMaskErr;
           	                                       
98955      	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
98956      	assign WdErr = ResponseP_WordErrDflt;
           	                                     
98957      	assign ResponseP_RxErr = u_6389_19;
           	                                   
98958      	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
98959      	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
98960      	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
98961      	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
98962      	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
98963      	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
98964      	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
98965      	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
98966      	assign ResponseP_CondL = u_6389_0;
           	                                  
98967      	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
98968      	assign ResponseP_RdRspData = u_6389_15;
           	                                       
98969      	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
98970      	assign uGenTx_Rsp_Status_caseSel =
           	                                  
98971      		{	ResponseP_CondL
           		 	               
98972      			,	ResponseP_RxRdCont & WdErr
           			 	                          
98973      			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
98974      			,	ResponseP_RdRspData & WdErr
           			 	                           
98975      			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
98976      		}
           		 
98977      		;
           		 
98978      	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
98979      		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
98980      			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98981      			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98982      			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98983      			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98984      			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
98985      			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98986      		endcase
           		       
98987      	end
           	   
98988      	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
98989      	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
98990      	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
98991      	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
98992      	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
98993      	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
98994      	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
98995      	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
98996      	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
98997      	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
98998      	assign Rsp_ErrCode = 3'b000;
           	                            
98999      	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
99000      	assign Rsp_IsErr = RxErr;
           	                         
99001      	assign Rsp_IsWr = RxWr;
           	                       
99002      	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
99003      	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
99004      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
99005      endmodule
                    
99006      
           
99007      `timescale 1ps/1ps
                             
99008      module rsnoc_z_H_R_G_G2_S_U_af5a9b11_0 (
                                                   
99009      	CmdRx_ApertureId
           	                
99010      ,	CmdRx_CxtId
            	           
99011      ,	CmdRx_Err
            	         
99012      ,	CmdRx_MatchId
            	             
99013      ,	CmdRx_Split
            	           
99014      ,	CmdRx_StrmLen1MSB
            	                 
99015      ,	CmdRx_StrmValid
            	               
99016      ,	CmdRx_Vld
            	         
99017      ,	ErrPld
            	      
99018      ,	GenRx_Req_Addr
            	              
99019      ,	GenRx_Req_Be
            	            
99020      ,	GenRx_Req_BurstType
            	                   
99021      ,	GenRx_Req_Data
            	              
99022      ,	GenRx_Req_Last
            	              
99023      ,	GenRx_Req_Len1
            	              
99024      ,	GenRx_Req_Lock
            	              
99025      ,	GenRx_Req_Opc
            	             
99026      ,	GenRx_Req_Rdy
            	             
99027      ,	GenRx_Req_SeqId
            	               
99028      ,	GenRx_Req_SeqUnOrdered
            	                      
99029      ,	GenRx_Req_SeqUnique
            	                   
99030      ,	GenRx_Req_User
            	              
99031      ,	GenRx_Req_Vld
            	             
99032      ,	Sys_Clk
            	       
99033      ,	Sys_Clk_ClkS
            	            
99034      ,	Sys_Clk_En
            	          
99035      ,	Sys_Clk_EnS
            	           
99036      ,	Sys_Clk_RetRstN
            	               
99037      ,	Sys_Clk_RstN
            	            
99038      ,	Sys_Clk_Tm
            	          
99039      ,	Sys_Pwr_Idle
            	            
99040      ,	Sys_Pwr_WakeUp
            	              
99041      ,	Tx_Data
            	       
99042      ,	Tx_Head
            	       
99043      ,	Tx_Rdy
            	      
99044      ,	Tx_Tail
            	       
99045      ,	Tx_Vld
            	      
99046      );
             
99047      	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
99048      	input  [2:0]   CmdRx_CxtId            ;
           	                                       
99049      	input          CmdRx_Err              ;
           	                                       
99050      	input  [3:0]   CmdRx_MatchId          ;
           	                                       
99051      	input          CmdRx_Split            ;
           	                                       
99052      	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
99053      	input          CmdRx_StrmValid        ;
           	                                       
99054      	input          CmdRx_Vld              ;
           	                                       
99055      	output         ErrPld                 ;
           	                                       
99056      	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
99057      	input  [3:0]   GenRx_Req_Be           ;
           	                                       
99058      	input          GenRx_Req_BurstType    ;
           	                                       
99059      	input  [31:0]  GenRx_Req_Data         ;
           	                                       
99060      	input          GenRx_Req_Last         ;
           	                                       
99061      	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
99062      	input          GenRx_Req_Lock         ;
           	                                       
99063      	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
99064      	output         GenRx_Req_Rdy          ;
           	                                       
99065      	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
99066      	input          GenRx_Req_SeqUnOrdered ;
           	                                       
99067      	input          GenRx_Req_SeqUnique    ;
           	                                       
99068      	input  [7:0]   GenRx_Req_User         ;
           	                                       
99069      	input          GenRx_Req_Vld          ;
           	                                       
99070      	input          Sys_Clk                ;
           	                                       
99071      	input          Sys_Clk_ClkS           ;
           	                                       
99072      	input          Sys_Clk_En             ;
           	                                       
99073      	input          Sys_Clk_EnS            ;
           	                                       
99074      	input          Sys_Clk_RetRstN        ;
           	                                       
99075      	input          Sys_Clk_RstN           ;
           	                                       
99076      	input          Sys_Clk_Tm             ;
           	                                       
99077      	output         Sys_Pwr_Idle           ;
           	                                       
99078      	output         Sys_Pwr_WakeUp         ;
           	                                       
99079      	output [107:0] Tx_Data                ;
           	                                       
99080      	output         Tx_Head                ;
           	                                       
99081      	input          Tx_Rdy                 ;
           	                                       
99082      	output         Tx_Tail                ;
           	                                       
99083      	output         Tx_Vld                 ;
           	                                       
99084      	wire [7:0]  u_6dba               ;
           	                                  
99085      	reg         u_7c15               ;
           	                                  
99086      	wire [3:0]  u_b175               ;
           	                                  
99087      	wire [13:0] u_b6f9               ;
           	                                  
99088      	wire        u_bdaa               ;
           	                                  
99089      	reg  [8:0]  ApertureIdR          ;
           	                                  
99090      	wire        Err_Decode           ;
           	                                  
99091      	wire        Err_Split            ;
           	                                  
99092      	wire        Err_StrmW            ;
           	                                  
99093      	wire [30:0] Hdr_Addr             ;
           	                                  
99094      	wire [2:0]  Hdr_Echo             ;
           	                                  
99095      	wire [6:0]  Hdr_Len1             ;
           	                                  
99096      	wire        Hdr_Lock             ;
           	                                  
99097      	reg  [3:0]  Hdr_Opc              ;
           	                                  
99098      	reg  [13:0] Hdr_RouteId          ;
           	                                  
99099      	wire [1:0]  Hdr_Status           ;
           	                                  
99100      	wire [7:0]  Hdr_User             ;
           	                                  
99101      	wire        NextRx               ;
           	                                  
99102      	wire [13:0] RouteId              ;
           	                                  
99103      	reg         Strm_Is              ;
           	                                  
99104      	wire        TxAbort              ;
           	                                  
99105      	wire [37:0] TxData               ;
           	                                  
99106      	wire [69:0] TxHdr                ;
           	                                  
99107      	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
99108      	wire        uHdr_RouteId_caseSel ;
           	                                  
99109      	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
99110      	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
99111      	assign Tx_Head = CmdRx_Vld;
           	                           
99112      	assign Err_Decode = CmdRx_MatchId == 4'b1111;
           	                                             
99113      	assign Err_Split = CmdRx_Err;
           	                             
99114      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99115      	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
99116      	assign u_bdaa = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
99117      	assign Hdr_Status = u_bdaa ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98898      		case ( uResponse_GenTx_Rsp_Opc_caseSel )
           		                                        
98899      			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98900      			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
98901      			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			                                           
98902      			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           			                                           
98903      			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
98904      		endcase
           		       
98905      	end
           	   
98906      	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
           	                                                              
98907      		.Rx_0( u_df6b_0 )
           		                 
98908      	,	.Rx_1( u_df6b_1 )
           	 	                 
98909      	,	.Rx_10( u_df6b_10 )
           	 	                   
98910      	,	.Rx_11( u_df6b_11 )
           	 	                   
98911      	,	.Rx_13( u_df6b_13 )
           	 	                   
98912      	,	.Rx_15( u_df6b_15 )
           	 	                   
98913      	,	.Rx_16( u_df6b_16 )
           	 	                   
98914      	,	.Rx_18( u_df6b_18 )
           	 	                   
98915      	,	.Rx_19( u_df6b_19 )
           	 	                   
98916      	,	.Rx_2( u_df6b_2 )
           	 	                 
98917      	,	.Rx_20( u_df6b_20 )
           	 	                   
98918      	,	.Rx_21( u_df6b_21 )
           	 	                   
98919      	,	.Rx_3( u_df6b_3 )
           	 	                 
98920      	,	.Rx_4( u_df6b_4 )
           	 	                 
98921      	,	.Rx_7( u_df6b_7 )
           	 	                 
98922      	,	.Rx_8( u_df6b_8 )
           	 	                 
98923      	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
98924      	,	.RxVld( Rx_Vld )
           	 	                
98925      	,	.Sys_Clk( Sys_Clk )
           	 	                   
98926      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
98927      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
98928      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
98929      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
98930      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
98931      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
98932      	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
98933      	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
98934      	,	.Tx_0( u_6389_0 )
           	 	                 
98935      	,	.Tx_1( u_6389_1 )
           	 	                 
98936      	,	.Tx_10( u_6389_10 )
           	 	                   
98937      	,	.Tx_11( u_6389_11 )
           	 	                   
98938      	,	.Tx_13( u_6389_13 )
           	 	                   
98939      	,	.Tx_15( u_6389_15 )
           	 	                   
98940      	,	.Tx_16( u_6389_16 )
           	 	                   
98941      	,	.Tx_18( u_6389_18 )
           	 	                   
98942      	,	.Tx_19( u_6389_19 )
           	 	                   
98943      	,	.Tx_2( u_6389_2 )
           	 	                 
98944      	,	.Tx_20( u_6389_20 )
           	 	                   
98945      	,	.Tx_21( u_6389_21 )
           	 	                   
98946      	,	.Tx_3( u_6389_3 )
           	 	                 
98947      	,	.Tx_4( u_6389_4 )
           	 	                 
98948      	,	.Tx_7( u_6389_7 )
           	 	                 
98949      	,	.Tx_8( u_6389_8 )
           	 	                 
98950      	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
98951      	,	.TxVld( TxVldResponseP )
           	 	                        
98952      	);
           	  
98953      	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
98954      	assign GenData = ResponseP_DataMaskErr;
           	                                       
98955      	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
98956      	assign WdErr = ResponseP_WordErrDflt;
           	                                     
98957      	assign ResponseP_RxErr = u_6389_19;
           	                                   
98958      	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
98959      	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
98960      	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
98961      	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
98962      	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
98963      	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
98964      	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
98965      	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
98966      	assign ResponseP_CondL = u_6389_0;
           	                                  
98967      	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
98968      	assign ResponseP_RdRspData = u_6389_15;
           	                                       
98969      	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
98970      	assign uGenTx_Rsp_Status_caseSel =
           	                                  
98971      		{	ResponseP_CondL
           		 	               
98972      			,	ResponseP_RxRdCont & WdErr
           			 	                          
98973      			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
98974      			,	ResponseP_RdRspData & WdErr
           			 	                           
98975      			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
98976      		}
           		 
98977      		;
           		 
98978      	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
98979      		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
98980      			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98981      			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98982      			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98983      			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
98984      			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
98985      			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
98986      		endcase
           		       
98987      	end
           	   
98988      	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
98989      	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
98990      	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
98991      	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
98992      	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
98993      	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
98994      	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
98995      	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
98996      	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
98997      	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
98998      	assign Rsp_ErrCode = 3'b000;
           	                            
98999      	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
99000      	assign Rsp_IsErr = RxErr;
           	                         
99001      	assign Rsp_IsWr = RxWr;
           	                       
99002      	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
99003      	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
99004      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
99005      endmodule
                    
99006      
           
99007      `timescale 1ps/1ps
                             
99008      module rsnoc_z_H_R_G_G2_S_U_af5a9b11_0 (
                                                   
99009      	CmdRx_ApertureId
           	                
99010      ,	CmdRx_CxtId
            	           
99011      ,	CmdRx_Err
            	         
99012      ,	CmdRx_MatchId
            	             
99013      ,	CmdRx_Split
            	           
99014      ,	CmdRx_StrmLen1MSB
            	                 
99015      ,	CmdRx_StrmValid
            	               
99016      ,	CmdRx_Vld
            	         
99017      ,	ErrPld
            	      
99018      ,	GenRx_Req_Addr
            	              
99019      ,	GenRx_Req_Be
            	            
99020      ,	GenRx_Req_BurstType
            	                   
99021      ,	GenRx_Req_Data
            	              
99022      ,	GenRx_Req_Last
            	              
99023      ,	GenRx_Req_Len1
            	              
99024      ,	GenRx_Req_Lock
            	              
99025      ,	GenRx_Req_Opc
            	             
99026      ,	GenRx_Req_Rdy
            	             
99027      ,	GenRx_Req_SeqId
            	               
99028      ,	GenRx_Req_SeqUnOrdered
            	                      
99029      ,	GenRx_Req_SeqUnique
            	                   
99030      ,	GenRx_Req_User
            	              
99031      ,	GenRx_Req_Vld
            	             
99032      ,	Sys_Clk
            	       
99033      ,	Sys_Clk_ClkS
            	            
99034      ,	Sys_Clk_En
            	          
99035      ,	Sys_Clk_EnS
            	           
99036      ,	Sys_Clk_RetRstN
            	               
99037      ,	Sys_Clk_RstN
            	            
99038      ,	Sys_Clk_Tm
            	          
99039      ,	Sys_Pwr_Idle
            	            
99040      ,	Sys_Pwr_WakeUp
            	              
99041      ,	Tx_Data
            	       
99042      ,	Tx_Head
            	       
99043      ,	Tx_Rdy
            	      
99044      ,	Tx_Tail
            	       
99045      ,	Tx_Vld
            	      
99046      );
             
99047      	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
99048      	input  [2:0]   CmdRx_CxtId            ;
           	                                       
99049      	input          CmdRx_Err              ;
           	                                       
99050      	input  [3:0]   CmdRx_MatchId          ;
           	                                       
99051      	input          CmdRx_Split            ;
           	                                       
99052      	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
99053      	input          CmdRx_StrmValid        ;
           	                                       
99054      	input          CmdRx_Vld              ;
           	                                       
99055      	output         ErrPld                 ;
           	                                       
99056      	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
99057      	input  [3:0]   GenRx_Req_Be           ;
           	                                       
99058      	input          GenRx_Req_BurstType    ;
           	                                       
99059      	input  [31:0]  GenRx_Req_Data         ;
           	                                       
99060      	input          GenRx_Req_Last         ;
           	                                       
99061      	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
99062      	input          GenRx_Req_Lock         ;
           	                                       
99063      	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
99064      	output         GenRx_Req_Rdy          ;
           	                                       
99065      	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
99066      	input          GenRx_Req_SeqUnOrdered ;
           	                                       
99067      	input          GenRx_Req_SeqUnique    ;
           	                                       
99068      	input  [7:0]   GenRx_Req_User         ;
           	                                       
99069      	input          GenRx_Req_Vld          ;
           	                                       
99070      	input          Sys_Clk                ;
           	                                       
99071      	input          Sys_Clk_ClkS           ;
           	                                       
99072      	input          Sys_Clk_En             ;
           	                                       
99073      	input          Sys_Clk_EnS            ;
           	                                       
99074      	input          Sys_Clk_RetRstN        ;
           	                                       
99075      	input          Sys_Clk_RstN           ;
           	                                       
99076      	input          Sys_Clk_Tm             ;
           	                                       
99077      	output         Sys_Pwr_Idle           ;
           	                                       
99078      	output         Sys_Pwr_WakeUp         ;
           	                                       
99079      	output [107:0] Tx_Data                ;
           	                                       
99080      	output         Tx_Head                ;
           	                                       
99081      	input          Tx_Rdy                 ;
           	                                       
99082      	output         Tx_Tail                ;
           	                                       
99083      	output         Tx_Vld                 ;
           	                                       
99084      	wire [7:0]  u_6dba               ;
           	                                  
99085      	reg         u_7c15               ;
           	                                  
99086      	wire [3:0]  u_b175               ;
           	                                  
99087      	wire [13:0] u_b6f9               ;
           	                                  
99088      	wire        u_bdaa               ;
           	                                  
99089      	reg  [8:0]  ApertureIdR          ;
           	                                  
99090      	wire        Err_Decode           ;
           	                                  
99091      	wire        Err_Split            ;
           	                                  
99092      	wire        Err_StrmW            ;
           	                                  
99093      	wire [30:0] Hdr_Addr             ;
           	                                  
99094      	wire [2:0]  Hdr_Echo             ;
           	                                  
99095      	wire [6:0]  Hdr_Len1             ;
           	                                  
99096      	wire        Hdr_Lock             ;
           	                                  
99097      	reg  [3:0]  Hdr_Opc              ;
           	                                  
99098      	reg  [13:0] Hdr_RouteId          ;
           	                                  
99099      	wire [1:0]  Hdr_Status           ;
           	                                  
99100      	wire [7:0]  Hdr_User             ;
           	                                  
99101      	wire        NextRx               ;
           	                                  
99102      	wire [13:0] RouteId              ;
           	                                  
99103      	reg         Strm_Is              ;
           	                                  
99104      	wire        TxAbort              ;
           	                                  
99105      	wire [37:0] TxData               ;
           	                                  
99106      	wire [69:0] TxHdr                ;
           	                                  
99107      	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
99108      	wire        uHdr_RouteId_caseSel ;
           	                                  
99109      	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
99110      	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
99111      	assign Tx_Head = CmdRx_Vld;
           	                           
99112      	assign Err_Decode = CmdRx_MatchId == 4'b1111;
           	                                             
99113      	assign Err_Split = CmdRx_Err;
           	                             
99114      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99115      	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
99116      	assign u_bdaa = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
99117      	assign Hdr_Status = u_bdaa ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98899      			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99154      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
99155      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
99156      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
99157      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
99158      	,	.En( NextRx )
           	 	             
99159      	,	.O( ErrPld )
           	 	            
99160      	,	.Reset( GenRx_Req_Last )
           	 	                        
99161      	,	.Set( Tx_Head & Hdr_Status == 2'b01 )
           	 	                                     
99162      	);
           	  
99163      	assign Sys_Pwr_Idle = 1'b1;
           	                           
99164      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
99165      	assign Hdr_Lock = GenRx_Req_Lock;
           	                                 
99166      	assign u_b6f9 = { ApertureIdR , 5'b0 };
           	                                       
99167      	assign RouteId = { CmdRx_ApertureId , GenRx_Req_SeqId , GenRx_Req_Opc == 3'b100 | GenRx_Req_Opc == 3'b101 };
           	                                                                                                            
99168      	assign u_6dba = { CmdRx_StrmLen1MSB & { 2 { Strm_Is }  } , GenRx_Req_Len1 };
           	                                                                            
99169      	assign TxAbort = Hdr_Opc == 4'b1000 & ~ Hdr_Lock;
           	                                                 
99170      	assign Hdr_Len1 = u_6dba [6:0] & ~ { 7 { TxAbort }  };
           	                                                      
99171      	assign Hdr_Addr = GenRx_Req_Addr [30:0] & ~ { 31 { TxAbort }  };
           	                                                                
99172      	assign Hdr_User = GenRx_Req_User & ~ { 8 { ( Hdr_Opc == 4'b1000 ) }  };
           	                                                                       
99173      	assign Hdr_Echo = CmdRx_CxtId & ~ { 3 { ( Hdr_Opc == 4'b1000 ) }  };
           	                                                                    
99174      	assign TxHdr = { Hdr_Lock , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , Hdr_User , Hdr_Echo };
           	                                                                                                             
99175      	assign Tx_Data = { TxHdr , TxData };
           	                                    
99176      	assign uHdr_RouteId_caseSel = { Hdr_Opc == 4'b1000 & ~ Hdr_Lock } ;
           	                                                                   
99177      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
99178      		if ( ! Sys_Clk_RstN )
           		                     
99179      			ApertureIdR <= #1.0 ( 9'b0 );
           			                             
99180      		else if ( NextRx & CmdRx_Vld )
           		                              
99181      			ApertureIdR <= #1.0 ( CmdRx_ApertureId );
           			                                         
99182      	always @( RouteId or uHdr_RouteId_caseSel or u_b6f9 ) begin
           	                                                           
99183      		case ( uHdr_RouteId_caseSel )
           		                             
99184      			1'b1    : Hdr_RouteId = u_b6f9 ;
           			                                
99185      			1'b0    : Hdr_RouteId = RouteId ;
           			                                 
99186      			default : Hdr_RouteId = 14'b0 ;
           			                               
99187      		endcase
           		       
99188      	end
           	   
99189      	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
           	                                    
99190      		.Be( GenRx_Req_Be & ~ { 4 { 1'b0 }  } )
           		                                       
99191      	,	.Data( GenRx_Req_Data )
           	 	                       
99192      	,	.LastWord( 1'b0 )
           	 	                 
99193      	,	.Payload( TxData )
           	 	                  
99194      	,	.WordErr( 1'b0 )
           	 	                
99195      	);
           	  
99196      	assign Tx_Tail = GenRx_Req_Last | Tx_Head & Hdr_Status == 2'b01;
           	                                                                
99197      	assign Tx_Vld = GenRx_Req_Vld & ~ ( ErrPld );
           	                                             
99198      endmodule
                    
99199      
           
99200      `timescale 1ps/1ps
                             
99201      module rsnoc_z_H_R_G_G2_Sa_Cb_9049ef3d (
                                                   
99202      	Addr
           	    
99203      ,	CrossB1
            	       
99204      ,	Len1
            	    
99205      ,	Len1S
            	     
99206      ,	MaxLen1
            	       
99207      ,	Split
            	     
99208      ,	Sys_Clk
            	       
99209      ,	Sys_Clk_ClkS
            	            
99210      ,	Sys_Clk_En
            	          
99211      ,	Sys_Clk_EnS
            	           
99212      ,	Sys_Clk_RetRstN
            	               
99213      ,	Sys_Clk_RstN
            	            
99214      ,	Sys_Clk_Tm
            	          
99215      ,	Sys_Pwr_Idle
            	            
99216      ,	Sys_Pwr_WakeUp
            	              
99217      ,	Width1
            	      
99218      );
             
99219      	input  [31:0] Addr            ;
           	                               
99220      	input  [62:0] CrossB1         ;
           	                               
99221      	input  [5:0]  Len1            ;
           	                               
99222      	output [5:0]  Len1S           ;
           	                               
99223      	input  [11:0] MaxLen1         ;
           	                               
99224      	output        Split           ;
           	                               
99225      	input         Sys_Clk         ;
           	                               
99226      	input         Sys_Clk_ClkS    ;
           	                               
99227      	input         Sys_Clk_En      ;
           	                               
99228      	input         Sys_Clk_EnS     ;
           	                               
99229      	input         Sys_Clk_RetRstN ;
           	                               
99230      	input         Sys_Clk_RstN    ;
           	                               
99231      	input         Sys_Clk_Tm      ;
           	                               
99232      	output        Sys_Pwr_Idle    ;
           	                               
99233      	output        Sys_Pwr_WakeUp  ;
           	                               
99234      	input  [7:0]  Width1          ;
           	                               
99235      	wire [63:0] u_214c         ;
           	                            
99236      	wire [11:0] u_2ee2         ;
           	                            
99237      	wire [31:0] u_74           ;
           	                            
99238      	wire [31:0] u_ba23         ;
           	                            
99239      	wire [31:0] u_c2db         ;
           	                            
99240      	wire [1:0]  HeadBid        ;
           	                            
99241      	wire [1:0]  Keep           ;
           	                            
99242      	wire [8:0]  LT             ;
           	                            
99243      	wire [5:0]  Len1Cross      ;
           	                            
99244      	wire [5:0]  Len1Len        ;
           	                            
99245      	wire        SplitOnCross   ;
           	                            
99246      	wire        SplitOnLen     ;
           	                            
99247      	wire [1:0]  TailBid        ;
           	                            
99248      	wire        X              ;
           	                            
99249      	reg  [5:0]  Len1S          ;
           	                            
99250      	wire [1:0]  uLen1S_caseSel ;
           	                            
99251      	assign LT = { 3'b0 , Len1 } + ( Addr [8:0] & { 1'b0 , Width1 } ) | { 1'b0 , Width1 };
           	                                                                                     
99252      	assign SplitOnLen = ( | ( LT & ~ MaxLen1 [8:0] ) );
           	                                                   
99253      	assign u_ba23 = Addr & ~ CrossB1 [31:0];
           	                                        
99254      	assign HeadBid = u_ba23 [11:10];
           	                                
99255      	assign u_214c = 64'b0000000000000000000000000000000000000000000000000000000001111111 | { CrossB1 , 1'b1 };
           	                                                                                                          
99256      	assign Keep = u_214c [11:10];
           	                             
99257      	assign u_c2db = Addr + { 26'b0 , Len1 } & ~ CrossB1 [31:0];
           	                                                           
99258      	assign TailBid = u_c2db [11:10];
           	                                
99259      	assign SplitOnCross = ( HeadBid & Keep ) != ( TailBid & Keep );
           	                                                               
99260      	assign u_74 = ~ Addr & CrossB1 [31:0];
           	                                      
99261      	assign Len1Cross = u_74 [5:0];
           	                              
99262      	assign X = ( | ( Len1Cross & ~ MaxLen1 [5:0] ) );
           	                                                 
99263      	assign u_2ee2 = MaxLen1 - { 4'b0 , Addr [7:0] & ( Width1 | 8'b00000011 ) };
           	                                                                           
99264      	assign Len1Len = u_2ee2 [5:0];
           	                              
99265      	assign uLen1S_caseSel =
           	                       
99266      		{ SplitOnLen & ( ~ SplitOnCross | X ) , SplitOnCross & ( ~ SplitOnLen | ~ X ) } ;
           		                                                                                 
99267      	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
           	                                                        
99268      		case ( uLen1S_caseSel )
           		                       
99269      			2'b01   : Len1S = Len1Cross ;
           			                             
99270      			2'b10   : Len1S = Len1Len ;
           			                           
99271      			default : Len1S = 6'b0 ;
           			                        
99272      		endcase
           		       
99273      	end
           	   
99274      	assign Split = SplitOnCross | SplitOnLen;
           	                                         
99275      	assign Sys_Pwr_Idle = 1'b1;
           	                           
99276      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
99277      endmodule
                    
99278      
           
99279      `timescale 1ps/1ps
                             
99280      module rsnoc_z_H_R_G_G2_S_U_af5a9b11 (
                                                 
99281      	CmdRx_CurIsWrite
           	                
99282      ,	CmdRx_MatchId
            	             
99283      ,	CmdRx_StrmLen1MSB
            	                 
99284      ,	CmdRx_StrmRatio
            	               
99285      ,	CmdRx_StrmType
            	              
99286      ,	CmdRx_StrmValid
            	               
99287      ,	CmdRx_Vld
            	         
99288      ,	CmdTx_CurIsWrite
            	                
99289      ,	CmdTx_Err
            	         
99290      ,	CmdTx_MatchId
            	             
99291      ,	CmdTx_Split
            	           
99292      ,	CmdTx_StrmLen1MSB
            	                 
99293      ,	CmdTx_StrmRatio
            	               
99294      ,	CmdTx_StrmType
            	              
99295      ,	CmdTx_StrmValid
            	               
99296      ,	CmdTx_SubWord
            	             
99297      ,	CmdTx_Vld
            	         
99298      ,	GenRx_Req_Addr
            	              
99299      ,	GenRx_Req_Be
            	            
99300      ,	GenRx_Req_BurstType
            	                   
99301      ,	GenRx_Req_Data
            	              
99302      ,	GenRx_Req_Last
            	              
99303      ,	GenRx_Req_Len1
            	              
99304      ,	GenRx_Req_Lock
            	              
99305      ,	GenRx_Req_Opc
            	             
99306      ,	GenRx_Req_Rdy
            	             
99307      ,	GenRx_Req_SeqId
            	               
99308      ,	GenRx_Req_SeqUnOrdered
            	                      
99309      ,	GenRx_Req_SeqUnique
            	                   
99310      ,	GenRx_Req_User
            	              
99311      ,	GenRx_Req_Vld
            	             
99312      ,	GenTx_Req_Addr
            	              
99313      ,	GenTx_Req_Be
            	            
99314      ,	GenTx_Req_BurstType
            	                   
99315      ,	GenTx_Req_Data
            	              
99316      ,	GenTx_Req_Last
            	              
99317      ,	GenTx_Req_Len1
            	              
99318      ,	GenTx_Req_Lock
            	              
99319      ,	GenTx_Req_Opc
            	             
99320      ,	GenTx_Req_Rdy
            	             
99321      ,	GenTx_Req_SeqId
            	               
99322      ,	GenTx_Req_SeqUnOrdered
            	                      
99323      ,	GenTx_Req_SeqUnique
            	                   
99324      ,	GenTx_Req_User
            	              
99325      ,	GenTx_Req_Vld
            	             
99326      ,	Sys_Clk
            	       
99327      ,	Sys_Clk_ClkS
            	            
99328      ,	Sys_Clk_En
            	          
99329      ,	Sys_Clk_EnS
            	           
99330      ,	Sys_Clk_RetRstN
            	               
99331      ,	Sys_Clk_RstN
            	            
99332      ,	Sys_Clk_Tm
            	          
99333      ,	Sys_Pwr_Idle
            	            
99334      ,	Sys_Pwr_WakeUp
            	              
99335      ,	Translation_Found
            	                 
99336      ,	Translation_Key
            	               
99337      ,	Translation_MatchId
            	                   
99338      );
             
99339      	input         CmdRx_CurIsWrite       ;
           	                                      
99340      	input  [3:0]  CmdRx_MatchId          ;
           	                                      
99341      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
99342      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
99343      	input         CmdRx_StrmType         ;
           	                                      
99344      	input         CmdRx_StrmValid        ;
           	                                      
99345      	input         CmdRx_Vld              ;
           	                                      
99346      	output        CmdTx_CurIsWrite       ;
           	                                      
99347      	output        CmdTx_Err              ;
           	                                      
99348      	output [3:0]  CmdTx_MatchId          ;
           	                                      
99349      	output        CmdTx_Split            ;
           	                                      
99350      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
99351      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
99352      	output        CmdTx_StrmType         ;
           	                                      
99353      	output        CmdTx_StrmValid        ;
           	                                      
99354      	output        CmdTx_SubWord          ;
           	                                      
99355      	output        CmdTx_Vld              ;
           	                                      
99356      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
99357      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
99358      	input         GenRx_Req_BurstType    ;
           	                                      
99359      	input  [31:0] GenRx_Req_Data         ;
           	                                      
99360      	input         GenRx_Req_Last         ;
           	                                      
99361      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
99362      	input         GenRx_Req_Lock         ;
           	                                      
99363      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
99364      	output        GenRx_Req_Rdy          ;
           	                                      
99365      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
99366      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
99367      	input         GenRx_Req_SeqUnique    ;
           	                                      
99368      	input  [7:0]  GenRx_Req_User         ;
           	                                      
99369      	input         GenRx_Req_Vld          ;
           	                                      
99370      	output [31:0] GenTx_Req_Addr         ;
           	                                      
99371      	output [3:0]  GenTx_Req_Be           ;
           	                                      
99372      	output        GenTx_Req_BurstType    ;
           	                                      
99373      	output [31:0] GenTx_Req_Data         ;
           	                                      
99374      	output        GenTx_Req_Last         ;
           	                                      
99375      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
99376      	output        GenTx_Req_Lock         ;
           	                                      
99377      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
99378      	input         GenTx_Req_Rdy          ;
           	                                      
99379      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
99380      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
99381      	output        GenTx_Req_SeqUnique    ;
           	                                      
99382      	output [7:0]  GenTx_Req_User         ;
           	                                      
99383      	output        GenTx_Req_Vld          ;
           	                                      
99384      	input         Sys_Clk                ;
           	                                      
99385      	input         Sys_Clk_ClkS           ;
           	                                      
99386      	input         Sys_Clk_En             ;
           	                                      
99387      	input         Sys_Clk_EnS            ;
           	                                      
99388      	input         Sys_Clk_RetRstN        ;
           	                                      
99389      	input         Sys_Clk_RstN           ;
           	                                      
99390      	input         Sys_Clk_Tm             ;
           	                                      
99391      	output        Sys_Pwr_Idle           ;
           	                                      
99392      	output        Sys_Pwr_WakeUp         ;
           	                                      
99393      	input         Translation_Found      ;
           	                                      
99394      	output [29:0] Translation_Key        ;
           	                                      
99395      	input  [3:0]  Translation_MatchId    ;
           	                                      
99396      	wire [14:0] u_221                ;
           	                                  
99397      	reg  [3:0]  u_3873               ;
           	                                  
99398      	wire [14:0] u_64                 ;
           	                                  
99399      	wire        u_6afb               ;
           	                                  
99400      	reg         u_9b73               ;
           	                                  
99401      	wire [3:0]  u_b175               ;
           	                                  
99402      	wire        u_fa7a               ;
           	                                  
99403      	reg  [31:0] Acc_Addr             ;
           	                                  
99404      	reg  [62:0] Acc_CrossB1          ;
           	                                  
99405      	reg  [5:0]  Acc_Len1             ;
           	                                  
99406      	wire [3:0]  Acc_MatchId          ;
           	                                  
99407      	reg  [11:0] Acc_MaxLen1          ;
           	                                  
99408      	reg  [7:0]  Acc_Width1           ;
           	                                  
99409      	wire        Bypass               ;
           	                                  
99410      	wire [31:0] Cur_Addr             ;
           	                                  
99411      	wire [11:0] Cur_AddrInc          ;
           	                                  
99412      	wire        Cur_BurstAlign       ;
           	                                  
99413      	wire [62:0] Cur_CrossB1          ;
           	                                  
99414      	wire [5:0]  Cur_Len1             ;
           	                                  
99415      	wire [5:0]  Cur_Len1Dec          ;
           	                                  
99416      	reg  [5:0]  Cur_Len1S            ;
           	                                  
99417      	wire [11:0] Cur_MaxLen1          ;
           	                                  
99418      	wire [31:0] Cur_NextAddr         ;
           	                                  
99419      	wire [5:0]  Cur_NextLen1         ;
           	                                  
99420      	wire        Cur_Strm             ;
           	                                  
99421      	wire [7:0]  Cur_Width1           ;
           	                                  
99422      	wire        CurSplit             ;
           	                                  
99423      	wire        End                  ;
           	                                  
99424      	wire        Err                  ;
           	                                  
99425      	reg  [62:0] Gen_CrossB1          ;
           	                                  
99426      	reg  [11:0] Gen_MaxLen1          ;
           	                                  
99427      	reg  [7:0]  Gen_Width1           ;
           	                                  
99428      	reg         Idle                 ;
           	                                  
99429      	wire [5:0]  Len1S_Cross          ;
           	                                  
99430      	wire        NextTx               ;
           	                                  
99431      	wire        Pwr_Split_Idle       ;
           	                                  
99432      	reg         Ret_BurstType        ;
           	                                  
99433      	reg         Ret_Lock             ;
           	                                  
99434      	reg  [2:0]  Ret_Opc              ;
           	                                  
99435      	reg  [3:0]  Ret_SeqId            ;
           	                                  
99436      	reg         Ret_SeqUnOrdered     ;
           	                                  
99437      	reg  [7:0]  Ret_User             ;
           	                                  
99438      	wire        RxPre                ;
           	                                  
99439      	wire        RxPreStrm            ;
           	                                  
99440      	wire        RxWrap               ;
           	                                  
99441      	wire        Split_Cross          ;
           	                                  
99442      	wire [3:0]  WdCnt                ;
           	                                  
99443      	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
99444      	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
99445      	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
99446      	wire        uCur_Len1S_caseSel   ;
           	                                  
99447      	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
99448      	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
99449      	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
99450      	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
99451      	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
99452      	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
99453      	assign GenTx_Req_Vld =
           	                      
99454      		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
99455      	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
99456      	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
99457      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99458      	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
99459      	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
99460      	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
99461      	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
99462      	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99161      	,	.Set( Tx_Head & Hdr_Status == 2'b01 )
           	 	                                     
99162      	);
           	  
99163      	assign Sys_Pwr_Idle = 1'b1;
           	                           
99164      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
99165      	assign Hdr_Lock = GenRx_Req_Lock;
           	                                 
99166      	assign u_b6f9 = { ApertureIdR , 5'b0 };
           	                                       
99167      	assign RouteId = { CmdRx_ApertureId , GenRx_Req_SeqId , GenRx_Req_Opc == 3'b100 | GenRx_Req_Opc == 3'b101 };
           	                                                                                                            
99168      	assign u_6dba = { CmdRx_StrmLen1MSB & { 2 { Strm_Is }  } , GenRx_Req_Len1 };
           	                                                                            
99169      	assign TxAbort = Hdr_Opc == 4'b1000 & ~ Hdr_Lock;
           	                                                 
99170      	assign Hdr_Len1 = u_6dba [6:0] & ~ { 7 { TxAbort }  };
           	                                                      
99171      	assign Hdr_Addr = GenRx_Req_Addr [30:0] & ~ { 31 { TxAbort }  };
           	                                                                
99172      	assign Hdr_User = GenRx_Req_User & ~ { 8 { ( Hdr_Opc == 4'b1000 ) }  };
           	                                                                       
99173      	assign Hdr_Echo = CmdRx_CxtId & ~ { 3 { ( Hdr_Opc == 4'b1000 ) }  };
           	                                                                    
99174      	assign TxHdr = { Hdr_Lock , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , Hdr_User , Hdr_Echo };
           	                                                                                                             
99175      	assign Tx_Data = { TxHdr , TxData };
           	                                    
99176      	assign uHdr_RouteId_caseSel = { Hdr_Opc == 4'b1000 & ~ Hdr_Lock } ;
           	                                                                   
99177      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
99178      		if ( ! Sys_Clk_RstN )
           		                     
99179      			ApertureIdR <= #1.0 ( 9'b0 );
           			                             
99180      		else if ( NextRx & CmdRx_Vld )
           		                              
99181      			ApertureIdR <= #1.0 ( CmdRx_ApertureId );
           			                                         
99182      	always @( RouteId or uHdr_RouteId_caseSel or u_b6f9 ) begin
           	                                                           
99183      		case ( uHdr_RouteId_caseSel )
           		                             
99184      			1'b1    : Hdr_RouteId = u_b6f9 ;
           			                                
99185      			1'b0    : Hdr_RouteId = RouteId ;
           			                                 
99186      			default : Hdr_RouteId = 14'b0 ;
           			                               
99187      		endcase
           		       
99188      	end
           	   
99189      	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
           	                                    
99190      		.Be( GenRx_Req_Be & ~ { 4 { 1'b0 }  } )
           		                                       
99191      	,	.Data( GenRx_Req_Data )
           	 	                       
99192      	,	.LastWord( 1'b0 )
           	 	                 
99193      	,	.Payload( TxData )
           	 	                  
99194      	,	.WordErr( 1'b0 )
           	 	                
99195      	);
           	  
99196      	assign Tx_Tail = GenRx_Req_Last | Tx_Head & Hdr_Status == 2'b01;
           	                                                                
99197      	assign Tx_Vld = GenRx_Req_Vld & ~ ( ErrPld );
           	                                             
99198      endmodule
                    
99199      
           
99200      `timescale 1ps/1ps
                             
99201      module rsnoc_z_H_R_G_G2_Sa_Cb_9049ef3d (
                                                   
99202      	Addr
           	    
99203      ,	CrossB1
            	       
99204      ,	Len1
            	    
99205      ,	Len1S
            	     
99206      ,	MaxLen1
            	       
99207      ,	Split
            	     
99208      ,	Sys_Clk
            	       
99209      ,	Sys_Clk_ClkS
            	            
99210      ,	Sys_Clk_En
            	          
99211      ,	Sys_Clk_EnS
            	           
99212      ,	Sys_Clk_RetRstN
            	               
99213      ,	Sys_Clk_RstN
            	            
99214      ,	Sys_Clk_Tm
            	          
99215      ,	Sys_Pwr_Idle
            	            
99216      ,	Sys_Pwr_WakeUp
            	              
99217      ,	Width1
            	      
99218      );
             
99219      	input  [31:0] Addr            ;
           	                               
99220      	input  [62:0] CrossB1         ;
           	                               
99221      	input  [5:0]  Len1            ;
           	                               
99222      	output [5:0]  Len1S           ;
           	                               
99223      	input  [11:0] MaxLen1         ;
           	                               
99224      	output        Split           ;
           	                               
99225      	input         Sys_Clk         ;
           	                               
99226      	input         Sys_Clk_ClkS    ;
           	                               
99227      	input         Sys_Clk_En      ;
           	                               
99228      	input         Sys_Clk_EnS     ;
           	                               
99229      	input         Sys_Clk_RetRstN ;
           	                               
99230      	input         Sys_Clk_RstN    ;
           	                               
99231      	input         Sys_Clk_Tm      ;
           	                               
99232      	output        Sys_Pwr_Idle    ;
           	                               
99233      	output        Sys_Pwr_WakeUp  ;
           	                               
99234      	input  [7:0]  Width1          ;
           	                               
99235      	wire [63:0] u_214c         ;
           	                            
99236      	wire [11:0] u_2ee2         ;
           	                            
99237      	wire [31:0] u_74           ;
           	                            
99238      	wire [31:0] u_ba23         ;
           	                            
99239      	wire [31:0] u_c2db         ;
           	                            
99240      	wire [1:0]  HeadBid        ;
           	                            
99241      	wire [1:0]  Keep           ;
           	                            
99242      	wire [8:0]  LT             ;
           	                            
99243      	wire [5:0]  Len1Cross      ;
           	                            
99244      	wire [5:0]  Len1Len        ;
           	                            
99245      	wire        SplitOnCross   ;
           	                            
99246      	wire        SplitOnLen     ;
           	                            
99247      	wire [1:0]  TailBid        ;
           	                            
99248      	wire        X              ;
           	                            
99249      	reg  [5:0]  Len1S          ;
           	                            
99250      	wire [1:0]  uLen1S_caseSel ;
           	                            
99251      	assign LT = { 3'b0 , Len1 } + ( Addr [8:0] & { 1'b0 , Width1 } ) | { 1'b0 , Width1 };
           	                                                                                     
99252      	assign SplitOnLen = ( | ( LT & ~ MaxLen1 [8:0] ) );
           	                                                   
99253      	assign u_ba23 = Addr & ~ CrossB1 [31:0];
           	                                        
99254      	assign HeadBid = u_ba23 [11:10];
           	                                
99255      	assign u_214c = 64'b0000000000000000000000000000000000000000000000000000000001111111 | { CrossB1 , 1'b1 };
           	                                                                                                          
99256      	assign Keep = u_214c [11:10];
           	                             
99257      	assign u_c2db = Addr + { 26'b0 , Len1 } & ~ CrossB1 [31:0];
           	                                                           
99258      	assign TailBid = u_c2db [11:10];
           	                                
99259      	assign SplitOnCross = ( HeadBid & Keep ) != ( TailBid & Keep );
           	                                                               
99260      	assign u_74 = ~ Addr & CrossB1 [31:0];
           	                                      
99261      	assign Len1Cross = u_74 [5:0];
           	                              
99262      	assign X = ( | ( Len1Cross & ~ MaxLen1 [5:0] ) );
           	                                                 
99263      	assign u_2ee2 = MaxLen1 - { 4'b0 , Addr [7:0] & ( Width1 | 8'b00000011 ) };
           	                                                                           
99264      	assign Len1Len = u_2ee2 [5:0];
           	                              
99265      	assign uLen1S_caseSel =
           	                       
99266      		{ SplitOnLen & ( ~ SplitOnCross | X ) , SplitOnCross & ( ~ SplitOnLen | ~ X ) } ;
           		                                                                                 
99267      	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
           	                                                        
99268      		case ( uLen1S_caseSel )
           		                       
99269      			2'b01   : Len1S = Len1Cross ;
           			                             
99270      			2'b10   : Len1S = Len1Len ;
           			                           
99271      			default : Len1S = 6'b0 ;
           			                        
99272      		endcase
           		       
99273      	end
           	   
99274      	assign Split = SplitOnCross | SplitOnLen;
           	                                         
99275      	assign Sys_Pwr_Idle = 1'b1;
           	                           
99276      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
99277      endmodule
                    
99278      
           
99279      `timescale 1ps/1ps
                             
99280      module rsnoc_z_H_R_G_G2_S_U_af5a9b11 (
                                                 
99281      	CmdRx_CurIsWrite
           	                
99282      ,	CmdRx_MatchId
            	             
99283      ,	CmdRx_StrmLen1MSB
            	                 
99284      ,	CmdRx_StrmRatio
            	               
99285      ,	CmdRx_StrmType
            	              
99286      ,	CmdRx_StrmValid
            	               
99287      ,	CmdRx_Vld
            	         
99288      ,	CmdTx_CurIsWrite
            	                
99289      ,	CmdTx_Err
            	         
99290      ,	CmdTx_MatchId
            	             
99291      ,	CmdTx_Split
            	           
99292      ,	CmdTx_StrmLen1MSB
            	                 
99293      ,	CmdTx_StrmRatio
            	               
99294      ,	CmdTx_StrmType
            	              
99295      ,	CmdTx_StrmValid
            	               
99296      ,	CmdTx_SubWord
            	             
99297      ,	CmdTx_Vld
            	         
99298      ,	GenRx_Req_Addr
            	              
99299      ,	GenRx_Req_Be
            	            
99300      ,	GenRx_Req_BurstType
            	                   
99301      ,	GenRx_Req_Data
            	              
99302      ,	GenRx_Req_Last
            	              
99303      ,	GenRx_Req_Len1
            	              
99304      ,	GenRx_Req_Lock
            	              
99305      ,	GenRx_Req_Opc
            	             
99306      ,	GenRx_Req_Rdy
            	             
99307      ,	GenRx_Req_SeqId
            	               
99308      ,	GenRx_Req_SeqUnOrdered
            	                      
99309      ,	GenRx_Req_SeqUnique
            	                   
99310      ,	GenRx_Req_User
            	              
99311      ,	GenRx_Req_Vld
            	             
99312      ,	GenTx_Req_Addr
            	              
99313      ,	GenTx_Req_Be
            	            
99314      ,	GenTx_Req_BurstType
            	                   
99315      ,	GenTx_Req_Data
            	              
99316      ,	GenTx_Req_Last
            	              
99317      ,	GenTx_Req_Len1
            	              
99318      ,	GenTx_Req_Lock
            	              
99319      ,	GenTx_Req_Opc
            	             
99320      ,	GenTx_Req_Rdy
            	             
99321      ,	GenTx_Req_SeqId
            	               
99322      ,	GenTx_Req_SeqUnOrdered
            	                      
99323      ,	GenTx_Req_SeqUnique
            	                   
99324      ,	GenTx_Req_User
            	              
99325      ,	GenTx_Req_Vld
            	             
99326      ,	Sys_Clk
            	       
99327      ,	Sys_Clk_ClkS
            	            
99328      ,	Sys_Clk_En
            	          
99329      ,	Sys_Clk_EnS
            	           
99330      ,	Sys_Clk_RetRstN
            	               
99331      ,	Sys_Clk_RstN
            	            
99332      ,	Sys_Clk_Tm
            	          
99333      ,	Sys_Pwr_Idle
            	            
99334      ,	Sys_Pwr_WakeUp
            	              
99335      ,	Translation_Found
            	                 
99336      ,	Translation_Key
            	               
99337      ,	Translation_MatchId
            	                   
99338      );
             
99339      	input         CmdRx_CurIsWrite       ;
           	                                      
99340      	input  [3:0]  CmdRx_MatchId          ;
           	                                      
99341      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
99342      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
99343      	input         CmdRx_StrmType         ;
           	                                      
99344      	input         CmdRx_StrmValid        ;
           	                                      
99345      	input         CmdRx_Vld              ;
           	                                      
99346      	output        CmdTx_CurIsWrite       ;
           	                                      
99347      	output        CmdTx_Err              ;
           	                                      
99348      	output [3:0]  CmdTx_MatchId          ;
           	                                      
99349      	output        CmdTx_Split            ;
           	                                      
99350      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
99351      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
99352      	output        CmdTx_StrmType         ;
           	                                      
99353      	output        CmdTx_StrmValid        ;
           	                                      
99354      	output        CmdTx_SubWord          ;
           	                                      
99355      	output        CmdTx_Vld              ;
           	                                      
99356      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
99357      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
99358      	input         GenRx_Req_BurstType    ;
           	                                      
99359      	input  [31:0] GenRx_Req_Data         ;
           	                                      
99360      	input         GenRx_Req_Last         ;
           	                                      
99361      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
99362      	input         GenRx_Req_Lock         ;
           	                                      
99363      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
99364      	output        GenRx_Req_Rdy          ;
           	                                      
99365      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
99366      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
99367      	input         GenRx_Req_SeqUnique    ;
           	                                      
99368      	input  [7:0]  GenRx_Req_User         ;
           	                                      
99369      	input         GenRx_Req_Vld          ;
           	                                      
99370      	output [31:0] GenTx_Req_Addr         ;
           	                                      
99371      	output [3:0]  GenTx_Req_Be           ;
           	                                      
99372      	output        GenTx_Req_BurstType    ;
           	                                      
99373      	output [31:0] GenTx_Req_Data         ;
           	                                      
99374      	output        GenTx_Req_Last         ;
           	                                      
99375      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
99376      	output        GenTx_Req_Lock         ;
           	                                      
99377      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
99378      	input         GenTx_Req_Rdy          ;
           	                                      
99379      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
99380      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
99381      	output        GenTx_Req_SeqUnique    ;
           	                                      
99382      	output [7:0]  GenTx_Req_User         ;
           	                                      
99383      	output        GenTx_Req_Vld          ;
           	                                      
99384      	input         Sys_Clk                ;
           	                                      
99385      	input         Sys_Clk_ClkS           ;
           	                                      
99386      	input         Sys_Clk_En             ;
           	                                      
99387      	input         Sys_Clk_EnS            ;
           	                                      
99388      	input         Sys_Clk_RetRstN        ;
           	                                      
99389      	input         Sys_Clk_RstN           ;
           	                                      
99390      	input         Sys_Clk_Tm             ;
           	                                      
99391      	output        Sys_Pwr_Idle           ;
           	                                      
99392      	output        Sys_Pwr_WakeUp         ;
           	                                      
99393      	input         Translation_Found      ;
           	                                      
99394      	output [29:0] Translation_Key        ;
           	                                      
99395      	input  [3:0]  Translation_MatchId    ;
           	                                      
99396      	wire [14:0] u_221                ;
           	                                  
99397      	reg  [3:0]  u_3873               ;
           	                                  
99398      	wire [14:0] u_64                 ;
           	                                  
99399      	wire        u_6afb               ;
           	                                  
99400      	reg         u_9b73               ;
           	                                  
99401      	wire [3:0]  u_b175               ;
           	                                  
99402      	wire        u_fa7a               ;
           	                                  
99403      	reg  [31:0] Acc_Addr             ;
           	                                  
99404      	reg  [62:0] Acc_CrossB1          ;
           	                                  
99405      	reg  [5:0]  Acc_Len1             ;
           	                                  
99406      	wire [3:0]  Acc_MatchId          ;
           	                                  
99407      	reg  [11:0] Acc_MaxLen1          ;
           	                                  
99408      	reg  [7:0]  Acc_Width1           ;
           	                                  
99409      	wire        Bypass               ;
           	                                  
99410      	wire [31:0] Cur_Addr             ;
           	                                  
99411      	wire [11:0] Cur_AddrInc          ;
           	                                  
99412      	wire        Cur_BurstAlign       ;
           	                                  
99413      	wire [62:0] Cur_CrossB1          ;
           	                                  
99414      	wire [5:0]  Cur_Len1             ;
           	                                  
99415      	wire [5:0]  Cur_Len1Dec          ;
           	                                  
99416      	reg  [5:0]  Cur_Len1S            ;
           	                                  
99417      	wire [11:0] Cur_MaxLen1          ;
           	                                  
99418      	wire [31:0] Cur_NextAddr         ;
           	                                  
99419      	wire [5:0]  Cur_NextLen1         ;
           	                                  
99420      	wire        Cur_Strm             ;
           	                                  
99421      	wire [7:0]  Cur_Width1           ;
           	                                  
99422      	wire        CurSplit             ;
           	                                  
99423      	wire        End                  ;
           	                                  
99424      	wire        Err                  ;
           	                                  
99425      	reg  [62:0] Gen_CrossB1          ;
           	                                  
99426      	reg  [11:0] Gen_MaxLen1          ;
           	                                  
99427      	reg  [7:0]  Gen_Width1           ;
           	                                  
99428      	reg         Idle                 ;
           	                                  
99429      	wire [5:0]  Len1S_Cross          ;
           	                                  
99430      	wire        NextTx               ;
           	                                  
99431      	wire        Pwr_Split_Idle       ;
           	                                  
99432      	reg         Ret_BurstType        ;
           	                                  
99433      	reg         Ret_Lock             ;
           	                                  
99434      	reg  [2:0]  Ret_Opc              ;
           	                                  
99435      	reg  [3:0]  Ret_SeqId            ;
           	                                  
99436      	reg         Ret_SeqUnOrdered     ;
           	                                  
99437      	reg  [7:0]  Ret_User             ;
           	                                  
99438      	wire        RxPre                ;
           	                                  
99439      	wire        RxPreStrm            ;
           	                                  
99440      	wire        RxWrap               ;
           	                                  
99441      	wire        Split_Cross          ;
           	                                  
99442      	wire [3:0]  WdCnt                ;
           	                                  
99443      	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
99444      	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
99445      	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
99446      	wire        uCur_Len1S_caseSel   ;
           	                                  
99447      	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
99448      	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
99449      	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
99450      	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
99451      	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
99452      	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
99453      	assign GenTx_Req_Vld =
           	                      
99454      		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
99455      	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
99456      	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
99457      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99458      	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
99459      	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
99460      	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
99461      	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
99462      	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99206      ,	MaxLen1
            	       
99207      ,	Split
            	     
99208      ,	Sys_Clk
            	       
99209      ,	Sys_Clk_ClkS
            	            
99210      ,	Sys_Clk_En
            	          
99211      ,	Sys_Clk_EnS
            	           
99212      ,	Sys_Clk_RetRstN
            	               
99213      ,	Sys_Clk_RstN
            	            
99214      ,	Sys_Clk_Tm
            	          
99215      ,	Sys_Pwr_Idle
            	            
99216      ,	Sys_Pwr_WakeUp
            	              
99217      ,	Width1
            	      
99218      );
             
99219      	input  [31:0] Addr            ;
           	                               
99220      	input  [62:0] CrossB1         ;
           	                               
99221      	input  [5:0]  Len1            ;
           	                               
99222      	output [5:0]  Len1S           ;
           	                               
99223      	input  [11:0] MaxLen1         ;
           	                               
99224      	output        Split           ;
           	                               
99225      	input         Sys_Clk         ;
           	                               
99226      	input         Sys_Clk_ClkS    ;
           	                               
99227      	input         Sys_Clk_En      ;
           	                               
99228      	input         Sys_Clk_EnS     ;
           	                               
99229      	input         Sys_Clk_RetRstN ;
           	                               
99230      	input         Sys_Clk_RstN    ;
           	                               
99231      	input         Sys_Clk_Tm      ;
           	                               
99232      	output        Sys_Pwr_Idle    ;
           	                               
99233      	output        Sys_Pwr_WakeUp  ;
           	                               
99234      	input  [7:0]  Width1          ;
           	                               
99235      	wire [63:0] u_214c         ;
           	                            
99236      	wire [11:0] u_2ee2         ;
           	                            
99237      	wire [31:0] u_74           ;
           	                            
99238      	wire [31:0] u_ba23         ;
           	                            
99239      	wire [31:0] u_c2db         ;
           	                            
99240      	wire [1:0]  HeadBid        ;
           	                            
99241      	wire [1:0]  Keep           ;
           	                            
99242      	wire [8:0]  LT             ;
           	                            
99243      	wire [5:0]  Len1Cross      ;
           	                            
99244      	wire [5:0]  Len1Len        ;
           	                            
99245      	wire        SplitOnCross   ;
           	                            
99246      	wire        SplitOnLen     ;
           	                            
99247      	wire [1:0]  TailBid        ;
           	                            
99248      	wire        X              ;
           	                            
99249      	reg  [5:0]  Len1S          ;
           	                            
99250      	wire [1:0]  uLen1S_caseSel ;
           	                            
99251      	assign LT = { 3'b0 , Len1 } + ( Addr [8:0] & { 1'b0 , Width1 } ) | { 1'b0 , Width1 };
           	                                                                                     
99252      	assign SplitOnLen = ( | ( LT & ~ MaxLen1 [8:0] ) );
           	                                                   
99253      	assign u_ba23 = Addr & ~ CrossB1 [31:0];
           	                                        
99254      	assign HeadBid = u_ba23 [11:10];
           	                                
99255      	assign u_214c = 64'b0000000000000000000000000000000000000000000000000000000001111111 | { CrossB1 , 1'b1 };
           	                                                                                                          
99256      	assign Keep = u_214c [11:10];
           	                             
99257      	assign u_c2db = Addr + { 26'b0 , Len1 } & ~ CrossB1 [31:0];
           	                                                           
99258      	assign TailBid = u_c2db [11:10];
           	                                
99259      	assign SplitOnCross = ( HeadBid & Keep ) != ( TailBid & Keep );
           	                                                               
99260      	assign u_74 = ~ Addr & CrossB1 [31:0];
           	                                      
99261      	assign Len1Cross = u_74 [5:0];
           	                              
99262      	assign X = ( | ( Len1Cross & ~ MaxLen1 [5:0] ) );
           	                                                 
99263      	assign u_2ee2 = MaxLen1 - { 4'b0 , Addr [7:0] & ( Width1 | 8'b00000011 ) };
           	                                                                           
99264      	assign Len1Len = u_2ee2 [5:0];
           	                              
99265      	assign uLen1S_caseSel =
           	                       
99266      		{ SplitOnLen & ( ~ SplitOnCross | X ) , SplitOnCross & ( ~ SplitOnLen | ~ X ) } ;
           		                                                                                 
99267      	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
           	                                                        
99268      		case ( uLen1S_caseSel )
           		                       
99269      			2'b01   : Len1S = Len1Cross ;
           			                             
99270      			2'b10   : Len1S = Len1Len ;
           			                           
99271      			default : Len1S = 6'b0 ;
           			                        
99272      		endcase
           		       
99273      	end
           	   
99274      	assign Split = SplitOnCross | SplitOnLen;
           	                                         
99275      	assign Sys_Pwr_Idle = 1'b1;
           	                           
99276      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
99277      endmodule
                    
99278      
           
99279      `timescale 1ps/1ps
                             
99280      module rsnoc_z_H_R_G_G2_S_U_af5a9b11 (
                                                 
99281      	CmdRx_CurIsWrite
           	                
99282      ,	CmdRx_MatchId
            	             
99283      ,	CmdRx_StrmLen1MSB
            	                 
99284      ,	CmdRx_StrmRatio
            	               
99285      ,	CmdRx_StrmType
            	              
99286      ,	CmdRx_StrmValid
            	               
99287      ,	CmdRx_Vld
            	         
99288      ,	CmdTx_CurIsWrite
            	                
99289      ,	CmdTx_Err
            	         
99290      ,	CmdTx_MatchId
            	             
99291      ,	CmdTx_Split
            	           
99292      ,	CmdTx_StrmLen1MSB
            	                 
99293      ,	CmdTx_StrmRatio
            	               
99294      ,	CmdTx_StrmType
            	              
99295      ,	CmdTx_StrmValid
            	               
99296      ,	CmdTx_SubWord
            	             
99297      ,	CmdTx_Vld
            	         
99298      ,	GenRx_Req_Addr
            	              
99299      ,	GenRx_Req_Be
            	            
99300      ,	GenRx_Req_BurstType
            	                   
99301      ,	GenRx_Req_Data
            	              
99302      ,	GenRx_Req_Last
            	              
99303      ,	GenRx_Req_Len1
            	              
99304      ,	GenRx_Req_Lock
            	              
99305      ,	GenRx_Req_Opc
            	             
99306      ,	GenRx_Req_Rdy
            	             
99307      ,	GenRx_Req_SeqId
            	               
99308      ,	GenRx_Req_SeqUnOrdered
            	                      
99309      ,	GenRx_Req_SeqUnique
            	                   
99310      ,	GenRx_Req_User
            	              
99311      ,	GenRx_Req_Vld
            	             
99312      ,	GenTx_Req_Addr
            	              
99313      ,	GenTx_Req_Be
            	            
99314      ,	GenTx_Req_BurstType
            	                   
99315      ,	GenTx_Req_Data
            	              
99316      ,	GenTx_Req_Last
            	              
99317      ,	GenTx_Req_Len1
            	              
99318      ,	GenTx_Req_Lock
            	              
99319      ,	GenTx_Req_Opc
            	             
99320      ,	GenTx_Req_Rdy
            	             
99321      ,	GenTx_Req_SeqId
            	               
99322      ,	GenTx_Req_SeqUnOrdered
            	                      
99323      ,	GenTx_Req_SeqUnique
            	                   
99324      ,	GenTx_Req_User
            	              
99325      ,	GenTx_Req_Vld
            	             
99326      ,	Sys_Clk
            	       
99327      ,	Sys_Clk_ClkS
            	            
99328      ,	Sys_Clk_En
            	          
99329      ,	Sys_Clk_EnS
            	           
99330      ,	Sys_Clk_RetRstN
            	               
99331      ,	Sys_Clk_RstN
            	            
99332      ,	Sys_Clk_Tm
            	          
99333      ,	Sys_Pwr_Idle
            	            
99334      ,	Sys_Pwr_WakeUp
            	              
99335      ,	Translation_Found
            	                 
99336      ,	Translation_Key
            	               
99337      ,	Translation_MatchId
            	                   
99338      );
             
99339      	input         CmdRx_CurIsWrite       ;
           	                                      
99340      	input  [3:0]  CmdRx_MatchId          ;
           	                                      
99341      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
99342      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
99343      	input         CmdRx_StrmType         ;
           	                                      
99344      	input         CmdRx_StrmValid        ;
           	                                      
99345      	input         CmdRx_Vld              ;
           	                                      
99346      	output        CmdTx_CurIsWrite       ;
           	                                      
99347      	output        CmdTx_Err              ;
           	                                      
99348      	output [3:0]  CmdTx_MatchId          ;
           	                                      
99349      	output        CmdTx_Split            ;
           	                                      
99350      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
99351      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
99352      	output        CmdTx_StrmType         ;
           	                                      
99353      	output        CmdTx_StrmValid        ;
           	                                      
99354      	output        CmdTx_SubWord          ;
           	                                      
99355      	output        CmdTx_Vld              ;
           	                                      
99356      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
99357      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
99358      	input         GenRx_Req_BurstType    ;
           	                                      
99359      	input  [31:0] GenRx_Req_Data         ;
           	                                      
99360      	input         GenRx_Req_Last         ;
           	                                      
99361      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
99362      	input         GenRx_Req_Lock         ;
           	                                      
99363      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
99364      	output        GenRx_Req_Rdy          ;
           	                                      
99365      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
99366      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
99367      	input         GenRx_Req_SeqUnique    ;
           	                                      
99368      	input  [7:0]  GenRx_Req_User         ;
           	                                      
99369      	input         GenRx_Req_Vld          ;
           	                                      
99370      	output [31:0] GenTx_Req_Addr         ;
           	                                      
99371      	output [3:0]  GenTx_Req_Be           ;
           	                                      
99372      	output        GenTx_Req_BurstType    ;
           	                                      
99373      	output [31:0] GenTx_Req_Data         ;
           	                                      
99374      	output        GenTx_Req_Last         ;
           	                                      
99375      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
99376      	output        GenTx_Req_Lock         ;
           	                                      
99377      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
99378      	input         GenTx_Req_Rdy          ;
           	                                      
99379      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
99380      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
99381      	output        GenTx_Req_SeqUnique    ;
           	                                      
99382      	output [7:0]  GenTx_Req_User         ;
           	                                      
99383      	output        GenTx_Req_Vld          ;
           	                                      
99384      	input         Sys_Clk                ;
           	                                      
99385      	input         Sys_Clk_ClkS           ;
           	                                      
99386      	input         Sys_Clk_En             ;
           	                                      
99387      	input         Sys_Clk_EnS            ;
           	                                      
99388      	input         Sys_Clk_RetRstN        ;
           	                                      
99389      	input         Sys_Clk_RstN           ;
           	                                      
99390      	input         Sys_Clk_Tm             ;
           	                                      
99391      	output        Sys_Pwr_Idle           ;
           	                                      
99392      	output        Sys_Pwr_WakeUp         ;
           	                                      
99393      	input         Translation_Found      ;
           	                                      
99394      	output [29:0] Translation_Key        ;
           	                                      
99395      	input  [3:0]  Translation_MatchId    ;
           	                                      
99396      	wire [14:0] u_221                ;
           	                                  
99397      	reg  [3:0]  u_3873               ;
           	                                  
99398      	wire [14:0] u_64                 ;
           	                                  
99399      	wire        u_6afb               ;
           	                                  
99400      	reg         u_9b73               ;
           	                                  
99401      	wire [3:0]  u_b175               ;
           	                                  
99402      	wire        u_fa7a               ;
           	                                  
99403      	reg  [31:0] Acc_Addr             ;
           	                                  
99404      	reg  [62:0] Acc_CrossB1          ;
           	                                  
99405      	reg  [5:0]  Acc_Len1             ;
           	                                  
99406      	wire [3:0]  Acc_MatchId          ;
           	                                  
99407      	reg  [11:0] Acc_MaxLen1          ;
           	                                  
99408      	reg  [7:0]  Acc_Width1           ;
           	                                  
99409      	wire        Bypass               ;
           	                                  
99410      	wire [31:0] Cur_Addr             ;
           	                                  
99411      	wire [11:0] Cur_AddrInc          ;
           	                                  
99412      	wire        Cur_BurstAlign       ;
           	                                  
99413      	wire [62:0] Cur_CrossB1          ;
           	                                  
99414      	wire [5:0]  Cur_Len1             ;
           	                                  
99415      	wire [5:0]  Cur_Len1Dec          ;
           	                                  
99416      	reg  [5:0]  Cur_Len1S            ;
           	                                  
99417      	wire [11:0] Cur_MaxLen1          ;
           	                                  
99418      	wire [31:0] Cur_NextAddr         ;
           	                                  
99419      	wire [5:0]  Cur_NextLen1         ;
           	                                  
99420      	wire        Cur_Strm             ;
           	                                  
99421      	wire [7:0]  Cur_Width1           ;
           	                                  
99422      	wire        CurSplit             ;
           	                                  
99423      	wire        End                  ;
           	                                  
99424      	wire        Err                  ;
           	                                  
99425      	reg  [62:0] Gen_CrossB1          ;
           	                                  
99426      	reg  [11:0] Gen_MaxLen1          ;
           	                                  
99427      	reg  [7:0]  Gen_Width1           ;
           	                                  
99428      	reg         Idle                 ;
           	                                  
99429      	wire [5:0]  Len1S_Cross          ;
           	                                  
99430      	wire        NextTx               ;
           	                                  
99431      	wire        Pwr_Split_Idle       ;
           	                                  
99432      	reg         Ret_BurstType        ;
           	                                  
99433      	reg         Ret_Lock             ;
           	                                  
99434      	reg  [2:0]  Ret_Opc              ;
           	                                  
99435      	reg  [3:0]  Ret_SeqId            ;
           	                                  
99436      	reg         Ret_SeqUnOrdered     ;
           	                                  
99437      	reg  [7:0]  Ret_User             ;
           	                                  
99438      	wire        RxPre                ;
           	                                  
99439      	wire        RxPreStrm            ;
           	                                  
99440      	wire        RxWrap               ;
           	                                  
99441      	wire        Split_Cross          ;
           	                                  
99442      	wire [3:0]  WdCnt                ;
           	                                  
99443      	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
99444      	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
99445      	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
99446      	wire        uCur_Len1S_caseSel   ;
           	                                  
99447      	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
99448      	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
99449      	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
99450      	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
99451      	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
99452      	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
99453      	assign GenTx_Req_Vld =
           	                      
99454      		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
99455      	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
99456      	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
99457      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99458      	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
99459      	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
99460      	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
99461      	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
99462      	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99216      ,	Sys_Pwr_WakeUp
            	              
99217      ,	Width1
            	      
99218      );
             
99219      	input  [31:0] Addr            ;
           	                               
99220      	input  [62:0] CrossB1         ;
           	                               
99221      	input  [5:0]  Len1            ;
           	                               
99222      	output [5:0]  Len1S           ;
           	                               
99223      	input  [11:0] MaxLen1         ;
           	                               
99224      	output        Split           ;
           	                               
99225      	input         Sys_Clk         ;
           	                               
99226      	input         Sys_Clk_ClkS    ;
           	                               
99227      	input         Sys_Clk_En      ;
           	                               
99228      	input         Sys_Clk_EnS     ;
           	                               
99229      	input         Sys_Clk_RetRstN ;
           	                               
99230      	input         Sys_Clk_RstN    ;
           	                               
99231      	input         Sys_Clk_Tm      ;
           	                               
99232      	output        Sys_Pwr_Idle    ;
           	                               
99233      	output        Sys_Pwr_WakeUp  ;
           	                               
99234      	input  [7:0]  Width1          ;
           	                               
99235      	wire [63:0] u_214c         ;
           	                            
99236      	wire [11:0] u_2ee2         ;
           	                            
99237      	wire [31:0] u_74           ;
           	                            
99238      	wire [31:0] u_ba23         ;
           	                            
99239      	wire [31:0] u_c2db         ;
           	                            
99240      	wire [1:0]  HeadBid        ;
           	                            
99241      	wire [1:0]  Keep           ;
           	                            
99242      	wire [8:0]  LT             ;
           	                            
99243      	wire [5:0]  Len1Cross      ;
           	                            
99244      	wire [5:0]  Len1Len        ;
           	                            
99245      	wire        SplitOnCross   ;
           	                            
99246      	wire        SplitOnLen     ;
           	                            
99247      	wire [1:0]  TailBid        ;
           	                            
99248      	wire        X              ;
           	                            
99249      	reg  [5:0]  Len1S          ;
           	                            
99250      	wire [1:0]  uLen1S_caseSel ;
           	                            
99251      	assign LT = { 3'b0 , Len1 } + ( Addr [8:0] & { 1'b0 , Width1 } ) | { 1'b0 , Width1 };
           	                                                                                     
99252      	assign SplitOnLen = ( | ( LT & ~ MaxLen1 [8:0] ) );
           	                                                   
99253      	assign u_ba23 = Addr & ~ CrossB1 [31:0];
           	                                        
99254      	assign HeadBid = u_ba23 [11:10];
           	                                
99255      	assign u_214c = 64'b0000000000000000000000000000000000000000000000000000000001111111 | { CrossB1 , 1'b1 };
           	                                                                                                          
99256      	assign Keep = u_214c [11:10];
           	                             
99257      	assign u_c2db = Addr + { 26'b0 , Len1 } & ~ CrossB1 [31:0];
           	                                                           
99258      	assign TailBid = u_c2db [11:10];
           	                                
99259      	assign SplitOnCross = ( HeadBid & Keep ) != ( TailBid & Keep );
           	                                                               
99260      	assign u_74 = ~ Addr & CrossB1 [31:0];
           	                                      
99261      	assign Len1Cross = u_74 [5:0];
           	                              
99262      	assign X = ( | ( Len1Cross & ~ MaxLen1 [5:0] ) );
           	                                                 
99263      	assign u_2ee2 = MaxLen1 - { 4'b0 , Addr [7:0] & ( Width1 | 8'b00000011 ) };
           	                                                                           
99264      	assign Len1Len = u_2ee2 [5:0];
           	                              
99265      	assign uLen1S_caseSel =
           	                       
99266      		{ SplitOnLen & ( ~ SplitOnCross | X ) , SplitOnCross & ( ~ SplitOnLen | ~ X ) } ;
           		                                                                                 
99267      	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
           	                                                        
99268      		case ( uLen1S_caseSel )
           		                       
99269      			2'b01   : Len1S = Len1Cross ;
           			                             
99270      			2'b10   : Len1S = Len1Len ;
           			                           
99271      			default : Len1S = 6'b0 ;
           			                        
99272      		endcase
           		       
99273      	end
           	   
99274      	assign Split = SplitOnCross | SplitOnLen;
           	                                         
99275      	assign Sys_Pwr_Idle = 1'b1;
           	                           
99276      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
99277      endmodule
                    
99278      
           
99279      `timescale 1ps/1ps
                             
99280      module rsnoc_z_H_R_G_G2_S_U_af5a9b11 (
                                                 
99281      	CmdRx_CurIsWrite
           	                
99282      ,	CmdRx_MatchId
            	             
99283      ,	CmdRx_StrmLen1MSB
            	                 
99284      ,	CmdRx_StrmRatio
            	               
99285      ,	CmdRx_StrmType
            	              
99286      ,	CmdRx_StrmValid
            	               
99287      ,	CmdRx_Vld
            	         
99288      ,	CmdTx_CurIsWrite
            	                
99289      ,	CmdTx_Err
            	         
99290      ,	CmdTx_MatchId
            	             
99291      ,	CmdTx_Split
            	           
99292      ,	CmdTx_StrmLen1MSB
            	                 
99293      ,	CmdTx_StrmRatio
            	               
99294      ,	CmdTx_StrmType
            	              
99295      ,	CmdTx_StrmValid
            	               
99296      ,	CmdTx_SubWord
            	             
99297      ,	CmdTx_Vld
            	         
99298      ,	GenRx_Req_Addr
            	              
99299      ,	GenRx_Req_Be
            	            
99300      ,	GenRx_Req_BurstType
            	                   
99301      ,	GenRx_Req_Data
            	              
99302      ,	GenRx_Req_Last
            	              
99303      ,	GenRx_Req_Len1
            	              
99304      ,	GenRx_Req_Lock
            	              
99305      ,	GenRx_Req_Opc
            	             
99306      ,	GenRx_Req_Rdy
            	             
99307      ,	GenRx_Req_SeqId
            	               
99308      ,	GenRx_Req_SeqUnOrdered
            	                      
99309      ,	GenRx_Req_SeqUnique
            	                   
99310      ,	GenRx_Req_User
            	              
99311      ,	GenRx_Req_Vld
            	             
99312      ,	GenTx_Req_Addr
            	              
99313      ,	GenTx_Req_Be
            	            
99314      ,	GenTx_Req_BurstType
            	                   
99315      ,	GenTx_Req_Data
            	              
99316      ,	GenTx_Req_Last
            	              
99317      ,	GenTx_Req_Len1
            	              
99318      ,	GenTx_Req_Lock
            	              
99319      ,	GenTx_Req_Opc
            	             
99320      ,	GenTx_Req_Rdy
            	             
99321      ,	GenTx_Req_SeqId
            	               
99322      ,	GenTx_Req_SeqUnOrdered
            	                      
99323      ,	GenTx_Req_SeqUnique
            	                   
99324      ,	GenTx_Req_User
            	              
99325      ,	GenTx_Req_Vld
            	             
99326      ,	Sys_Clk
            	       
99327      ,	Sys_Clk_ClkS
            	            
99328      ,	Sys_Clk_En
            	          
99329      ,	Sys_Clk_EnS
            	           
99330      ,	Sys_Clk_RetRstN
            	               
99331      ,	Sys_Clk_RstN
            	            
99332      ,	Sys_Clk_Tm
            	          
99333      ,	Sys_Pwr_Idle
            	            
99334      ,	Sys_Pwr_WakeUp
            	              
99335      ,	Translation_Found
            	                 
99336      ,	Translation_Key
            	               
99337      ,	Translation_MatchId
            	                   
99338      );
             
99339      	input         CmdRx_CurIsWrite       ;
           	                                      
99340      	input  [3:0]  CmdRx_MatchId          ;
           	                                      
99341      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
99342      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
99343      	input         CmdRx_StrmType         ;
           	                                      
99344      	input         CmdRx_StrmValid        ;
           	                                      
99345      	input         CmdRx_Vld              ;
           	                                      
99346      	output        CmdTx_CurIsWrite       ;
           	                                      
99347      	output        CmdTx_Err              ;
           	                                      
99348      	output [3:0]  CmdTx_MatchId          ;
           	                                      
99349      	output        CmdTx_Split            ;
           	                                      
99350      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
99351      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
99352      	output        CmdTx_StrmType         ;
           	                                      
99353      	output        CmdTx_StrmValid        ;
           	                                      
99354      	output        CmdTx_SubWord          ;
           	                                      
99355      	output        CmdTx_Vld              ;
           	                                      
99356      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
99357      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
99358      	input         GenRx_Req_BurstType    ;
           	                                      
99359      	input  [31:0] GenRx_Req_Data         ;
           	                                      
99360      	input         GenRx_Req_Last         ;
           	                                      
99361      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
99362      	input         GenRx_Req_Lock         ;
           	                                      
99363      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
99364      	output        GenRx_Req_Rdy          ;
           	                                      
99365      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
99366      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
99367      	input         GenRx_Req_SeqUnique    ;
           	                                      
99368      	input  [7:0]  GenRx_Req_User         ;
           	                                      
99369      	input         GenRx_Req_Vld          ;
           	                                      
99370      	output [31:0] GenTx_Req_Addr         ;
           	                                      
99371      	output [3:0]  GenTx_Req_Be           ;
           	                                      
99372      	output        GenTx_Req_BurstType    ;
           	                                      
99373      	output [31:0] GenTx_Req_Data         ;
           	                                      
99374      	output        GenTx_Req_Last         ;
           	                                      
99375      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
99376      	output        GenTx_Req_Lock         ;
           	                                      
99377      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
99378      	input         GenTx_Req_Rdy          ;
           	                                      
99379      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
99380      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
99381      	output        GenTx_Req_SeqUnique    ;
           	                                      
99382      	output [7:0]  GenTx_Req_User         ;
           	                                      
99383      	output        GenTx_Req_Vld          ;
           	                                      
99384      	input         Sys_Clk                ;
           	                                      
99385      	input         Sys_Clk_ClkS           ;
           	                                      
99386      	input         Sys_Clk_En             ;
           	                                      
99387      	input         Sys_Clk_EnS            ;
           	                                      
99388      	input         Sys_Clk_RetRstN        ;
           	                                      
99389      	input         Sys_Clk_RstN           ;
           	                                      
99390      	input         Sys_Clk_Tm             ;
           	                                      
99391      	output        Sys_Pwr_Idle           ;
           	                                      
99392      	output        Sys_Pwr_WakeUp         ;
           	                                      
99393      	input         Translation_Found      ;
           	                                      
99394      	output [29:0] Translation_Key        ;
           	                                      
99395      	input  [3:0]  Translation_MatchId    ;
           	                                      
99396      	wire [14:0] u_221                ;
           	                                  
99397      	reg  [3:0]  u_3873               ;
           	                                  
99398      	wire [14:0] u_64                 ;
           	                                  
99399      	wire        u_6afb               ;
           	                                  
99400      	reg         u_9b73               ;
           	                                  
99401      	wire [3:0]  u_b175               ;
           	                                  
99402      	wire        u_fa7a               ;
           	                                  
99403      	reg  [31:0] Acc_Addr             ;
           	                                  
99404      	reg  [62:0] Acc_CrossB1          ;
           	                                  
99405      	reg  [5:0]  Acc_Len1             ;
           	                                  
99406      	wire [3:0]  Acc_MatchId          ;
           	                                  
99407      	reg  [11:0] Acc_MaxLen1          ;
           	                                  
99408      	reg  [7:0]  Acc_Width1           ;
           	                                  
99409      	wire        Bypass               ;
           	                                  
99410      	wire [31:0] Cur_Addr             ;
           	                                  
99411      	wire [11:0] Cur_AddrInc          ;
           	                                  
99412      	wire        Cur_BurstAlign       ;
           	                                  
99413      	wire [62:0] Cur_CrossB1          ;
           	                                  
99414      	wire [5:0]  Cur_Len1             ;
           	                                  
99415      	wire [5:0]  Cur_Len1Dec          ;
           	                                  
99416      	reg  [5:0]  Cur_Len1S            ;
           	                                  
99417      	wire [11:0] Cur_MaxLen1          ;
           	                                  
99418      	wire [31:0] Cur_NextAddr         ;
           	                                  
99419      	wire [5:0]  Cur_NextLen1         ;
           	                                  
99420      	wire        Cur_Strm             ;
           	                                  
99421      	wire [7:0]  Cur_Width1           ;
           	                                  
99422      	wire        CurSplit             ;
           	                                  
99423      	wire        End                  ;
           	                                  
99424      	wire        Err                  ;
           	                                  
99425      	reg  [62:0] Gen_CrossB1          ;
           	                                  
99426      	reg  [11:0] Gen_MaxLen1          ;
           	                                  
99427      	reg  [7:0]  Gen_Width1           ;
           	                                  
99428      	reg         Idle                 ;
           	                                  
99429      	wire [5:0]  Len1S_Cross          ;
           	                                  
99430      	wire        NextTx               ;
           	                                  
99431      	wire        Pwr_Split_Idle       ;
           	                                  
99432      	reg         Ret_BurstType        ;
           	                                  
99433      	reg         Ret_Lock             ;
           	                                  
99434      	reg  [2:0]  Ret_Opc              ;
           	                                  
99435      	reg  [3:0]  Ret_SeqId            ;
           	                                  
99436      	reg         Ret_SeqUnOrdered     ;
           	                                  
99437      	reg  [7:0]  Ret_User             ;
           	                                  
99438      	wire        RxPre                ;
           	                                  
99439      	wire        RxPreStrm            ;
           	                                  
99440      	wire        RxWrap               ;
           	                                  
99441      	wire        Split_Cross          ;
           	                                  
99442      	wire [3:0]  WdCnt                ;
           	                                  
99443      	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
99444      	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
99445      	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
99446      	wire        uCur_Len1S_caseSel   ;
           	                                  
99447      	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
99448      	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
99449      	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
99450      	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
99451      	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
99452      	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
99453      	assign GenTx_Req_Vld =
           	                      
99454      		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
99455      	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
99456      	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
99457      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
99458      	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
99459      	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
99460      	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
99461      	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
99462      	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99223      	input  [11:0] MaxLen1         ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Err) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99224      	output        Split           ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99230      	input         Sys_Clk_RstN    ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99231      	input         Sys_Clk_Tm      ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99237      	wire [31:0] u_74           ;
           	                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99244      	wire [5:0]  Len1Len        ;
           	                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98901      			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			<font color = "green">-1-</font>                                           
98902      			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           <font color = "green">			==></font>
98903      			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			<font color = "red">-2-</font>                                           
98904      		endcase
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98924      	,	.RxVld( Rx_Vld )
           	<font color = "red">-1-</font> 	                
98925      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
98926      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
98927      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
98928      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
98929      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
98930      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
98931      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
98932      	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           <font color = "red">	==></font>
98933      	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           <font color = "red">	==></font>
98934      	,	.Tx_0( u_6389_0 )
           <font color = "red">	==></font>
98935      	,	.Tx_1( u_6389_1 )
           <font color = "red">	==></font>
98936      	,	.Tx_10( u_6389_10 )
           <font color = "red">	==></font>
98937      	,	.Tx_11( u_6389_11 )
           <font color = "red">	==></font>
98938      	,	.Tx_13( u_6389_13 )
           <font color = "green">	==></font>
98939      	,	.Tx_15( u_6389_15 )
           <font color = "red">	==></font>
98940      	,	.Tx_16( u_6389_16 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98962      	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	<font color = "red">-1-</font>                                               
98963      	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           <font color = "red">	==></font>
98964      	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           <font color = "red">	==></font>
98965      	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           <font color = "red">	==></font>
98966      	assign ResponseP_CondL = u_6389_0;
           <font color = "red">	==></font>
98967      	assign ResponseP_RxRdCont = u_6389_20;
           <font color = "red">	==></font>
98968      	assign ResponseP_RdRspData = u_6389_15;
           <font color = "red">	==></font>
98969      	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           <font color = "red">	==></font>
98970      	assign uGenTx_Rsp_Status_caseSel =
           <font color = "red">	==></font>
98971      		{	ResponseP_CondL
           <font color = "red">		==></font>
98972      			,	ResponseP_RxRdCont & WdErr
           <font color = "red">			==></font>
98973      			,	ResponseP_RxRdCont & ~ WdErr
           <font color = "red">			==></font>
98974      			,	ResponseP_RdRspData & WdErr
           <font color = "red">			==></font>
98975      			,	ResponseP_RdRspData & ~ WdErr
           <font color = "red">			==></font>
98976      		}
           <font color = "green">		==></font>
98977      		;
           <font color = "red">		==></font>
98978      	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98982      			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			<font color = "green">-1-</font>                                     
98983      			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
98984      			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			<font color = "red">-2-</font>                                                          
98985      			default  : GenTx_Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99004      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	<font color = "red">-1-</font>                               
99005      endmodule
           <font color = "red">==></font>
99006      
           <font color = "red">==></font>
99007      `timescale 1ps/1ps
           <font color = "red">==></font>
99008      module rsnoc_z_H_R_G_G2_S_U_af5a9b11_0 (
           <font color = "red">==></font>
99009      	CmdRx_ApertureId
           <font color = "red">	==></font>
99010      ,	CmdRx_CxtId
           <font color = "red">==></font>
99011      ,	CmdRx_Err
           <font color = "red">==></font>
99012      ,	CmdRx_MatchId
           <font color = "red">==></font>
99013      ,	CmdRx_Split
           <font color = "red">==></font>
99014      ,	CmdRx_StrmLen1MSB
           <font color = "red">==></font>
99015      ,	CmdRx_StrmValid
           <font color = "red">==></font>
99016      ,	CmdRx_Vld
           <font color = "red">==></font>
99017      ,	ErrPld
           <font color = "red">==></font>
99018      ,	GenRx_Req_Addr
           <font color = "green">==></font>
99019      ,	GenRx_Req_Be
           <font color = "red">==></font>
99020      ,	GenRx_Req_BurstType
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99041      ,	Tx_Data
           <font color = "red">-1-</font> 	       
99042      ,	Tx_Head
           <font color = "red">==></font>
99043      ,	Tx_Rdy
           <font color = "red">==></font>
99044      ,	Tx_Tail
           <font color = "red">==></font>
99045      ,	Tx_Vld
           <font color = "red">==></font>
99046      );
           <font color = "red">==></font>
99047      	input  [8:0]   CmdRx_ApertureId       ;
           <font color = "red">	==></font>
99048      	input  [2:0]   CmdRx_CxtId            ;
           <font color = "red">	==></font>
99049      	input          CmdRx_Err              ;
           <font color = "red">	==></font>
99050      	input  [3:0]   CmdRx_MatchId          ;
           <font color = "red">	==></font>
99051      	input          CmdRx_Split            ;
           <font color = "red">	==></font>
99052      	input  [1:0]   CmdRx_StrmLen1MSB      ;
           <font color = "red">	==></font>
99053      	input          CmdRx_StrmValid        ;
           <font color = "red">	==></font>
99054      	input          CmdRx_Vld              ;
           <font color = "red">	==></font>
99055      	output         ErrPld                 ;
           <font color = "green">	==></font>
99056      	input  [31:0]  GenRx_Req_Addr         ;
           <font color = "red">	==></font>
99057      	input  [3:0]   GenRx_Req_Be           ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99078      	output         Sys_Pwr_WakeUp         ;
           	<font color = "red">-1-</font>                                       
99079      	output [107:0] Tx_Data                ;
           <font color = "red">	==></font>
99080      	output         Tx_Head                ;
           <font color = "red">	==></font>
99081      	input          Tx_Rdy                 ;
           <font color = "red">	==></font>
99082      	output         Tx_Tail                ;
           <font color = "red">	==></font>
99083      	output         Tx_Vld                 ;
           <font color = "red">	==></font>
99084      	wire [7:0]  u_6dba               ;
           <font color = "red">	==></font>
99085      	reg         u_7c15               ;
           <font color = "red">	==></font>
99086      	wire [3:0]  u_b175               ;
           <font color = "red">	==></font>
99087      	wire [13:0] u_b6f9               ;
           <font color = "red">	==></font>
99088      	wire        u_bdaa               ;
           <font color = "red">	==></font>
99089      	reg  [8:0]  ApertureIdR          ;
           <font color = "red">	==></font>
99090      	wire        Err_Decode           ;
           <font color = "red">	==></font>
99091      	wire        Err_Split            ;
           <font color = "red">	==></font>
99092      	wire        Err_StrmW            ;
           <font color = "green">	==></font>
99093      	wire [30:0] Hdr_Addr             ;
           <font color = "red">	==></font>
99094      	wire [2:0]  Hdr_Echo             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99115      	assign Err_StrmW = u_7c15 & Strm_Is;
           	<font color = "red">-1-</font>                                    
99116      	assign u_bdaa = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           <font color = "red">	==></font>
99117      	assign Hdr_Status = u_bdaa ? 2'b01 : 2'b00;
           <font color = "red">	==></font>
99118      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
99119      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
99120      			u_7c15 <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
99121      		else if ( CmdRx_Vld & NextRx )
           <font color = "red">		==></font>
99122      			u_7c15 <= #1.0 ( ~ CmdRx_StrmValid );
           <font color = "red">			==></font>
99123      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
99124      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
99125      			Strm_Is <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
99126      		else if ( CmdRx_Vld & NextRx )
           <font color = "red">		==></font>
99127      			Strm_Is <= #1.0 ( GenRx_Req_Opc == 3'b110 & u_b175 == 4'b1101 );
           <font color = "red">			==></font>
99128      	assign uHdr_Opc_caseSel =
           <font color = "red">	==></font>
99129      		{		GenRx_Req_Opc == 3'b110
           <font color = "green">		==></font>
99130      			,	GenRx_Req_Opc == 3'b101
           <font color = "red">			==></font>
99131      			,	GenRx_Req_Opc == 3'b010
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99166      	assign u_b6f9 = { ApertureIdR , 5'b0 };
           	<font color = "green">-1-</font>                                       
99167      	assign RouteId = { CmdRx_ApertureId , GenRx_Req_SeqId , GenRx_Req_Opc == 3'b100 | GenRx_Req_Opc == 3'b101 };
           <font color = "green">	==></font>
99168      	assign u_6dba = { CmdRx_StrmLen1MSB & { 2 { Strm_Is }  } , GenRx_Req_Len1 };
           	<font color = "red">-2-</font>                                                                            
99169      	assign TxAbort = Hdr_Opc == 4'b1000 & ~ Hdr_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99184      			1'b1    : Hdr_RouteId = u_b6f9 ;
           			<font color = "green">-1-</font>                                
99185      			1'b0    : Hdr_RouteId = RouteId ;
           <font color = "green">			==></font>
99186      			default : Hdr_RouteId = 14'b0 ;
           			<font color = "red">-2-</font>                               
99187      		endcase
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99190      		.Be( GenRx_Req_Be & ~ { 4 { 1'b0 }  } )
           		<font color = "green">-1-</font>                                       
99191      	,	.Data( GenRx_Req_Data )
           <font color = "green">	==></font>
99192      	,	.LastWord( 1'b0 )
           <font color = "green">	==></font>
99193      	,	.Payload( TxData )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99197      	assign Tx_Vld = GenRx_Req_Vld & ~ ( ErrPld );
           	<font color = "green">-1-</font>                                             
99198      endmodule
           <font color = "green">==></font>
99199      
           <font color = "red">-2-</font>
99200      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99202      	Addr
           	<font color = "green">-1-</font>    
99203      ,	CrossB1
           <font color = "green">==></font>
99204      ,	Len1
           <font color = "red">-2-</font> 	    
99205      ,	Len1S
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99218      );
           <font color = "green">-1-</font>  
99219      	input  [31:0] Addr            ;
           <font color = "green">	==></font>
99220      	input  [62:0] CrossB1         ;
           	<font color = "red">-2-</font>                               
99221      	input  [5:0]  Len1            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99226      	input         Sys_Clk_ClkS    ;
           	<font color = "green">-1-</font>                               
99227      	input         Sys_Clk_En      ;
           <font color = "green">	==></font>
99228      	input         Sys_Clk_EnS     ;
           	<font color = "red">-2-</font>                               
99229      	input         Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99233      	output        Sys_Pwr_WakeUp  ;
           	<font color = "green">-1-</font>                               
99234      	input  [7:0]  Width1          ;
           <font color = "green">	==></font>
99235      	wire [63:0] u_214c         ;
           	<font color = "red">-2-</font>                            
99236      	wire [11:0] u_2ee2         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99239      	wire [31:0] u_c2db         ;
           	<font color = "green">-1-</font>                            
99240      	wire [1:0]  HeadBid        ;
           <font color = "green">	==></font>
99241      	wire [1:0]  Keep           ;
           	<font color = "red">-2-</font>                            
99242      	wire [8:0]  LT             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99246      	wire        SplitOnLen     ;
           	<font color = "green">-1-</font>                            
99247      	wire [1:0]  TailBid        ;
           <font color = "green">	==></font>
99248      	wire        X              ;
           	<font color = "red">-2-</font>                            
99249      	reg  [5:0]  Len1S          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_212297">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_616e050d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
