Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Codes/Verilog/test1/test1.srcs/sim_1/new/tb_full_adder.v" Line 37
