<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__STM32G4xx__defines.html">STM32G4xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32G4xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines.png" border="0" usemap="#agroup____rcc____defines" alt=""/></div>
<map name="agroup____rcc____defines" id="agroup____rcc____defines">
<area shape="rect" href="group__STM32G4xx__defines.html" title="Defined Constants and Types for the STM32G4xx series." alt="" coords="5,749,159,774"/>
<area shape="rect" title="Defined Constants and Types for the STM32G4xx Reset and Clock Control" alt="" coords="207,749,309,774"/>
<area shape="rect" href="group__rcc__ahb1smenr__values.html" title=" " alt="" coords="377,5,578,45"/>
<area shape="rect" href="group__rcc__ahb2smenr.html" title=" " alt="" coords="377,69,578,109"/>
<area shape="rect" href="group__rcc__ahb3smenr.html" title=" " alt="" coords="377,133,578,173"/>
<area shape="rect" href="group__rcc__ahbenr__en.html" title=" " alt="" coords="394,197,561,237"/>
<area shape="rect" href="group__rcc__ahbrstr__rst.html" title=" " alt="" coords="396,261,559,301"/>
<area shape="rect" href="group__rcc__apb1enr__en.html" title=" " alt="" coords="391,325,564,365"/>
<area shape="rect" href="group__rcc__apb1rstr__rst.html" title=" " alt="" coords="393,389,562,429"/>
<area shape="rect" href="group__rcc__apb1smenr1.html" title=" " alt="" coords="377,453,578,493"/>
<area shape="rect" href="group__rcc__apb1smenr2.html" title=" " alt="" coords="377,517,578,557"/>
<area shape="rect" href="group__rcc__apb2enr__en.html" title=" " alt="" coords="395,581,560,621"/>
<area shape="rect" href="group__rcc__apb2rstr__rst.html" title=" " alt="" coords="397,645,558,685"/>
<area shape="rect" href="group__rcc__apb2smenr.html" title=" " alt="" coords="377,709,578,749"/>
<area shape="rect" href="group__rcc__bdcr__values.html" title=" " alt="" coords="374,773,581,813"/>
<area shape="rect" href="group__rcc__ccipr__values.html" title=" " alt="" coords="383,838,571,893"/>
<area shape="rect" href="group__rcc__cfgr__values.html" title=" " alt="" coords="408,917,547,942"/>
<area shape="rect" href="group__rcc__cicr__values.html" title=" " alt="" coords="379,967,575,1007"/>
<area shape="rect" href="group__rcc__cier__values.html" title=" " alt="" coords="380,1031,575,1071"/>
<area shape="rect" href="group__rcc__cifr__values.html" title=" " alt="" coords="380,1095,575,1135"/>
<area shape="rect" href="group__rcc__cr__values.html" title=" " alt="" coords="417,1159,538,1185"/>
<area shape="rect" href="group__rcc__crrcr.html" title=" " alt="" coords="374,1209,581,1249"/>
<area shape="rect" href="group__rcc__csr__values.html" title=" " alt="" coords="384,1273,571,1313"/>
<area shape="rect" href="group__rcc__icscr__values.html" title=" " alt="" coords="406,1338,549,1363"/>
<area shape="rect" href="group__rcc__pllcfgr__values.html" title=" " alt="" coords="357,1388,597,1428"/>
<area shape="rect" href="group__rcc__registers.html" title=" " alt="" coords="420,1453,535,1478"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__registers"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html">RCC Registers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cr__values.html">RCC_CR values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__icscr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__icscr__values.html">RCC_ICSCR values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__values.html">RCC_CFGR values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__values.html">RCC_PLLCFGR - PLL Configuration Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cier__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cier__values.html">RCC_CIER - Clock interrupt enable register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cifr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cifr__values.html">RCC_CIFR - Clock interrupt flag register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cicr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cicr__values.html">RCC_CICR - Clock interrupt clear register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBxRSTR reset values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTRx reset values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBxENR enable values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENRx enable values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahb1smenr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahb1smenr__values.html">RCC_AHB1SMENR - AHB1 periph clock in sleep mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahb2smenr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahb2smenr.html">RCC_AHB2SMENR - AHB2 periph clock in sleep mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahb3smenr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahb3smenr.html">RCC_AHB3SMENR - AHB3 periph clock in sleep mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1smenr1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1smenr1.html">RCC_APB1SMENR1 - APB1 periph clock in sleep mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1smenr2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1smenr2.html">RCC_APB1SMENR2 - APB1 periph clock in sleep mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2smenr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2smenr.html">RCC_APB2SMENR - APB2 periph clock in sleep mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__values.html">RCC_CCIPR - Peripherals independent clock config register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__bdcr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__bdcr__values.html">RCC_BDCR - Backup domain control register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__csr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__csr__values.html">RCC_CSR - Control/Status register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__crrcr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__crrcr.html">RCC_CRRCR Clock Recovery RC register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae4a437f71831d9914437e6723af664a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">rcc_clock_source</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0adbd6d583ecf7d1cef1f0791fe5b392f9">RCC_CPUCLK</a>
, <a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a24cb9e240d684855eeaf9fe25d6fc596">RCC_SYSCLK</a>
, <a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b">RCC_PERCLK</a>
, <a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a9e665c0139c30bc9304dcbea69d5ef2f">RCC_SYSTICKCLK</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0ad7735e9ae39360e47f61b940c491137f">RCC_HCLK3</a>
, <a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0af6eda6eea85efa82d5f4fd9a67422366">RCC_AHBCLK</a>
, <a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a01c21d38cb0ef8acef3ab11f78be8890">RCC_APB1CLK</a>
, <a class="el" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa6a10903fad5e4518a51ad2737d512de">RCC_APB2CLK</a>
<br />
 }</td></tr>
<tr class="memdesc:gae4a437f71831d9914437e6723af664a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerations for core system/bus clocks for user/driver/system access to base bus clocks not directly associated with a peripheral.  <a href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">More...</a><br /></td></tr>
<tr class="separator:gae4a437f71831d9914437e6723af664a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959b2a203b3b1916245b1a2be3e10c78"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga959b2a203b3b1916245b1a2be3e10c78">rcc_clock_3v3</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a56751585331d1657bb9abff14757bf39">RCC_CLOCK_3V3_24MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78ab1680583b61f8d7cdf09ae84cc916d15">RCC_CLOCK_3V3_48MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a9246c72724df4ea2f9fc7bb2c6d75c53">RCC_CLOCK_3V3_96MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a8d3e7541f9d24b23426131bbb724a018">RCC_CLOCK_3V3_170MHZ</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>
<br />
 }</td></tr>
<tr class="separator:ga959b2a203b3b1916245b1a2be3e10c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a30f9890f1aad692d58b4f1ba2b83fc1a">RCC_HSI48</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab686f52c2d2a0b91fcbf6fa6fdaebe67">RCC_HSI16</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab5a2c166099a8602a814743c4f66c5a2">RCC_FMAC</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4c6efd0ab205c16fed842a56bde2eadf">RCC_CORDIC</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac32ccb2bc9836c255d426400bf40e5b7">RCC_DMAMUX1</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = _REG_BIT(RCC_AHB1ENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 26)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 24)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab9908b4f0adf658b3aa7ef7de37a70ac">RCC_DAC4</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0157974d166217d0ef643a8d6a1c584a">RCC_DAC3</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a97699b26c46b12becf4ac732cceb3823">RCC_DAC2</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f3191fe98036f0eb1c31b59805b966a">RCC_ADC345</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a83ed06fff8f54632495c3c6f7d887103">RCC_ADC12</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">RCC_ADC1</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 13)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e">RCC_GPIOG</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(RCC_AHB2ENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831">RCC_QSPI</a> = _REG_BIT(RCC_AHB3ENR_OFFSET, 8)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940">RCC_FMC</a> = _REG_BIT(RCC_AHB3ENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 31)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7">RCC_I2C3</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 28)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4c525ec06867e37c8df4f0b09288e662">RCC_FDCAN</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685">RCC_UART5</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7">RCC_UART4</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6a36ec90310c8a20a1178e57941bc8a9">RCC_RTCAPB</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 10)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6">RCC_CRS</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5">RCC_TIM5</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">RCC_TIM4</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(RCC_APB1ENR1_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028">RCC_UCPD1</a> = _REG_BIT(RCC_APB1ENR2_OFFSET, 8)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a84f22df0eedbb2ba90bc26bcb7d4da8b">RCC_I2C4</a> = _REG_BIT(RCC_APB1ENR2_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a> = _REG_BIT(RCC_APB1ENR2_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25fe80ddf4dabf9187aaf7182f8d34c6">RCC_HRTIM1</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532">RCC_SAI1</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a455dfc250ac3baa10df8542dde58b5dc">RCC_TIM20</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afddf8740b25aefb53a1d0e6eb668011e">RCC_SPI4</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4">RCC_TIM8</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a> = _REG_BIT(RCC_APB2ENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4">SCC_SRAM1</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 9)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a13e080a3b7b60a71605b75a592395ba1">SCC_FMAC</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6277006a7b6a5332f9e59302ca22960">SCC_CORDIC</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acc916bbec2b84c8ce692cb6bf3764f50">SCC_DMAMUX1</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 2)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790">SCC_DMA2</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a> = _REG_BIT(RCC_AHB1SMENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 24)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aee92c2bbd31663c56ba42d629e77cd29">SCC_DAC4</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8beecd1f78a7eac4e545437057323d9b">SCC_DAC3</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1fd24f56c73d79085f3b0083d04ab2f">SCC_DAC2</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69fa1d54ad09b812c0068b6421d84a46">SCC_ADC345</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4e95ca0c44ca75ed1e2dfd247985fef8">SCC_ADC12</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8">SCC_ADC1</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a631b239aca8c8ca3c0ef1fcaa065dc12">SCC_CCMSRAM</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 10)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549">SCC_SRAM2</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7">SCC_GPIOG</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 4)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a> = _REG_BIT(RCC_AHB2SMENR_OFFSET, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b">SCC_QSPI</a> = _REG_BIT(RCC_AHB3SMENR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4">SCC_FMC</a> = _REG_BIT(RCC_AHB3SMENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 31)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765">SCC_I2C3</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 30)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 28)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3b387a88aad71bd13a3a8d1d7c16fce6">SCC_FDCAN</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e443743309c92a548eeff038da8a773">SCC_USB</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d">SCC_UART5</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4">SCC_UART4</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd">SCC_SPI3</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378">SCC_WWDG</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a586e83bf1cf25dcbe4dbe16e0bde7066">SCC_RTCAPB</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 10)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a34d9d59e65efab57e20c2380fa18a27f">SCC_CRS</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 4)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150">SCC_TIM5</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae">SCC_TIM4</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a> = _REG_BIT(RCC_APB1SMENR1_OFFSET, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a">SCC_UCPD1</a> = _REG_BIT(RCC_APB1SMENR2_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a866e650d47a300b010a0d6cf92986ef0">SCC_I2C4</a> = _REG_BIT(RCC_APB1SMENR2_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a> = _REG_BIT(RCC_APB1SMENR2_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8b23ca2ed555e121412c4ed3bb23dc99">SCC_HRTIM1</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 26)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53">SCC_SAI1</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa05890ca79f26822cf2f3e52ea48146a">SCC_TIM20</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9884c4f5fc4efcd15bbef3d9ca741efe">SCC_SPI4</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb">SCC_TIM8</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 13)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a> = _REG_BIT(RCC_APB2SMENR_OFFSET, 0)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a130f217e06a97c37a2463598eb609acb">RST_FMAC</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a29cd0b474a0c6f089083959be13d1bdd">RST_CORDIC</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7788b7aec2e67813c3e3b4e08b4287e7">RST_DMAMUX1</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099">RST_DMA2</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a> = _REG_BIT(RCC_AHB1RSTR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 26)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 24)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a18e115ca85e27dce978ae9277d4b9efc">RST_DAC4</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af45410e163fc541e7c298fbdf87eb379">RST_DAC3</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad6f37ffb322cfcbe016597d515ce0fb2">RST_DAC2</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a4c6e2a9627fdbafb4a8c38305ecc395a">RST_ADC345</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a36f304bb67accc6c480399bd1df8719e">RST_ADC12</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf">RST_ADC1</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 13)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d">RST_GPIOG</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 6)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(RCC_AHB2RSTR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b">RST_QSPI</a> = _REG_BIT(RCC_AHB3RSTR_OFFSET, 8)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a">RST_FMC</a> = _REG_BIT(RCC_AHB3RSTR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 31)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f">RST_I2C3</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 30)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 28)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3e56f41a6505ec646a173264c379c137">RST_FDCAN</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 25)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 23)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2">RST_UART5</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265">RST_UART4</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b">RST_CRS</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 5)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a">RST_TIM5</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">RST_TIM4</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(RCC_APB1RSTR1_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6">RST_UCPD1</a> = _REG_BIT(RCC_APB1RSTR2_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa08aa6e52c715bc64fe6c852cf260b74">RST_I2C4</a> = _REG_BIT(RCC_APB1RSTR2_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a> = _REG_BIT(RCC_APB1RSTR2_OFFSET, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7eba1c6865dff2d2f1c743a0d6b43b0f">RST_HRTIM1</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 26)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7">RST_SAI1</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 21)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9442f287f4a95b259b305db71ca7376e">RST_TIM20</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a171584ffcb262adea87b310c91eda726">RST_SPI4</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 14)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231">RST_TIM8</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = _REG_BIT(RCC_APB2RSTR_OFFSET, 0)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72735939a6346d2c22a47ea8e59d635"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab72735939a6346d2c22a47ea8e59d635">rcc_set_main_pll</a> (uint32_t pllsrc, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</td></tr>
<tr class="memdesc:gab72735939a6346d2c22a47ea8e59d635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reconfigures the main PLL for a HSE source.  <a href="group__rcc__defines.html#gab72735939a6346d2c22a47ea8e59d635">More...</a><br /></td></tr>
<tr class="separator:gab72735939a6346d2c22a47ea8e59d635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf49936af50688a96ec4f309f710c6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga4bbf49936af50688a96ec4f309f710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup clocks to run from PLL.  <a href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">More...</a><br /></td></tr>
<tr class="separator:ga4bbf49936af50688a96ec4f309f710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fd1ed2bbe9564b636fe3d0b0db2a54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54">rcc_clock_setup_hse_3v3</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga04fd1ed2bbe9564b636fe3d0b0db2a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup clocks with the HSE.  <a href="group__rcc__defines.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54">More...</a><br /></td></tr>
<tr class="separator:ga04fd1ed2bbe9564b636fe3d0b0db2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191d3afc5d5b87490c6a30fde59ba942"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga191d3afc5d5b87490c6a30fde59ba942">rcc_set_clock48_source</a> (uint32_t clksel)</td></tr>
<tr class="memdesc:ga191d3afc5d5b87490c6a30fde59ba942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock source for 48MHz clock.  <a href="group__rcc__defines.html#ga191d3afc5d5b87490c6a30fde59ba942">More...</a><br /></td></tr>
<tr class="separator:ga191d3afc5d5b87490c6a30fde59ba942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the specified (LP)UxART.  <a href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">More...</a><br /></td></tr>
<tr class="separator:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></td></tr>
<tr class="separator:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d761f0644c7602ebae1ce7d16a6e6c1"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3d761f0644c7602ebae1ce7d16a6e6c1">rcc_hsi_configs</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga3d761f0644c7602ebae1ce7d16a6e6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cb32c16269b987b4c03c6797f13ead"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga37cb32c16269b987b4c03c6797f13ead">rcc_hse_8mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga37cb32c16269b987b4c03c6797f13ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632de5dc30424686d0a939595bab1e60"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga632de5dc30424686d0a939595bab1e60">rcc_hse_12mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga632de5dc30424686d0a939595bab1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccff0a4dc3212b784204b700b77e62"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaebccff0a4dc3212b784204b700b77e62">rcc_hse_16mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:gaebccff0a4dc3212b784204b700b77e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837a46741fa32c6086a2158dc0f662a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga837a46741fa32c6086a2158dc0f662a2">RCC_CCIPR2_SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga837a46741fa32c6086a2158dc0f662a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">defgroup rcc_ccipr2_values RCC_CCIPR2 - Peripherals independent clock config register 2  <a href="group__rcc__defines.html#ga837a46741fa32c6086a2158dc0f662a2">More...</a><br /></td></tr>
<tr class="separator:ga837a46741fa32c6086a2158dc0f662a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea42ab357370d33cbb84df127b484110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaea42ab357370d33cbb84df127b484110">RCC_CCIPR2_QSPI_SYS</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaea42ab357370d33cbb84df127b484110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182577d28a4e2d552dabc434ae818b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga182577d28a4e2d552dabc434ae818b86">RCC_CCIPR2_QSPI_HSI16</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga182577d28a4e2d552dabc434ae818b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dbade4e7679cda9ddf8330b130d780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga35dbade4e7679cda9ddf8330b130d780">RCC_CCIPR2_QSPI_PLLQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga35dbade4e7679cda9ddf8330b130d780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad433ae80094e038ba748004c970119bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad433ae80094e038ba748004c970119bd">RCC_CCIPR2_QSPI_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gad433ae80094e038ba748004c970119bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4b8d620a20da592dab857af66805cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaea4b8d620a20da592dab857af66805cf">RCC_CCIPR2_I2C4_PCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaea4b8d620a20da592dab857af66805cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a513b071d8b96501401cd68238d339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab0a513b071d8b96501401cd68238d339">RCC_CCIPR2_I2C4_SYS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab0a513b071d8b96501401cd68238d339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81d4275c22333d457c16a4ed48d2c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac81d4275c22333d457c16a4ed48d2c84">RCC_CCIPR2_I2C4_HSI16</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac81d4275c22333d457c16a4ed48d2c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be59fb83065116576c580d27f11c084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0be59fb83065116576c580d27f11c084">RCC_CCIPR2_I2C4_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0be59fb83065116576c580d27f11c084"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32G4xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2020 Karl Palsson <a href="#" onclick="location.href='mai'+'lto:'+'kar'+'lp'+'@tw'+'ea'+'k.n'+'et'+'.au'; return false;">karlp<span class="obfuscator">.nosp@m.</span>@twe<span class="obfuscator">.nosp@m.</span>ak.ne<span class="obfuscator">.nosp@m.</span>t.au</a> </dd>
<dd>
 &copy;  2020 Sam Kirkham <a href="#" onclick="location.href='mai'+'lto:'+'sam'+'.k'+'irk'+'ha'+'m@c'+'od'+'eth'+'in'+'k.c'+'o.'+'uk'; return false;">sam.k<span class="obfuscator">.nosp@m.</span>irkh<span class="obfuscator">.nosp@m.</span>am@co<span class="obfuscator">.nosp@m.</span>deth<span class="obfuscator">.nosp@m.</span>ink.c<span class="obfuscator">.nosp@m.</span>o.uk</a> </dd>
<dd>
 &copy;  2020 Ben Brewer <a href="#" onclick="location.href='mai'+'lto:'+'ben'+'.b'+'rew'+'er'+'@co'+'de'+'thi'+'nk'+'.co'+'.u'+'k'; return false;">ben.b<span class="obfuscator">.nosp@m.</span>rewe<span class="obfuscator">.nosp@m.</span>r@cod<span class="obfuscator">.nosp@m.</span>ethi<span class="obfuscator">.nosp@m.</span>nk.co<span class="obfuscator">.nosp@m.</span>.uk</a></dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span class="obfuscator">.nosp@m.</span>n@se<span class="obfuscator">.nosp@m.</span>znam.<span class="obfuscator">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga859a9ba8fcc7c60a0f7dfd5865001f08" name="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859a9ba8fcc7c60a0f7dfd5865001f08">&#9670;&nbsp;</a></span>_REG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00779">779</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac81d4275c22333d457c16a4ed48d2c84" name="gac81d4275c22333d457c16a4ed48d2c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81d4275c22333d457c16a4ed48d2c84">&#9670;&nbsp;</a></span>RCC_CCIPR2_I2C4_HSI16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_I2C4_HSI16&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00653">653</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaea4b8d620a20da592dab857af66805cf" name="gaea4b8d620a20da592dab857af66805cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea4b8d620a20da592dab857af66805cf">&#9670;&nbsp;</a></span>RCC_CCIPR2_I2C4_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_I2C4_PCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00651">651</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga0be59fb83065116576c580d27f11c084" name="ga0be59fb83065116576c580d27f11c084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be59fb83065116576c580d27f11c084">&#9670;&nbsp;</a></span>RCC_CCIPR2_I2C4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_I2C4_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00654">654</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gab0a513b071d8b96501401cd68238d339" name="gab0a513b071d8b96501401cd68238d339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0a513b071d8b96501401cd68238d339">&#9670;&nbsp;</a></span>RCC_CCIPR2_I2C4_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_I2C4_SYS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00652">652</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga182577d28a4e2d552dabc434ae818b86" name="ga182577d28a4e2d552dabc434ae818b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182577d28a4e2d552dabc434ae818b86">&#9670;&nbsp;</a></span>RCC_CCIPR2_QSPI_HSI16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_QSPI_HSI16&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00647">647</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga35dbade4e7679cda9ddf8330b130d780" name="ga35dbade4e7679cda9ddf8330b130d780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35dbade4e7679cda9ddf8330b130d780">&#9670;&nbsp;</a></span>RCC_CCIPR2_QSPI_PLLQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_QSPI_PLLQ&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00648">648</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gad433ae80094e038ba748004c970119bd" name="gad433ae80094e038ba748004c970119bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad433ae80094e038ba748004c970119bd">&#9670;&nbsp;</a></span>RCC_CCIPR2_QSPI_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_QSPI_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00649">649</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaea42ab357370d33cbb84df127b484110" name="gaea42ab357370d33cbb84df127b484110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea42ab357370d33cbb84df127b484110">&#9670;&nbsp;</a></span>RCC_CCIPR2_QSPI_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_QSPI_SYS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00646">646</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga837a46741fa32c6086a2158dc0f662a2" name="ga837a46741fa32c6086a2158dc0f662a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837a46741fa32c6086a2158dc0f662a2">&#9670;&nbsp;</a></span>RCC_CCIPR2_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2_SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>defgroup rcc_ccipr2_values RCC_CCIPR2 - Peripherals independent clock config register 2 </p>

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00644">644</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga959b2a203b3b1916245b1a2be3e10c78" name="ga959b2a203b3b1916245b1a2be3e10c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959b2a203b3b1916245b1a2be3e10c78">&#9670;&nbsp;</a></span>rcc_clock_3v3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga959b2a203b3b1916245b1a2be3e10c78">rcc_clock_3v3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a56751585331d1657bb9abff14757bf39" name="gga959b2a203b3b1916245b1a2be3e10c78a56751585331d1657bb9abff14757bf39"></a>RCC_CLOCK_3V3_24MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78ab1680583b61f8d7cdf09ae84cc916d15" name="gga959b2a203b3b1916245b1a2be3e10c78ab1680583b61f8d7cdf09ae84cc916d15"></a>RCC_CLOCK_3V3_48MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a9246c72724df4ea2f9fc7bb2c6d75c53" name="gga959b2a203b3b1916245b1a2be3e10c78a9246c72724df4ea2f9fc7bb2c6d75c53"></a>RCC_CLOCK_3V3_96MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a8d3e7541f9d24b23426131bbb724a018" name="gga959b2a203b3b1916245b1a2be3e10c78a8d3e7541f9d24b23426131bbb724a018"></a>RCC_CLOCK_3V3_170MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24" name="gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24"></a>RCC_CLOCK_3V3_END&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00738">738</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gae4a437f71831d9914437e6723af664a0" name="gae4a437f71831d9914437e6723af664a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a437f71831d9914437e6723af664a0">&#9670;&nbsp;</a></span>rcc_clock_source</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">rcc_clock_source</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerations for core system/bus clocks for user/driver/system access to base bus clocks not directly associated with a peripheral. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0adbd6d583ecf7d1cef1f0791fe5b392f9" name="ggae4a437f71831d9914437e6723af664a0adbd6d583ecf7d1cef1f0791fe5b392f9"></a>RCC_CPUCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0a24cb9e240d684855eeaf9fe25d6fc596" name="ggae4a437f71831d9914437e6723af664a0a24cb9e240d684855eeaf9fe25d6fc596"></a>RCC_SYSCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b" name="ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b"></a>RCC_PERCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0a9e665c0139c30bc9304dcbea69d5ef2f" name="ggae4a437f71831d9914437e6723af664a0a9e665c0139c30bc9304dcbea69d5ef2f"></a>RCC_SYSTICKCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0ad7735e9ae39360e47f61b940c491137f" name="ggae4a437f71831d9914437e6723af664a0ad7735e9ae39360e47f61b940c491137f"></a>RCC_HCLK3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0af6eda6eea85efa82d5f4fd9a67422366" name="ggae4a437f71831d9914437e6723af664a0af6eda6eea85efa82d5f4fd9a67422366"></a>RCC_AHBCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0a01c21d38cb0ef8acef3ab11f78be8890" name="ggae4a437f71831d9914437e6723af664a0a01c21d38cb0ef8acef3ab11f78be8890"></a>RCC_APB1CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4a437f71831d9914437e6723af664a0aa6a10903fad5e4518a51ad2737d512de" name="ggae4a437f71831d9914437e6723af664a0aa6a10903fad5e4518a51ad2737d512de"></a>RCC_APB2CLK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00719">719</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga68c2b48bd51903ccf423c86458194354" name="ga68c2b48bd51903ccf423c86458194354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2b48bd51903ccf423c86458194354">&#9670;&nbsp;</a></span>rcc_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a30f9890f1aad692d58b4f1ba2b83fc1a" name="gga68c2b48bd51903ccf423c86458194354a30f9890f1aad692d58b4f1ba2b83fc1a"></a>RCC_HSI48&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013" name="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"></a>RCC_PLL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4" name="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"></a>RCC_HSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354ab686f52c2d2a0b91fcbf6fa6fdaebe67" name="gga68c2b48bd51903ccf423c86458194354ab686f52c2d2a0b91fcbf6fa6fdaebe67"></a>RCC_HSI16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4" name="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"></a>RCC_LSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782" name="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"></a>RCC_LSI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00770">770</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga54c7db24941f636ee238833c481ada48" name="ga54c7db24941f636ee238833c481ada48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c7db24941f636ee238833c481ada48">&#9670;&nbsp;</a></span>rcc_periph_clken</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346" name="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b" name="gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b"></a>RCC_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab5a2c166099a8602a814743c4f66c5a2" name="gga54c7db24941f636ee238833c481ada48ab5a2c166099a8602a814743c4f66c5a2"></a>RCC_FMAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4c6efd0ab205c16fed842a56bde2eadf" name="gga54c7db24941f636ee238833c481ada48a4c6efd0ab205c16fed842a56bde2eadf"></a>RCC_CORDIC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac32ccb2bc9836c255d426400bf40e5b7" name="gga54c7db24941f636ee238833c481ada48ac32ccb2bc9836c255d426400bf40e5b7"></a>RCC_DMAMUX1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468" name="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468"></a>RCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546" name="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"></a>RCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d" name="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d"></a>RCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812" name="gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812"></a>RCC_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab9908b4f0adf658b3aa7ef7de37a70ac" name="gga54c7db24941f636ee238833c481ada48ab9908b4f0adf658b3aa7ef7de37a70ac"></a>RCC_DAC4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0157974d166217d0ef643a8d6a1c584a" name="gga54c7db24941f636ee238833c481ada48a0157974d166217d0ef643a8d6a1c584a"></a>RCC_DAC3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a97699b26c46b12becf4ac732cceb3823" name="gga54c7db24941f636ee238833c481ada48a97699b26c46b12becf4ac732cceb3823"></a>RCC_DAC2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f" name="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f"></a>RCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f3191fe98036f0eb1c31b59805b966a" name="gga54c7db24941f636ee238833c481ada48a6f3191fe98036f0eb1c31b59805b966a"></a>RCC_ADC345&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a83ed06fff8f54632495c3c6f7d887103" name="gga54c7db24941f636ee238833c481ada48a83ed06fff8f54632495c3c6f7d887103"></a>RCC_ADC12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14" name="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14"></a>RCC_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e" name="gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e"></a>RCC_GPIOG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4" name="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779" name="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"></a>RCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e" name="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea" name="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c" name="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680" name="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831" name="gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831"></a>RCC_QSPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940" name="gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940"></a>RCC_FMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26" name="gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26"></a>RCC_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7" name="gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7"></a>RCC_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b" name="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4c525ec06867e37c8df4f0b09288e662" name="gga54c7db24941f636ee238833c481ada48a4c525ec06867e37c8df4f0b09288e662"></a>RCC_FDCAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793" name="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793"></a>RCC_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a" name="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0" name="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685" name="gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685"></a>RCC_UART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7" name="gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7"></a>RCC_UART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155" name="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"></a>RCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b" name="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952" name="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"></a>RCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c" name="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514" name="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"></a>RCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6a36ec90310c8a20a1178e57941bc8a9" name="gga54c7db24941f636ee238833c481ada48a6a36ec90310c8a20a1178e57941bc8a9"></a>RCC_RTCAPB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6" name="gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6"></a>RCC_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb" name="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"></a>RCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69" name="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5" name="gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5"></a>RCC_TIM5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66" name="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66"></a>RCC_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf" name="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6" name="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028" name="gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028"></a>RCC_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a84f22df0eedbb2ba90bc26bcb7d4da8b" name="gga54c7db24941f636ee238833c481ada48a84f22df0eedbb2ba90bc26bcb7d4da8b"></a>RCC_I2C4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4" name="gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4"></a>RCC_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a25fe80ddf4dabf9187aaf7182f8d34c6" name="gga54c7db24941f636ee238833c481ada48a25fe80ddf4dabf9187aaf7182f8d34c6"></a>RCC_HRTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532" name="gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532"></a>RCC_SAI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a455dfc250ac3baa10df8542dde58b5dc" name="gga54c7db24941f636ee238833c481ada48a455dfc250ac3baa10df8542dde58b5dc"></a>RCC_TIM20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3" name="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"></a>RCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e" name="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"></a>RCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5" name="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"></a>RCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afddf8740b25aefb53a1d0e6eb668011e" name="gga54c7db24941f636ee238833c481ada48afddf8740b25aefb53a1d0e6eb668011e"></a>RCC_SPI4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8" name="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4" name="gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4"></a>RCC_TIM8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953" name="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e" name="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35" name="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35"></a>RCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac" name="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac"></a>SCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4" name="gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4"></a>SCC_SRAM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d" name="gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d"></a>SCC_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a13e080a3b7b60a71605b75a592395ba1" name="gga54c7db24941f636ee238833c481ada48a13e080a3b7b60a71605b75a592395ba1"></a>SCC_FMAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa6277006a7b6a5332f9e59302ca22960" name="gga54c7db24941f636ee238833c481ada48aa6277006a7b6a5332f9e59302ca22960"></a>SCC_CORDIC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acc916bbec2b84c8ce692cb6bf3764f50" name="gga54c7db24941f636ee238833c481ada48acc916bbec2b84c8ce692cb6bf3764f50"></a>SCC_DMAMUX1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790" name="gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790"></a>SCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300" name="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300"></a>SCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035" name="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035"></a>SCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707" name="gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707"></a>SCC_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aee92c2bbd31663c56ba42d629e77cd29" name="gga54c7db24941f636ee238833c481ada48aee92c2bbd31663c56ba42d629e77cd29"></a>SCC_DAC4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8beecd1f78a7eac4e545437057323d9b" name="gga54c7db24941f636ee238833c481ada48a8beecd1f78a7eac4e545437057323d9b"></a>SCC_DAC3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad1fd24f56c73d79085f3b0083d04ab2f" name="gga54c7db24941f636ee238833c481ada48ad1fd24f56c73d79085f3b0083d04ab2f"></a>SCC_DAC2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7" name="gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7"></a>SCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a69fa1d54ad09b812c0068b6421d84a46" name="gga54c7db24941f636ee238833c481ada48a69fa1d54ad09b812c0068b6421d84a46"></a>SCC_ADC345&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4e95ca0c44ca75ed1e2dfd247985fef8" name="gga54c7db24941f636ee238833c481ada48a4e95ca0c44ca75ed1e2dfd247985fef8"></a>SCC_ADC12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8" name="gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8"></a>SCC_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a631b239aca8c8ca3c0ef1fcaa065dc12" name="gga54c7db24941f636ee238833c481ada48a631b239aca8c8ca3c0ef1fcaa065dc12"></a>SCC_CCMSRAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549" name="gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549"></a>SCC_SRAM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7" name="gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7"></a>SCC_GPIOG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97" name="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97"></a>SCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98" name="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98"></a>SCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53" name="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53"></a>SCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7" name="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7"></a>SCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc" name="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc"></a>SCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af" name="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af"></a>SCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b" name="gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b"></a>SCC_QSPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4" name="gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4"></a>SCC_FMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56" name="gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56"></a>SCC_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765" name="gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765"></a>SCC_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633" name="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633"></a>SCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3b387a88aad71bd13a3a8d1d7c16fce6" name="gga54c7db24941f636ee238833c481ada48a3b387a88aad71bd13a3a8d1d7c16fce6"></a>SCC_FDCAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6e443743309c92a548eeff038da8a773" name="gga54c7db24941f636ee238833c481ada48a6e443743309c92a548eeff038da8a773"></a>SCC_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214" name="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214"></a>SCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5" name="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5"></a>SCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d" name="gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d"></a>SCC_UART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4" name="gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4"></a>SCC_UART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb" name="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb"></a>SCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc" name="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc"></a>SCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd" name="gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd"></a>SCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3" name="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3"></a>SCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378" name="gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378"></a>SCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a586e83bf1cf25dcbe4dbe16e0bde7066" name="gga54c7db24941f636ee238833c481ada48a586e83bf1cf25dcbe4dbe16e0bde7066"></a>SCC_RTCAPB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a34d9d59e65efab57e20c2380fa18a27f" name="gga54c7db24941f636ee238833c481ada48a34d9d59e65efab57e20c2380fa18a27f"></a>SCC_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838" name="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838"></a>SCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5" name="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5"></a>SCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150" name="gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150"></a>SCC_TIM5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae" name="gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae"></a>SCC_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8" name="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8"></a>SCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3" name="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3"></a>SCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a" name="gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a"></a>SCC_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a866e650d47a300b010a0d6cf92986ef0" name="gga54c7db24941f636ee238833c481ada48a866e650d47a300b010a0d6cf92986ef0"></a>SCC_I2C4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903" name="gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903"></a>SCC_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8b23ca2ed555e121412c4ed3bb23dc99" name="gga54c7db24941f636ee238833c481ada48a8b23ca2ed555e121412c4ed3bb23dc99"></a>SCC_HRTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53" name="gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53"></a>SCC_SAI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa05890ca79f26822cf2f3e52ea48146a" name="gga54c7db24941f636ee238833c481ada48aa05890ca79f26822cf2f3e52ea48146a"></a>SCC_TIM20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f" name="gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f"></a>SCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07" name="gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07"></a>SCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f" name="gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f"></a>SCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a9884c4f5fc4efcd15bbef3d9ca741efe" name="gga54c7db24941f636ee238833c481ada48a9884c4f5fc4efcd15bbef3d9ca741efe"></a>SCC_SPI4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1" name="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1"></a>SCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb" name="gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb"></a>SCC_TIM8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7" name="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7"></a>SCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773" name="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773"></a>SCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d" name="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d"></a>SCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00781">781</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga4bd6185a4613aaa3ee5447c3d86ba718" name="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd6185a4613aaa3ee5447c3d86ba718">&#9670;&nbsp;</a></span>rcc_periph_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61"></a>RST_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e"></a>RST_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a130f217e06a97c37a2463598eb609acb" name="gga4bd6185a4613aaa3ee5447c3d86ba718a130f217e06a97c37a2463598eb609acb"></a>RST_FMAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a29cd0b474a0c6f089083959be13d1bdd" name="gga4bd6185a4613aaa3ee5447c3d86ba718a29cd0b474a0c6f089083959be13d1bdd"></a>RST_CORDIC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7788b7aec2e67813c3e3b4e08b4287e7" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7788b7aec2e67813c3e3b4e08b4287e7"></a>RST_DMAMUX1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099" name="gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099"></a>RST_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2"></a>RST_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4" name="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4"></a>RST_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5"></a>RST_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a18e115ca85e27dce978ae9277d4b9efc" name="gga4bd6185a4613aaa3ee5447c3d86ba718a18e115ca85e27dce978ae9277d4b9efc"></a>RST_DAC4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af45410e163fc541e7c298fbdf87eb379" name="gga4bd6185a4613aaa3ee5447c3d86ba718af45410e163fc541e7c298fbdf87eb379"></a>RST_DAC3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ad6f37ffb322cfcbe016597d515ce0fb2" name="gga4bd6185a4613aaa3ee5447c3d86ba718ad6f37ffb322cfcbe016597d515ce0fb2"></a>RST_DAC2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764"></a>RST_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a4c6e2a9627fdbafb4a8c38305ecc395a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a4c6e2a9627fdbafb4a8c38305ecc395a"></a>RST_ADC345&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a36f304bb67accc6c480399bd1df8719e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a36f304bb67accc6c480399bd1df8719e"></a>RST_ADC12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf"></a>RST_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d" name="gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d"></a>RST_GPIOG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb" name="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208" name="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b" name="gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b"></a>RST_QSPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a" name="gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a"></a>RST_FMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a"></a>RST_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f" name="gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f"></a>RST_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044" name="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a3e56f41a6505ec646a173264c379c137" name="gga4bd6185a4613aaa3ee5447c3d86ba718a3e56f41a6505ec646a173264c379c137"></a>RST_FDCAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c"></a>RST_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8" name="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2"></a>RST_UART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265"></a>RST_UART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da" name="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"></a>RST_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24" name="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"></a>RST_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b" name="gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b"></a>RST_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa" name="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"></a>RST_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a" name="gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a"></a>RST_TIM5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361"></a>RST_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6"></a>RST_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa08aa6e52c715bc64fe6c852cf260b74" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa08aa6e52c715bc64fe6c852cf260b74"></a>RST_I2C4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775"></a>RST_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7eba1c6865dff2d2f1c743a0d6b43b0f" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7eba1c6865dff2d2f1c743a0d6b43b0f"></a>RST_HRTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7" name="gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7"></a>RST_SAI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9442f287f4a95b259b305db71ca7376e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9442f287f4a95b259b305db71ca7376e"></a>RST_TIM20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"></a>RST_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"></a>RST_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"></a>RST_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a171584ffcb262adea87b310c91eda726" name="gga4bd6185a4613aaa3ee5447c3d86ba718a171584ffcb262adea87b310c91eda726"></a>RST_SPI4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1" name="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231"></a>RST_TIM8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc" name="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"></a>RST_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00933">933</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04fd1ed2bbe9564b636fe3d0b0db2a54" name="ga04fd1ed2bbe9564b636fe3d0b0db2a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04fd1ed2bbe9564b636fe3d0b0db2a54">&#9670;&nbsp;</a></span>rcc_clock_setup_hse_3v3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_hse_3v3 </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup clocks with the HSE. </p>
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000004">Deprecated:</a></b></dt><dd>replaced by rcc_clock_setup_pll as a drop in replacement. </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL.">rcc_clock_setup_pll</a> which supports HSI16 as well as HSE, using the same clock structures. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00747">747</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph" id="agroup__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph">
<area shape="rect" title="Setup clocks with the HSE." alt="" coords="5,436,192,463"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,436,388,463"/>
<area shape="rect" href="group__flash__file.html#gaa2eec070b11319798ae9c2854d459003" title="Disable the data cache." alt="" coords="447,5,607,32"/>
<area shape="rect" href="group__flash__file.html#gae971613fad94342cea5285e1967a5d37" title="Enable the data cache." alt="" coords="448,56,605,83"/>
<area shape="rect" href="group__flash__file.html#ga2a73f933c575f521b4cdc6559619ba9c" title="Disable the Instruction Cache." alt="" coords="449,107,605,133"/>
<area shape="rect" href="group__flash__file.html#ga9d59965c0a87a40026078799f362533f" title="Enable the Instruction Cache." alt="" coords="450,157,603,184"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="474,208,579,235"/>
<area shape="rect" href="group__pwr__file.html#ga83af04fc3a7f3c01ad60b8db60d20ed6" title="Disable Boost Mode." alt="" coords="455,259,598,285"/>
<area shape="rect" href="group__pwr__file.html#ga56a17e04ad16c74f7d8454fc685ea332" title="Enable Boost Mode." alt="" coords="457,309,597,336"/>
<area shape="rect" href="group__pwr__file.html#ga5c20c3e54554d82e05cf53cc02fba118" title=" " alt="" coords="455,360,599,387"/>
<area shape="rect" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20" title=" " alt="" coords="479,411,574,437"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title=" " alt="" coords="480,461,573,488"/>
<area shape="rect" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode." alt="" coords="436,512,617,539"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title=" " alt="" coords="475,563,579,589"/>
<area shape="rect" href="group__rcc__file.html#gab72735939a6346d2c22a47ea8e59d635" title="Reconfigures the main PLL for a HSE source." alt="" coords="461,613,592,640"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title=" " alt="" coords="471,664,583,691"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title=" " alt="" coords="471,715,583,741"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title=" " alt="" coords="443,765,610,792"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="439,816,614,843"/>
<area shape="rect" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7" title=" " alt="" coords="452,867,601,909"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="665,816,797,843"/>
</map>
</div>

</div>
</div>
<a id="ga4bbf49936af50688a96ec4f309f710c6" name="ga4bbf49936af50688a96ec4f309f710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbf49936af50688a96ec4f309f710c6">&#9670;&nbsp;</a></span>rcc_clock_setup_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup clocks to run from PLL. </p>
<p >The arguments provide the pll source, multipliers, dividers, all that's needed to establish a system clock.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td>clock information structure. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00665">665</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00760">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="g4_2rcc_8h_source.html#l00761">rcc_clock_scale::apb1_frequency</a>, <a class="el" href="g4_2rcc_8h_source.html#l00762">rcc_clock_scale::apb2_frequency</a>, <a class="el" href="g4_2rcc_8h_source.html#l00757">rcc_clock_scale::boost</a>, <a class="el" href="flash__common__idcache_8h_source.html#l00031">FLASH_ACR_DCEN</a>, <a class="el" href="flash__common__idcache_8h_source.html#l00032">FLASH_ACR_ICEN</a>, <a class="el" href="g4_2rcc_8h_source.html#l00758">rcc_clock_scale::flash_config</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00032">flash_dcache_disable()</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00027">flash_dcache_enable()</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00042">flash_icache_disable()</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00037">flash_icache_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="g4_2rcc_8h_source.html#l00759">rcc_clock_scale::flash_waitstates</a>, <a class="el" href="g4_2rcc_8h_source.html#l00753">rcc_clock_scale::hpre</a>, <a class="el" href="g4_2rcc_8h_source.html#l00752">rcc_clock_scale::pll_source</a>, <a class="el" href="g4_2rcc_8h_source.html#l00747">rcc_clock_scale::pllm</a>, <a class="el" href="g4_2rcc_8h_source.html#l00748">rcc_clock_scale::plln</a>, <a class="el" href="g4_2rcc_8h_source.html#l00749">rcc_clock_scale::pllp</a>, <a class="el" href="g4_2rcc_8h_source.html#l00750">rcc_clock_scale::pllq</a>, <a class="el" href="g4_2rcc_8h_source.html#l00751">rcc_clock_scale::pllr</a>, <a class="el" href="g4_2rcc_8h_source.html#l00754">rcc_clock_scale::ppre1</a>, <a class="el" href="g4_2rcc_8h_source.html#l00755">rcc_clock_scale::ppre2</a>, <a class="el" href="pwr_8c_source.html#l00116">pwr_disable_boost()</a>, <a class="el" href="pwr_8c_source.html#l00108">pwr_enable_boost()</a>, <a class="el" href="pwr_8c_source.html#l00043">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8c_source.html#l00055">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb2_frequency</a>, <a class="el" href="g4_2rcc_8h_source.html#l00187">RCC_CFGR_SWx_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00189">RCC_CFGR_SWx_PLL</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="rcc_8c_source.html#l00532">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00508">rcc_osc_on()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00127">rcc_periph_clock_enable()</a>, <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>, <a class="el" href="g4_2rcc_8h_source.html#l00248">RCC_PLLCFGR_PLLSRC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00817">RCC_PWR</a>, <a class="el" href="rcc_8c_source.html#l00602">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_main_pll()</a>, <a class="el" href="rcc_8c_source.html#l00593">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00584">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00566">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00482">rcc_wait_for_osc_ready()</a>, <a class="el" href="rcc_8c_source.html#l00487">rcc_wait_for_sysclk_status()</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00756">rcc_clock_scale::vos_scale</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00747">rcc_clock_setup_hse_3v3()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph" id="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph">
<area shape="rect" title="Setup clocks to run from PLL." alt="" coords="5,436,153,463"/>
<area shape="rect" href="group__flash__file.html#gaa2eec070b11319798ae9c2854d459003" title="Disable the data cache." alt="" coords="212,5,372,32"/>
<area shape="rect" href="group__flash__file.html#gae971613fad94342cea5285e1967a5d37" title="Enable the data cache." alt="" coords="213,56,371,83"/>
<area shape="rect" href="group__flash__file.html#ga2a73f933c575f521b4cdc6559619ba9c" title="Disable the Instruction Cache." alt="" coords="214,107,370,133"/>
<area shape="rect" href="group__flash__file.html#ga9d59965c0a87a40026078799f362533f" title="Enable the Instruction Cache." alt="" coords="215,157,369,184"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="239,208,345,235"/>
<area shape="rect" href="group__pwr__file.html#ga83af04fc3a7f3c01ad60b8db60d20ed6" title="Disable Boost Mode." alt="" coords="221,259,363,285"/>
<area shape="rect" href="group__pwr__file.html#ga56a17e04ad16c74f7d8454fc685ea332" title="Enable Boost Mode." alt="" coords="222,309,362,336"/>
<area shape="rect" href="group__pwr__file.html#ga5c20c3e54554d82e05cf53cc02fba118" title=" " alt="" coords="220,360,364,387"/>
<area shape="rect" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20" title=" " alt="" coords="245,411,339,437"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title=" " alt="" coords="245,461,339,488"/>
<area shape="rect" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode." alt="" coords="201,512,383,539"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title=" " alt="" coords="240,563,344,589"/>
<area shape="rect" href="group__rcc__file.html#gab72735939a6346d2c22a47ea8e59d635" title="Reconfigures the main PLL for a HSE source." alt="" coords="227,613,357,640"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title=" " alt="" coords="236,664,348,691"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title=" " alt="" coords="236,715,348,741"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title=" " alt="" coords="209,765,375,792"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="205,816,379,843"/>
<area shape="rect" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7" title=" " alt="" coords="217,867,367,909"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="431,816,563,843"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph" id="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph">
<area shape="rect" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66" name="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00561">561</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373" name="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00556">556</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00105">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4" name="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00453">453</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00055">RCC_CICR</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00286">RCC_CICR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d" name="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00458">458</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00054">RCC_CIFR</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00273">RCC_CIFR_CSSF</a>.</p>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00766">rcc_get_clksel_freq()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph.png" border="0" usemap="#agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph" id="agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph">
<area shape="rect" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="611,5,781,32"/>
<area shape="rect" href="group__rcc__file.html#gaccd80812aee2800d2f34f6ccbffef941" title=" " alt="" coords="416,5,563,32"/>
<area shape="rect" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2" title="Get the peripheral clock speed for the specified (LP)UxART." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga3cfb3913707f5712833346ea2e6d4ba2" name="ga3cfb3913707f5712833346ea2e6d4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfb3913707f5712833346ea2e6d4ba2">&#9670;&nbsp;</a></span>rcc_get_usart_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_usart_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the specified (LP)UxART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usart</td><td>Base address of USART to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00783">783</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="stm32_2g4_2memorymap_8h_source.html#l00064">LPUART1_BASE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00628">RCC_CCIPR_LPUART1SEL_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00635">RCC_CCIPR_UART4SEL_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00634">RCC_CCIPR_UART5SEL_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00638">RCC_CCIPR_USART1SEL_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00637">RCC_CCIPR_USART2SEL_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00636">RCC_CCIPR_USART3SEL_SHIFT</a>, <a class="el" href="rcc_8c_source.html#l00766">rcc_get_clksel_freq()</a>, <a class="el" href="stm32_2g4_2memorymap_8h_source.html#l00052">UART4_BASE</a>, <a class="el" href="stm32_2g4_2memorymap_8h_source.html#l00053">UART5_BASE</a>, <a class="el" href="stm32_2g4_2memorymap_8h_source.html#l00080">USART1_BASE</a>, <a class="el" href="stm32_2g4_2memorymap_8h_source.html#l00050">USART2_BASE</a>, and <a class="el" href="stm32_2g4_2memorymap_8h_source.html#l00051">USART3_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph">
<area shape="rect" title="Get the peripheral clock speed for the specified (LP)UxART." alt="" coords="5,5,173,32"/>
<area shape="rect" href="group__rcc__file.html#gaccd80812aee2800d2f34f6ccbffef941" title=" " alt="" coords="221,5,368,32"/>
<area shape="rect" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="416,5,587,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph">
<area shape="rect" title="Get the peripheral clock speed for the specified (LP)UxART." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52" name="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00463">463</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00093">RCC_BDCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00684">RCC_BDCR_LSERDY</a>, <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00107">RCC_CR_HSERDY</a>, <a class="el" href="g4_2rcc_8h_source.html#l00109">RCC_CR_HSIRDY</a>, <a class="el" href="g4_2rcc_8h_source.html#l00103">RCC_CR_PLLRDY</a>, <a class="el" href="g4_2rcc_8h_source.html#l00095">RCC_CRRCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00713">RCC_CRRCR_HSI48RDY</a>, <a class="el" href="g4_2rcc_8h_source.html#l00094">RCC_CSR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00703">RCC_CSR_LSIRDY</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00482">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" id="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph">
<area shape="rect" title="Is the given oscillator ready?" alt="" coords="659,5,791,32"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="436,5,611,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see rcc_backupdomain_reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00093">RCC_BDCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00094">RCC_CSR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00093">RCC_BDCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00683">RCC_BDCR_LSEBYP</a>, <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00106">RCC_CR_HSEBYP</a>, <a class="el" href="g4_2rcc_8h_source.html#l00094">RCC_CSR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20" name="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00532">532</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00093">RCC_BDCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00095">RCC_CRRCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00094">RCC_CSR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" id="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,531,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97" name="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00508">508</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00093">RCC_BDCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00685">RCC_BDCR_LSEON</a>, <a class="el" href="g4_2rcc_8h_source.html#l00049">RCC_CR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00108">RCC_CR_HSEON</a>, <a class="el" href="g4_2rcc_8h_source.html#l00111">RCC_CR_HSION</a>, <a class="el" href="g4_2rcc_8h_source.html#l00104">RCC_CR_PLLON</a>, <a class="el" href="g4_2rcc_8h_source.html#l00095">RCC_CRRCR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00714">RCC_CRRCR_HSI48ON</a>, <a class="el" href="g4_2rcc_8h_source.html#l00094">RCC_CSR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00704">RCC_CSR_LSION</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,529,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga1c96c4bce0fe924171980aa993d2a0af" name="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96c4bce0fe924171980aa993d2a0af">&#9670;&nbsp;</a></span>rcc_osc_ready_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00362">362</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00055">RCC_CICR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00288">RCC_CICR_HSERDYC</a>, <a class="el" href="g4_2rcc_8h_source.html#l00284">RCC_CICR_HSI48RDYC</a>, <a class="el" href="g4_2rcc_8h_source.html#l00289">RCC_CICR_HSIRDYC</a>, <a class="el" href="g4_2rcc_8h_source.html#l00290">RCC_CICR_LSERDYC</a>, <a class="el" href="g4_2rcc_8h_source.html#l00291">RCC_CICR_LSIRDYC</a>, <a class="el" href="g4_2rcc_8h_source.html#l00287">RCC_CICR_PLLRDYC</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga7f7d1d31caae583cd72443e35885902b" name="ga7f7d1d31caae583cd72443e35885902b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d1d31caae583cd72443e35885902b">&#9670;&nbsp;</a></span>rcc_osc_ready_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00410">410</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00053">RCC_CIER</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga6507734e493649ea262e10a511581d67" name="ga6507734e493649ea262e10a511581d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6507734e493649ea262e10a511581d67">&#9670;&nbsp;</a></span>rcc_osc_ready_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00386">386</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00053">RCC_CIER</a>, <a class="el" href="g4_2rcc_8h_source.html#l00262">RCC_CIER_HSERDYIE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00258">RCC_CIER_HSI48RDYIE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00263">RCC_CIER_HSIRDYIE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00264">RCC_CIER_LSERDYIE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00265">RCC_CIER_LSIRDYIE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00261">RCC_CIER_PLLRDYIE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga01c3b6e7aee2cee13506e3f555539008" name="ga01c3b6e7aee2cee13506e3f555539008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c3b6e7aee2cee13506e3f555539008">&#9670;&nbsp;</a></span>rcc_osc_ready_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00434">434</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00054">RCC_CIFR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00275">RCC_CIFR_HSERDYF</a>, <a class="el" href="g4_2rcc_8h_source.html#l00271">RCC_CIFR_HSI48RDYF</a>, <a class="el" href="g4_2rcc_8h_source.html#l00276">RCC_CIFR_HSIRDYF</a>, <a class="el" href="g4_2rcc_8h_source.html#l00277">RCC_CIFR_LSERDYF</a>, <a class="el" href="g4_2rcc_8h_source.html#l00278">RCC_CIFR_LSIRDYF</a>, <a class="el" href="g4_2rcc_8h_source.html#l00274">RCC_CIFR_PLLRDYF</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00771">RCC_HSI48</a>, <a class="el" href="g4_2rcc_8h_source.html#l00775">RCC_LSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00776">RCC_LSI</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="crs__common__all_8c_source.html#l00039">crs_autotrim_usb_enable()</a>, <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>, and <a class="el" href="st__usbfs__v2_8c_source.html#l00030">st_usbfs_v2_usbd_init()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" title="Enable Peripheral Clock in running mode." alt="" coords="473,56,655,83"/>
<area shape="rect" href="group__crs__file.html#ga01a9ce5f79f9244985f2ad45c671cd37" title="This function enables automatic trimming of internal RC oscillator by USB SOF frames." alt="" coords="240,5,425,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="259,56,407,83"/>
<area shape="rect" href="st__usbfs__v2_8c.html#ac30ca3585e6fb0bfa943550faaf54f00" title="Initialize the USB device controller hardware of the STM32." alt="" coords="250,107,415,133"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,56,192,83"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBxRSTR reset values (full set)</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTRx reset values (full set)</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBxENR enable values (full set)</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENRx enable values (full set)</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBxENR enable values (full set)</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENRx enable values (full set)</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBxRSTR reset values (full set)</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTRx reset values (full set)</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga191d3afc5d5b87490c6a30fde59ba942" name="ga191d3afc5d5b87490c6a30fde59ba942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga191d3afc5d5b87490c6a30fde59ba942">&#9670;&nbsp;</a></span>rcc_set_clock48_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_clock48_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clksel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set clock source for 48MHz clock. </p>
<p >The 48 MHz clock is derived from one of the four following sources:</p><ul>
<li>PLLQ VCO (RCC_CCIPR_CLK48_PLLQ)</li>
<li>HSI48 internal oscillator (RCC_CCIPR_CLK48_HSI48)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clksel</td><td>One of the definitions above </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00760">760</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00092">RCC_CCIPR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00587">RCC_CCIPR_CLK48SEL_SHIFT</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00573">RCC_CCIPR_SEL_MASK</a>.</p>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b" name="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00602">602</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00753">rcc_clock_scale::hpre</a>, <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00181">RCC_CFGR_HPRE_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00182">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,540,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gab72735939a6346d2c22a47ea8e59d635" name="gab72735939a6346d2c22a47ea8e59d635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72735939a6346d2c22a47ea8e59d635">&#9670;&nbsp;</a></span>rcc_set_main_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_main_pll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>plln</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reconfigures the main PLL for a HSE source. </p>
<p >Any reserved bits are kept at their reset values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllsrc</td><td>Source for the main PLL input clock </td></tr>
    <tr><td class="paramname">pllm</td><td>Divider for the main PLL input clock </td></tr>
    <tr><td class="paramname">plln</td><td>Main PLL multiplication factor for VCO </td></tr>
    <tr><td class="paramname">pllp</td><td>Main PLL divider for ADC </td></tr>
    <tr><td class="paramname">pllq</td><td>Main PLL divider for QUADSPI, FDCAN, USB, SAI &amp; I2S </td></tr>
    <tr><td class="paramname">pllr</td><td>Main PLL divider for main system clock </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00621">621</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00747">rcc_clock_scale::pllm</a>, <a class="el" href="g4_2rcc_8h_source.html#l00748">rcc_clock_scale::plln</a>, <a class="el" href="g4_2rcc_8h_source.html#l00749">rcc_clock_scale::pllp</a>, <a class="el" href="g4_2rcc_8h_source.html#l00750">rcc_clock_scale::pllq</a>, <a class="el" href="g4_2rcc_8h_source.html#l00751">rcc_clock_scale::pllr</a>, <a class="el" href="g4_2rcc_8h_source.html#l00052">RCC_PLLCFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00242">RCC_PLLCFGR_PLLM_MASK</a>, <a class="el" href="g4_2rcc_8h_source.html#l00241">RCC_PLLCFGR_PLLM_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00235">RCC_PLLCFGR_PLLN_MASK</a>, <a class="el" href="g4_2rcc_8h_source.html#l00234">RCC_PLLCFGR_PLLN_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00228">RCC_PLLCFGR_PLLP_DIV17</a>, <a class="el" href="g4_2rcc_8h_source.html#l00227">RCC_PLLCFGR_PLLP_DIV7</a>, <a class="el" href="g4_2rcc_8h_source.html#l00200">RCC_PLLCFGR_PLLPDIV_MASK</a>, <a class="el" href="g4_2rcc_8h_source.html#l00201">RCC_PLLCFGR_PLLPDIV_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00229">RCC_PLLCFGR_PLLPEN</a>, <a class="el" href="g4_2rcc_8h_source.html#l00221">RCC_PLLCFGR_PLLQ_MASK</a>, <a class="el" href="g4_2rcc_8h_source.html#l00220">RCC_PLLCFGR_PLLQ_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00223">RCC_PLLCFGR_PLLQEN</a>, <a class="el" href="g4_2rcc_8h_source.html#l00212">RCC_PLLCFGR_PLLR_MASK</a>, <a class="el" href="g4_2rcc_8h_source.html#l00211">RCC_PLLCFGR_PLLR_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00214">RCC_PLLCFGR_PLLREN</a>, <a class="el" href="g4_2rcc_8h_source.html#l00250">RCC_PLLCFGR_PLLSRC_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00249">RCC_PLLCFGR_PLLSRC_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gab72735939a6346d2c22a47ea8e59d635_icgraph.png" border="0" usemap="#agroup__rcc__defines_gab72735939a6346d2c22a47ea8e59d635_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gab72735939a6346d2c22a47ea8e59d635_icgraph" id="agroup__rcc__defines_gab72735939a6346d2c22a47ea8e59d635_icgraph">
<area shape="rect" title="Reconfigures the main PLL for a HSE source." alt="" coords="436,5,567,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00151">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00150">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf" name="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00575">575</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00052">RCC_PLLCFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00250">RCC_PLLCFGR_PLLSRC_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00249">RCC_PLLCFGR_PLLSRC_SHIFT</a>.</p>

</div>
</div>
<a id="gaaf1b9174131b00a7014c0328a53a65a1" name="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b9174131b00a7014c0328a53a65a1">&#9670;&nbsp;</a></span>rcc_set_ppre1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00593">593</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00754">rcc_clock_scale::ppre1</a>, <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00164">RCC_CFGR_PPRE1_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00165">RCC_CFGR_PPRE1_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,548,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gac40c9478480f3a44c381c15482a563cd" name="gac40c9478480f3a44c381c15482a563cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40c9478480f3a44c381c15482a563cd">&#9670;&nbsp;</a></span>rcc_set_ppre2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00584">584</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00755">rcc_clock_scale::ppre2</a>, <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00162">RCC_CFGR_PPRE2_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00163">RCC_CFGR_PPRE2_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph.png" border="0" usemap="#agroup__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph" id="agroup__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,548,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga2c291271812c333d975807cd5ec99a36" name="ga2c291271812c333d975807cd5ec99a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c291271812c333d975807cd5ec99a36">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00566">566</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00193">RCC_CFGR_SW_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00194">RCC_CFGR_SW_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" id="agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,603,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga3373359648b1677ac49d2fe86bff99b7" name="ga3373359648b1677ac49d2fe86bff99b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373359648b1677ac49d2fe86bff99b7">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00651">651</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00191">RCC_CFGR_SWS_MASK</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00192">RCC_CFGR_SWS_SHIFT</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa" name="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p >Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00482">482</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00463">rcc_is_osc_ready()</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="5,5,180,32"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="228,5,360,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="436,5,611,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gaa768e6d3787b02f6dc93c8392b879ef7" name="gaa768e6d3787b02f6dc93c8392b879ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa768e6d3787b02f6dc93c8392b879ef7">&#9670;&nbsp;</a></span>rcc_wait_for_sysclk_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_sysclk_status </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00487">487</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g4_2rcc_8h_source.html#l00051">RCC_CFGR</a>, <a class="el" href="g4_2rcc_8h_source.html#l00191">RCC_CFGR_SWS_MASK</a>, <a class="el" href="g4_2rcc_8h_source.html#l00192">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="g4_2rcc_8h_source.html#l00188">RCC_CFGR_SWx_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00187">RCC_CFGR_SWx_HSI16</a>, <a class="el" href="g4_2rcc_8h_source.html#l00189">RCC_CFGR_SWx_PLL</a>, <a class="el" href="g4_2rcc_8h_source.html#l00773">RCC_HSE</a>, <a class="el" href="g4_2rcc_8h_source.html#l00774">RCC_HSI16</a>, and <a class="el" href="g4_2rcc_8h_source.html#l00772">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph.png" border="0" usemap="#agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" id="agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,585,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,13,388,39"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,13,192,39"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622" name="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00055">55</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>, and <a class="el" href="rcc_8c_source.html#l00766">rcc_get_clksel_freq()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1" name="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00056">56</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>, and <a class="el" href="rcc_8c_source.html#l00766">rcc_get_clksel_freq()</a>.</p>

</div>
</div>
<a id="ga2f1b40f85aa73bc45b6d1cbb255881d9" name="ga2f1b40f85aa73bc45b6d1cbb255881d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1b40f85aa73bc45b6d1cbb255881d9">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb2_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00057">57</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00665">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="ga632de5dc30424686d0a939595bab1e60" name="ga632de5dc30424686d0a939595bab1e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga632de5dc30424686d0a939595bab1e60">&#9670;&nbsp;</a></span>rcc_hse_12mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_12mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00210">210</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="gaebccff0a4dc3212b784204b700b77e62" name="gaebccff0a4dc3212b784204b700b77e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebccff0a4dc3212b784204b700b77e62">&#9670;&nbsp;</a></span>rcc_hse_16mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_16mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00285">285</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga37cb32c16269b987b4c03c6797f13ead" name="ga37cb32c16269b987b4c03c6797f13ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cb32c16269b987b4c03c6797f13ead">&#9670;&nbsp;</a></span>rcc_hse_8mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_8mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00134">134</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga3d761f0644c7602ebae1ce7d16a6e6c1" name="ga3d761f0644c7602ebae1ce7d16a6e6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d761f0644c7602ebae1ce7d16a6e6c1">&#9670;&nbsp;</a></span>rcc_hsi_configs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hsi_configs[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00059">59</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:22 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
