{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-331,-428",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD -left
preplace port qsfp0_gt -pg 1 -lvl 7 -x 2050 -y 300 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 7 -x 2050 -y 320 -defaultsOSRD -right
preplace port qsfp1_gt -pg 1 -lvl 7 -x 2050 -y 500 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 2050 -y 520 -defaultsOSRD -right
preplace port port-id_pcie_perst_l -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 7 -x 2050 -y 60 -defaultsOSRD
preplace portBus qsfp1_led -pg 1 -lvl 7 -x 2050 -y 540 -defaultsOSRD
preplace portBus qsfp0_led -pg 1 -lvl 7 -x 2050 -y 340 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 3 -x 750 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 80 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 44 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 118 117} -defaultsOSRD -pinDir pcie_mgt_0 left -pinY pcie_mgt_0 20L -pinDir PCIE_REFCLK left -pinY PCIE_REFCLK 40L -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir S00_AXI left -pinY S00_AXI 160L -pinDir S01_AXI left -pinY S01_AXI 140L -pinDir PCIE_PERST left -pinY PCIE_PERST 180L -pinDir axi_aclk right -pinY axi_aclk 170R -pinDir axi_aresetn right -pinY axi_aresetn 150R
preplace inst smartconnect -pg 1 -lvl 4 -x 1040 -y 40 -swap {58 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 0 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 99 98} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 80L -pinDir M00_AXI right -pinY M00_AXI 210R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir M02_AXI right -pinY M02_AXI 230R -pinDir aclk left -pinY aclk 230L -pinDir aresetn left -pinY aresetn 210L
preplace inst gnd -pg 1 -lvl 6 -x 1900 -y 40 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst channel_0 -pg 1 -lvl 6 -x 1900 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 49 51} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 20R -pinDir qsfp_clk right -pinY qsfp_clk 40R -pinDir tx_in left -pinY tx_in 20L -pinDir M_AXI left -pinY M_AXI 90L -pinDir sys_clk left -pinY sys_clk 130L -pinDir sys_resetn_in left -pinY sys_resetn_in 110L -pinBusDir leds right -pinBusY leds 60R
preplace inst channel_1 -pg 1 -lvl 6 -x 1900 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 49 51} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 20R -pinDir qsfp1_clk right -pinY qsfp1_clk 40R -pinDir tx_in left -pinY tx_in 20L -pinDir M_AXI left -pinY M_AXI 40L -pinDir sys_clk left -pinY sys_clk 80L -pinDir sys_resetn_in left -pinY sys_resetn_in 60L -pinBusDir leds right -pinBusY leds 60R
preplace inst abm_and_smem -pg 1 -lvl 2 -x 420 -y 200 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 72 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 0 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168} -defaultsOSRD -pinDir S_AXI_RAM1_PCI right -pinY S_AXI_RAM1_PCI 40R -pinDir S_AXI_RAM0_PCI right -pinY S_AXI_RAM0_PCI 60R -pinDir S_AXI_CTL right -pinY S_AXI_CTL 20R -pinDir S_AXI_RAM0_ETH right -pinY S_AXI_RAM0_ETH 170R -pinDir S_AXI_RAM1_ETH right -pinY S_AXI_RAM1_ETH 320R -pinDir clk right -pinY clk 340R -pinDir resetn right -pinY resetn 360R -pinDir hsi_cmd right -pinY hsi_cmd 380R -pinDir hsi_valid right -pinY hsi_valid 400R -pinDir hsi_clk right -pinY hsi_clk 420R -pinDir allow_writes_to_smem left -pinY allow_writes_to_smem 20L -pinBusDir hsi_data right -pinBusY hsi_data 440R
preplace inst packet_generator -pg 1 -lvl 5 -x 1540 -y 230 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 46 41 42 43 44 45 40 47 48 49 50 51 52 53} -defaultsOSRD -pinDir S_AXI_POKE_CTL left -pinY S_AXI_POKE_CTL 40L -pinDir S_AXI_SEND_CTL left -pinY S_AXI_SEND_CTL 20L -pinDir AXIS_TX0 right -pinY AXIS_TX0 90R -pinDir AXIS_TX1 right -pinY AXIS_TX1 70R -pinDir clk left -pinY clk 70L -pinDir resetn left -pinY resetn 90L
preplace inst his_ila -pg 1 -lvl 3 -x 750 -y 560 -swap {2 1 3 0} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 80L -pinBusDir probe2 left -pinBusY probe2 20L
preplace inst allow_writes_to_smem -pg 1 -lvl 1 -x 130 -y 200 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace netloc abm_and_smem_hsi_clk 1 2 1 N 620
preplace netloc abm_and_smem_hsi_cmd 1 2 1 N 580
preplace netloc abm_and_smem_hsi_data 1 2 1 N 640
preplace netloc abm_and_smem_hsi_valid 1 2 1 N 600
preplace netloc allow_writes_to_smem_dout 1 1 1 N 220
preplace netloc channel_0_leds 1 6 1 NJ 340
preplace netloc channel_1_leds 1 6 1 NJ 540
preplace netloc gnd_dout 1 6 1 NJ 60
preplace netloc pcie_bridge_0_axi_aclk 1 2 4 600J 330 880 330 1350 690 1750
preplace netloc pcie_bridge_0_axi_aresetn 1 2 4 620J 350 900 350 1390 670 1710
preplace netloc sys_rst_n_0_1 1 0 3 NJ 160 N 160 620J
preplace netloc CLK_IN_D_0_1 1 0 3 NJ 140 N 140 NJ
preplace netloc S_AXI_CTL_1 1 2 2 600 60 NJ
preplace netloc S_AXI_POKE_1 1 4 1 N 270
preplace netloc S_AXI_SEND_CTL_1 1 4 1 N 250
preplace netloc channel_0_M_AXI 1 2 4 N 370 NJ 370 1370J 650 1690J
preplace netloc channel_1_M_AXI 1 2 4 N 520 NJ 520 1180J 710 1770J
preplace netloc channel_1_qsfp_gt 1 6 1 NJ 500
preplace netloc eth0_gt_serial_port 1 6 1 NJ 300
preplace netloc gt_ref_clk_0_1 1 6 1 NJ 320
preplace netloc packet_generator_AXIS_TX0 1 5 1 1730 320n
preplace netloc packet_generator_AXIS_TX1 1 5 1 N 300
preplace netloc pcie_bridge_0_M_AXI_B 1 3 1 N 120
preplace netloc qsfp_clk_0_1 1 6 1 NJ 520
preplace netloc smem_manager_S_AXI_RAM0_PCI 1 2 1 N 260
preplace netloc smem_manager_S_AXI_RAM1_PCI 1 2 1 N 240
preplace netloc xdma_0_pcie_mgt 1 0 3 NJ 120 N 120 NJ
levelinfo -pg 1 0 130 420 750 1040 1540 1900 2050
pagesize -pg 1 -db -bbox -sgen -140 0 2580 720
",
   "No Loops_ScaleFactor":"0.648981",
   "No Loops_TopLeft":"-136,-137",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port SYSCLK2 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_QSFP28_0_ACTIVITY_LED -pg 1 -lvl 4 -x 720 -y 80 -defaultsOSRD
preplace port port-id_HBM_CATTRIP_LS -pg 1 -lvl 4 -x 720 -y 60 -defaultsOSRD
preplace inst blinky -pg 1 -lvl 3 -x 600 -y 70 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 2 -x 360 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 120 -y -210 -defaultsOSRD
preplace netloc blinky_cattrip 1 3 1 NJ 60
preplace netloc blinky_led 1 3 1 NJ 80
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 1 NJ 70
preplace netloc SYSCLK2_1 1 0 2 NJ 70 N
levelinfo -pg 1 0 120 360 600 720
pagesize -pg 1 -db -bbox -sgen -120 -290 950 270
"
}
{
   "da_axi4_cnt":"2",
   "da_bram_cntlr_cnt":"2"
}
