
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -execute set asictop torus_bp; set datawidth 32 -files asic-par.tcl 
Date:		Fri Dec  6 10:56:29 2024
Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[10:56:29.232380] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS  fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Executing cmd 'set asictop torus_bp; set datawidth 32' ...
Sourcing file "asic-par.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog asic-post-synth.torus_bp.32.v
<CMD> set init_top_cell torus_bp_D_W32
<CMD> set init_lef_file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/06 10:56:46, mem=923.9M)
#% End Load MMMC data ... (date=12/06 10:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=924.8M, current mem=924.8M)
rc_corner

Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from setup-timing.tcl
Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
Read 816 cells in library 'tcbn65gpluswc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=96.5M, fe_cpu=0.30min, fe_real=0.33min, fe_mem=1064.6M) ***
#% Begin Load netlist data ... (date=12/06 10:56:49, mem=962.6M)
*** Begin netlist parsing (mem=1064.6M) ***
Created 816 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'asic-post-synth.torus_bp.32.v'

*** Memory Usage v#1 (Current mem = 1064.625M, initial mem = 494.906M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1064.6M) ***
#% End Load netlist data ... (date=12/06 10:56:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1011.1M, current mem=1011.1M)
Set top cell to torus_bp_D_W32.
Hooked 816 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell torus_bp_D_W32 ...
*** Netlist is unique.
** info: there are 3912 modules.
** info: there are 8791 stdCell insts.

*** Memory Usage v#1 (Current mem = 1147.039M, initial mem = 494.906M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: view_functional_wcl_slow
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_fast
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_typical
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
Read 816 cells in library 'tcbn65gplusbc' 
Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 816 cells in library 'tcbn65gplustc' 
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.2, real=0:00:27.0, peak res=1492.1M, current mem=1492.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.6M, current mem=1499.6M)
Current (total cpu=0:00:25.3, real=0:00:27.0, peak res=1499.6M, current mem=1499.6M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.3, real=0:00:27.0, peak res=1499.7M, current mem=1499.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.9M, current mem=1499.9M)
Current (total cpu=0:00:25.3, real=0:00:27.0, peak res=1499.9M, current mem=1499.9M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.4, real=0:00:27.0, peak res=1499.9M, current mem=1499.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1500.3M, current mem=1500.3M)
Current (total cpu=0:00:25.4, real=0:00:27.0, peak res=1500.3M, current mem=1500.3M)
Total number of combinational cells: 483
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 19
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
*** Message Summary: 33 warning(s), 0 error(s)

<CMD> floorPlan -d 1500 1500 2 2 2 2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
8791 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
8791 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=12/06 10:56:56, mem=1535.1M)

viaInitial starts at Fri Dec  6 10:56:56 2024
viaInitial ends at Fri Dec  6 10:56:56 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 10:56:56 2024 ***
SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic
SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2953.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 855 macros, 44 used
Read in 44 components
  44 core components: 44 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 2 special nets
Read in 88 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 1664
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 832
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2972.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 832 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       832      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/06 10:56:57, total cpu=0:00:00.4, real=0:00:01.0, peak res=1573.4M, current mem=1558.1M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
#% Begin addRing (date=12/06 10:56:57, mem=1558.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/06 10:56:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1558.1M, current mem=1556.7M)
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 10:56:57, mem=1556.7M)

Initialize fgc environment(mem: 1616.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.6M)
Stripe generation is complete.
vias are now being generated.
addStripe created 600 wires.
ViaGen created 995072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |     248768     |        0       |
|  VIA2  |     248768     |        0       |
|  VIA3  |     248768     |        0       |
|  VIA4  |     248768     |        0       |
|   M5   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 10:57:28, total cpu=0:00:31.5, real=0:00:31.0, peak res=1750.2M, current mem=1735.7M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 10:57:28, mem=1735.7M)

Initialize fgc environment(mem: 1795.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1795.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1795.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1795.5M)
Loading via instances (cpu: 0:00:01.4, real: 0:00:02.0, peak mem: 2107.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.5M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 600 wires.
ViaGen created 178802 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |     178802     |        0       |
|   M6   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 10:57:47, total cpu=0:00:18.4, real=0:00:19.0, peak res=2080.4M, current mem=1898.7M)
<CMD> createInstGroup poly0_0_sw
<CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_0_cli
<CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
<CMD> createInstGroup poly0_0_rx_ew
<CMD> createInstGroup poly0_0_tx_ew
<CMD> createInstGroup poly0_0_rx_ns
<CMD> createInstGroup poly0_0_tx_ns
<CMD> createInstGroup poly0_1_sw
<CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_1_cli
<CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
<CMD> createInstGroup poly0_1_rx_ew
<CMD> createInstGroup poly0_1_tx_ew
<CMD> createInstGroup poly0_1_rx_ns
<CMD> createInstGroup poly0_1_tx_ns
<CMD> createInstGroup poly0_2_sw
<CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_2_cli
<CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
<CMD> createInstGroup poly0_2_rx_ew
<CMD> createInstGroup poly0_2_tx_ew
<CMD> createInstGroup poly0_2_rx_ns
<CMD> createInstGroup poly0_2_tx_ns
<CMD> createInstGroup poly0_3_sw
<CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_3_cli
<CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
<CMD> createInstGroup poly0_3_rx_ew
<CMD> createInstGroup poly0_3_tx_ew
<CMD> createInstGroup poly0_3_rx_ns
<CMD> createInstGroup poly0_3_tx_ns
<CMD> createInstGroup poly1_0_sw
<CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_0_cli
<CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
<CMD> createInstGroup poly1_0_rx_ew
<CMD> createInstGroup poly1_0_tx_ew
<CMD> createInstGroup poly1_0_rx_ns
<CMD> createInstGroup poly1_0_tx_ns
<CMD> createInstGroup poly1_1_sw
<CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_1_cli
<CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
<CMD> createInstGroup poly1_1_rx_ew
<CMD> createInstGroup poly1_1_tx_ew
<CMD> createInstGroup poly1_1_rx_ns
<CMD> createInstGroup poly1_1_tx_ns
<CMD> createInstGroup poly1_2_sw
<CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_2_cli
<CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
<CMD> createInstGroup poly1_2_rx_ew
<CMD> createInstGroup poly1_2_tx_ew
<CMD> createInstGroup poly1_2_rx_ns
<CMD> createInstGroup poly1_2_tx_ns
<CMD> createInstGroup poly1_3_sw
<CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_3_cli
<CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
<CMD> createInstGroup poly1_3_rx_ew
<CMD> createInstGroup poly1_3_tx_ew
<CMD> createInstGroup poly1_3_rx_ns
<CMD> createInstGroup poly1_3_tx_ns
<CMD> createInstGroup poly2_0_sw
<CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_0_cli
<CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
<CMD> createInstGroup poly2_0_rx_ew
<CMD> createInstGroup poly2_0_tx_ew
<CMD> createInstGroup poly2_0_rx_ns
<CMD> createInstGroup poly2_0_tx_ns
<CMD> createInstGroup poly2_1_sw
<CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_1_cli
<CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
<CMD> createInstGroup poly2_1_rx_ew
<CMD> createInstGroup poly2_1_tx_ew
<CMD> createInstGroup poly2_1_rx_ns
<CMD> createInstGroup poly2_1_tx_ns
<CMD> createInstGroup poly2_2_sw
<CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_2_cli
<CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
<CMD> createInstGroup poly2_2_rx_ew
<CMD> createInstGroup poly2_2_tx_ew
<CMD> createInstGroup poly2_2_rx_ns
<CMD> createInstGroup poly2_2_tx_ns
<CMD> createInstGroup poly2_3_sw
<CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_3_cli
<CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
<CMD> createInstGroup poly2_3_rx_ew
<CMD> createInstGroup poly2_3_tx_ew
<CMD> createInstGroup poly2_3_rx_ns
<CMD> createInstGroup poly2_3_tx_ns
<CMD> createInstGroup poly3_0_sw
<CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_0_cli
<CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
<CMD> createInstGroup poly3_0_rx_ew
<CMD> createInstGroup poly3_0_tx_ew
<CMD> createInstGroup poly3_0_rx_ns
<CMD> createInstGroup poly3_0_tx_ns
<CMD> createInstGroup poly3_1_sw
<CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_1_cli
<CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
<CMD> createInstGroup poly3_1_rx_ew
<CMD> createInstGroup poly3_1_tx_ew
<CMD> createInstGroup poly3_1_rx_ns
<CMD> createInstGroup poly3_1_tx_ns
<CMD> createInstGroup poly3_2_sw
<CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_2_cli
<CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
<CMD> createInstGroup poly3_2_rx_ew
<CMD> createInstGroup poly3_2_tx_ew
<CMD> createInstGroup poly3_2_rx_ns
<CMD> createInstGroup poly3_2_tx_ns
<CMD> createInstGroup poly3_3_sw
<CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_3_cli
<CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
<CMD> createInstGroup poly3_3_rx_ew
<CMD> createInstGroup poly3_3_tx_ew
<CMD> createInstGroup poly3_3_rx_ns
<CMD> createInstGroup poly3_3_tx_ns
<CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
<CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:16.0/0:01:16.9 (1.0), mem = 2038.5M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 480 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1123494 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2071.07 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_bp_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2074.08)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9032
Total number of fetched objects 9032
Total number of fetched objects 9032
End delay calculation. (MEM=2245.52 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2245.52 CPU=0:00:03.3 REAL=0:00:04.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Inst-group poly0_0_rx_ew has no instances; so deleting it.
Inst-group poly0_0_tx_ew has no instances; so deleting it.
Inst-group poly0_0_rx_ns has no instances; so deleting it.
Inst-group poly0_0_tx_ns has no instances; so deleting it.
Inst-group poly0_1_rx_ew has no instances; so deleting it.
Inst-group poly0_1_tx_ew has no instances; so deleting it.
Inst-group poly0_1_rx_ns has no instances; so deleting it.
Inst-group poly0_1_tx_ns has no instances; so deleting it.
Inst-group poly0_2_rx_ew has no instances; so deleting it.
Inst-group poly0_2_tx_ew has no instances; so deleting it.
Inst-group poly0_2_rx_ns has no instances; so deleting it.
Inst-group poly0_2_tx_ns has no instances; so deleting it.
Inst-group poly0_3_rx_ew has no instances; so deleting it.
Inst-group poly0_3_tx_ew has no instances; so deleting it.
Inst-group poly0_3_rx_ns has no instances; so deleting it.
Inst-group poly0_3_tx_ns has no instances; so deleting it.
Inst-group poly1_0_rx_ew has no instances; so deleting it.
Inst-group poly1_0_tx_ew has no instances; so deleting it.
Inst-group poly1_0_rx_ns has no instances; so deleting it.
Inst-group poly1_0_tx_ns has no instances; so deleting it.
Inst-group poly1_1_rx_ew has no instances; so deleting it.
Inst-group poly1_1_tx_ew has no instances; so deleting it.
Inst-group poly1_1_rx_ns has no instances; so deleting it.
Inst-group poly1_1_tx_ns has no instances; so deleting it.
Inst-group poly1_2_rx_ew has no instances; so deleting it.
Inst-group poly1_2_tx_ew has no instances; so deleting it.
Inst-group poly1_2_rx_ns has no instances; so deleting it.
Inst-group poly1_2_tx_ns has no instances; so deleting it.
Inst-group poly1_3_rx_ew has no instances; so deleting it.
Inst-group poly1_3_tx_ew has no instances; so deleting it.
Inst-group poly1_3_rx_ns has no instances; so deleting it.
Inst-group poly1_3_tx_ns has no instances; so deleting it.
Inst-group poly2_0_rx_ew has no instances; so deleting it.
Inst-group poly2_0_tx_ew has no instances; so deleting it.
Inst-group poly2_0_rx_ns has no instances; so deleting it.
Inst-group poly2_0_tx_ns has no instances; so deleting it.
Inst-group poly2_1_rx_ew has no instances; so deleting it.
Inst-group poly2_1_tx_ew has no instances; so deleting it.
Inst-group poly2_1_rx_ns has no instances; so deleting it.
Inst-group poly2_1_tx_ns has no instances; so deleting it.
Inst-group poly2_2_rx_ew has no instances; so deleting it.
Inst-group poly2_2_tx_ew has no instances; so deleting it.
Inst-group poly2_2_rx_ns has no instances; so deleting it.
Inst-group poly2_2_tx_ns has no instances; so deleting it.
Inst-group poly2_3_rx_ew has no instances; so deleting it.
Inst-group poly2_3_tx_ew has no instances; so deleting it.
Inst-group poly2_3_rx_ns has no instances; so deleting it.
Inst-group poly2_3_tx_ns has no instances; so deleting it.
Inst-group poly3_0_rx_ew has no instances; so deleting it.
Inst-group poly3_0_tx_ew has no instances; so deleting it.
Inst-group poly3_0_rx_ns has no instances; so deleting it.
Inst-group poly3_0_tx_ns has no instances; so deleting it.
Inst-group poly3_1_rx_ew has no instances; so deleting it.
Inst-group poly3_1_tx_ew has no instances; so deleting it.
Inst-group poly3_1_rx_ns has no instances; so deleting it.
Inst-group poly3_1_tx_ns has no instances; so deleting it.
Inst-group poly3_2_rx_ew has no instances; so deleting it.
Inst-group poly3_2_tx_ew has no instances; so deleting it.
Inst-group poly3_2_rx_ns has no instances; so deleting it.
Inst-group poly3_2_tx_ns has no instances; so deleting it.
Inst-group poly3_3_rx_ew has no instances; so deleting it.
Inst-group poly3_3_tx_ew has no instances; so deleting it.
Inst-group poly3_3_rx_ns has no instances; so deleting it.
Inst-group poly3_3_tx_ns has no instances; so deleting it.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2229.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:14.7 mem=2245.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:15.3 mem=2245.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 4508 (53.9%) nets
3		: 3237 (38.7%) nets
4     -	14	: 453 (5.4%) nets
15    -	39	: 49 (0.6%) nets
40    -	79	: 92 (1.1%) nets
80    -	159	: 20 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8343 (0 fixed + 8343 movable) #buf cell=0 #inv cell=1430 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=8360 #term=33232 #term/net=3.98, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 8343 single + 0 double + 0 multi
Total standard cell length = 21.0372 (mm), area = 0.0379 (mm^2)
Estimated cell power/ground rail width = 0.365 um

Average module density = 0.051.
Density for module 'poly3_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 272110 sites (97960 um^2).
Density for module 'poly3_3_sw' = 0.065.
       = stdcell_area 5088 sites (1832 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly3_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 271265 sites (97655 um^2).
Density for module 'poly3_2_sw' = 0.065.
       = stdcell_area 5093 sites (1833 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly3_1_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly3_1_sw' = 0.065.
       = stdcell_area 5093 sites (1833 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly3_0_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly3_0_sw' = 0.064.
       = stdcell_area 5092 sites (1833 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly2_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 271640 sites (97790 um^2).
Density for module 'poly2_3_sw' = 0.065.
       = stdcell_area 5092 sites (1833 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly2_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270795 sites (97486 um^2).
Density for module 'poly2_2_sw' = 0.065.
       = stdcell_area 5099 sites (1836 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly2_1_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 269775 sites (97119 um^2).
Density for module 'poly2_1_sw' = 0.065.
       = stdcell_area 5099 sites (1836 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly2_0_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 269775 sites (97119 um^2).
Density for module 'poly2_0_sw' = 0.065.
       = stdcell_area 5098 sites (1835 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly1_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 272110 sites (97960 um^2).
Density for module 'poly1_3_sw' = 0.065.
       = stdcell_area 5092 sites (1833 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly1_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 271265 sites (97655 um^2).
Density for module 'poly1_2_sw' = 0.065.
       = stdcell_area 5099 sites (1836 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly1_1_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly1_1_sw' = 0.065.
       = stdcell_area 5099 sites (1836 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly1_0_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly1_0_sw' = 0.065.
       = stdcell_area 5098 sites (1835 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly0_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270030 sites (97211 um^2).
Density for module 'poly0_3_sw' = 0.065.
       = stdcell_area 5088 sites (1832 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly0_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 269195 sites (96910 um^2).
Density for module 'poly0_2_sw' = 0.065.
       = stdcell_area 5095 sites (1834 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly0_1_cli' = 0.006.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 268170 sites (96541 um^2).
Density for module 'poly0_1_sw' = 0.065.
       = stdcell_area 5095 sites (1834 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly0_0_cli' = 0.006.
       = stdcell_area 1478 sites (532 um^2) / alloc_area 268170 sites (96541 um^2).
Density for module 'poly0_0_sw' = 0.065.
       = stdcell_area 5094 sites (1834 um^2) / alloc_area 78960 sites (28426 um^2).
Density for the rest of the design = 0.000.
       = stdcell_area 54 sites (19 um^2) / alloc_area 633980 sites (228233 um^2).
Density for the design = 0.017.
       = stdcell_area 105186 sites (37867 um^2) / alloc_area 6215880 sites (2237717 um^2).
Pin Density = 0.005346.
            = total # of pins 33232 / total area 6215880.
Identified 32 spare or floating instances, with no clusters.




=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.903e-08 (9.18e-08 7.24e-09)
              Est.  stn bbox = 1.021e-07 (9.46e-08 7.58e-09)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2695.3M
Iteration  2: Total net bbox = 9.903e-08 (9.18e-08 7.24e-09)
              Est.  stn bbox = 1.021e-07 (9.46e-08 7.58e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2695.3M
Iteration  3: Total net bbox = 3.600e+03 (2.76e+03 8.44e+02)
              Est.  stn bbox = 3.863e+03 (2.95e+03 9.11e+02)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2730.5M
Active setup views:
    view_functional_wcl_slow
Iteration  4: Total net bbox = 5.454e+05 (2.69e+05 2.76e+05)
              Est.  stn bbox = 5.753e+05 (2.87e+05 2.88e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 2754.7M
Active setup views:
    view_functional_wcl_slow
Iteration  5: Total net bbox = 6.506e+05 (3.20e+05 3.30e+05)
              Est.  stn bbox = 6.818e+05 (3.40e+05 3.42e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2763.7M
Active setup views:
    view_functional_wcl_slow
Iteration  6: Total net bbox = 6.654e+05 (3.42e+05 3.23e+05)
              Est.  stn bbox = 6.968e+05 (3.63e+05 3.34e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2748.8M
Iteration  7: Total net bbox = 6.896e+05 (3.55e+05 3.35e+05)
              Est.  stn bbox = 7.257e+05 (3.77e+05 3.49e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2748.8M
Iteration  8: Total net bbox = 6.896e+05 (3.55e+05 3.35e+05)
              Est.  stn bbox = 7.257e+05 (3.77e+05 3.49e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 2748.8M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration  9: Total net bbox = 6.960e+05 (3.50e+05 3.46e+05)
              Est.  stn bbox = 7.312e+05 (3.72e+05 3.60e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 2748.8M
Iteration 10: Total net bbox = 6.960e+05 (3.50e+05 3.46e+05)
              Est.  stn bbox = 7.312e+05 (3.72e+05 3.60e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2748.8M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 11: Total net bbox = 7.163e+05 (3.62e+05 3.54e+05)
              Est.  stn bbox = 7.559e+05 (3.85e+05 3.71e+05)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 2748.8M
Iteration 12: Total net bbox = 7.163e+05 (3.62e+05 3.54e+05)
              Est.  stn bbox = 7.559e+05 (3.85e+05 3.71e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2748.8M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 13: Total net bbox = 7.109e+05 (3.61e+05 3.50e+05)
              Est.  stn bbox = 7.538e+05 (3.87e+05 3.67e+05)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 2748.8M
Iteration 14: Total net bbox = 7.109e+05 (3.61e+05 3.50e+05)
              Est.  stn bbox = 7.538e+05 (3.87e+05 3.67e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2748.8M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 15: Total net bbox = 7.134e+05 (3.63e+05 3.51e+05)
              Est.  stn bbox = 7.572e+05 (3.89e+05 3.68e+05)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 2754.4M
Iteration 16: Total net bbox = 7.134e+05 (3.63e+05 3.51e+05)
              Est.  stn bbox = 7.572e+05 (3.89e+05 3.68e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2754.4M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 17: Total net bbox = 7.234e+05 (3.67e+05 3.56e+05)
              Est.  stn bbox = 7.683e+05 (3.94e+05 3.75e+05)
              cpu = 0:00:17.6 real = 0:00:17.0 mem = 2810.8M
Iteration 18: Total net bbox = 7.234e+05 (3.67e+05 3.56e+05)
              Est.  stn bbox = 7.683e+05 (3.94e+05 3.75e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2810.8M
Iteration 19: Total net bbox = 7.234e+05 (3.67e+05 3.56e+05)
              Est.  stn bbox = 7.683e+05 (3.94e+05 3.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2810.8M
*** cost = 7.234e+05 (3.67e+05 3.56e+05) (cpu for global=0:00:50.9) real=0:00:52.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:26.5 real: 0:00:27.4
Core Placement runtime cpu: 0:00:41.0 real: 0:00:43.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Starting refinePlace (0:02:37 mem=2810.8M) ***
Total net bbox length = 7.234e+05 (3.672e+05 3.562e+05) (ext = 1.905e+04)
Move report: Detail placement moves 8343 insts, mean move: 0.65 um, max move: 22.17 um 
	Max move on inst (ys[2].xs[1].torus_switch_xy/e_out_data_reg_reg[6]): (1000.64, 1341.21) --> (1012.00, 1330.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2778.8MB
Summary Report:
Instances move: 8343 (out of 8343 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 22.17 um (Instance: ys[2].xs[1].torus_switch_xy/e_out_data_reg_reg[6]) (1000.64, 1341.21) -> (1012, 1330.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: EDFKCNQD1, constraint:Fence
Total net bbox length = 7.138e+05 (3.582e+05 3.556e+05) (ext = 1.905e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2778.8MB
*** Finished refinePlace (0:02:38 mem=2778.8M) ***
*** End of Placement (cpu=0:01:15, real=0:01:18, mem=2515.4M) ***

default core: bins with density > 0.750 =  0.04 % ( 3 / 7056 )
Density distribution unevenness ratio = 94.092%
*** Free Virtual Timing Model ...(mem=2531.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1123494 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_bp_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2513.6)
Total number of fetched objects 9032
End delay calculation. (MEM=2555.09 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2555.09 CPU=0:00:01.1 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8359 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8359
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8359 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.263576e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.57 seconds, mem = 2629.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  33195 
[NR-eGR]  M2  (2V)        164262  52486 
[NR-eGR]  M3  (3H)        203047   2925 
[NR-eGR]  M4  (4V)        192293    851 
[NR-eGR]  M5  (5H)         26987    618 
[NR-eGR]  M6  (6V)          6283    585 
[NR-eGR]  M7  (7H)        138256     13 
[NR-eGR]  M8  (8V)          2774      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       733902  90673 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 713843um
[NR-eGR] Total length: 733902um, number of vias: 90673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15706um, number of vias: 9390
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.40 seconds, mem = 2558.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.0, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:28, real = 0: 1:30, mem = 2532.0M **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:01:28.5/0:01:30.5 (1.0), totSession cpu/real = 0:02:44.6/0:02:47.4 (1.0), mem = 2532.0M
<CMD> ccopt_design
#% Begin ccopt_design (date=12/06 10:59:17, mem=2126.7M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:44.6/0:02:47.4 (1.0), mem = 2532.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 3152 sinks and 0 clock gates.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/functional_wcl_slow was created. It contains 3152 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_fast was created. It contains 3152 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_typical was created. It contains 3152 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2540.1M, init mem=2570.5M)
*info: Placed = 8343          
*info: Unplaced = 0           
Placement Density:1.69%(37867/2237717)
Placement Density (including fixed std cells):1.69%(37867/2237717)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2570.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:45.9/0:02:48.7 (1.0), mem = 2570.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3152 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3152 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2562.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8359 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8359
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8359 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.263576e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  33195 
[NR-eGR]  M2  (2V)        164262  52486 
[NR-eGR]  M3  (3H)        203047   2925 
[NR-eGR]  M4  (4V)        192293    851 
[NR-eGR]  M5  (5H)         26987    618 
[NR-eGR]  M6  (6V)          6283    585 
[NR-eGR]  M7  (7H)        138256     13 
[NR-eGR]  M8  (8V)          2774      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       733902  90673 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 713843um
[NR-eGR] Total length: 733902um, number of vias: 90673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15706um, number of vias: 9390
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.98 sec, Real: 1.99 sec, Curr Mem: 2584.68 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.2 real=0:00:02.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
  Slew time target (leaf):    0.089ns
  Slew time target (trunk):   0.089ns
  Slew time target (top):     0.090ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.052ns
  Buffer max distance: 588.732um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=588.732um, saturatedSlew=0.077ns, speed=6283.159um per ns, cellArea=17.122um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=544.127um, saturatedSlew=0.077ns, speed=8345.506um per ns, cellArea=14.555um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=435.385um, saturatedSlew=0.082ns, speed=2980.048um per ns, cellArea=34.728um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
  Sources:                     pin clk
  Total number of sinks:       3152
  Delay constrained sinks:     3152
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_wcl_slow:both.late:
  Skew target:                 0.052ns
Primary reporting skew groups are:
skew_group ideal_clock/functional_wcl_fast with 3152 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.8 real=0:00:02.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.2 real=0:00:07.3)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree ideal_clock...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree ideal_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=47, i=0, icg=0, dcg=0, l=0, total=47
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=473.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
      hp wire lengths  : top=0.000um, trunk=5160.400um, leaf=4254.000um, total=9414.400um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 47 
    Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:54 mem=2685.3M) ***
Total net bbox length = 7.216e+05 (3.620e+05 3.596e+05) (ext = 1.975e+04)
Move report: Detail placement moves 85 insts, mean move: 1.38 um, max move: 4.80 um 
	Max move on inst (ys[1].xs[2].torus_switch_xy/s0/U51): (1330.20, 970.40) --> (1333.20, 972.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2664.4MB
Summary Report:
Instances move: 85 (out of 8390 movable)
Instances flipped: 0
Mean displacement: 1.38 um
Max displacement: 4.80 um (Instance: ys[1].xs[2].torus_switch_xy/s0/U51) (1330.2, 970.4) -> (1333.2, 972.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 7.216e+05 (3.620e+05 3.596e+05) (ext = 1.975e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2664.4MB
*** Finished refinePlace (0:02:55 mem=2664.4M) ***
    ClockRefiner summary
    All clock instances: Moved 46, flipped 16 and cell swapped 0 (out of a total of 3199).
    The largest move was 3.6 um for CTS_ccl_buf_00041.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.4,1.46667)               1
    [1.46667,2.53333)           1
    [2.53333,3.6)               3
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (579.800,446.600)      (579.800,443.000)      CTS_ccl_buf_00044 (a lib_cell CKBD16) at (579.800,443.000), in power domain auto-default
         3.6         (966.200,470.000)      (966.200,466.400)      CTS_ccl_buf_00043 (a lib_cell CKBD16) at (966.200,466.400), in power domain auto-default
         3.6         (966.200,1146.800)     (966.200,1143.200)     CTS_ccl_buf_00041 (a lib_cell CKBD16) at (966.200,1143.200), in power domain auto-default
         2.4         (585.000,356.600)      (587.400,356.600)      CTS_ccl_a_buf_00026 (a lib_cell CKBD16) at (587.400,356.600), in power domain auto-default
         0.4         (1331.000,356.600)     (1331.400,356.600)     CTS_ccl_a_buf_00028 (a lib_cell CKBD16) at (1331.400,356.600), in power domain auto-default
         0           (1326.108,1275.318)    (1326.108,1275.318)    CTS_ccl_a_buf_00012 (a lib_cell CKBD16) at (1323.600,1274.600), in power domain auto-default
         0           (1326.693,1147.882)    (1326.693,1147.882)    CTS_ccl_a_buf_00034 (a lib_cell CKBD16) at (1323.600,1146.800), in power domain auto-default
         0           (969.293,1144.283)     (969.293,1144.283)     CTS_ccl_buf_00041 (a lib_cell CKBD16) at (966.200,1143.200), in power domain auto-default
         0           (528.107,1145.717)     (528.107,1145.717)     CTS_ccl_buf_00045 (a lib_cell CKBD16) at (525.600,1145.000), in power domain auto-default
         0           (528.692,471.082)      (528.692,471.082)      CTS_ccl_buf_00047 (a lib_cell CKBD16) at (525.600,470.000), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.4 real=0:00:01.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=47, i=0, icg=0, dcg=0, l=0, total=47
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=473.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
      cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.577pF, leaf=1.703pF, total=2.279pF
      wire lengths     : top=0.000um, trunk=5226.081um, leaf=12586.980um, total=17813.061um
      hp wire lengths  : top=0.000um, trunk=5175.200um, leaf=4260.600um, total=9435.800um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.089ns count=16 avg=0.039ns sd=0.013ns min=0.004ns max=0.072ns {15 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 5 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 47 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.282, max=0.352, avg=0.319, sd=0.020], skew [0.070 vs 0.052*], 81.3% {0.300, 0.352} (wid=0.050 ws=0.046) (gid=0.304 gs=0.025)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.282, max=0.352, avg=0.319, sd=0.020], skew [0.070 vs 0.052*], 81.3% {0.300, 0.352} (wid=0.050 ws=0.046) (gid=0.304 gs=0.025)
    Legalizer API calls during this step: 669 succeeded with high effort: 669 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.2 real=0:00:02.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        48 (unrouted=48, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 48 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 48 nets for routing of which 48 have one or more fixed wires.
(ccopt eGR): Start to route 48 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8405 nets ( ignored 8358 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 47 clock nets ( 47 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.760580e+04um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 13 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.233980e+04um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 13 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.721960e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.173580e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 12 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.077360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  33288 
[NR-eGR]  M2  (2V)        158889  50276 
[NR-eGR]  M3  (3H)        203897   4617 
[NR-eGR]  M4  (4V)        199025    853 
[NR-eGR]  M5  (5H)         26987    620 
[NR-eGR]  M6  (6V)          6283    587 
[NR-eGR]  M7  (7H)        138284     13 
[NR-eGR]  M8  (8V)          2774      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       736139  90254 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 721635um
[NR-eGR] Total length: 736139um, number of vias: 90254
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17943um, number of vias: 8971
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3245 
[NR-eGR]  M2  (2V)          2644  3907 
[NR-eGR]  M3  (3H)          8485  1813 
[NR-eGR]  M4  (4V)          6786     2 
[NR-eGR]  M5  (5H)             0     2 
[NR-eGR]  M6  (6V)             0     2 
[NR-eGR]  M7  (7H)            28     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        17943  8971 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 9474um
[NR-eGR] Total length: 17943um, number of vias: 8971
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 17943um, number of vias: 8971
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.49 sec, Real: 2.47 sec, Curr Mem: 2692.02 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:02.7 real=0:00:02.7)
    Routing using eGR only done.
Net route status summary:
  Clock:        48 (unrouted=1, trialRouted=0, noStatus=0, routed=47, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:58.3/0:03:01.4 (1.0), mem = 2692.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 47  Num Prerouted Wires = 9115
[NR-eGR] Read 8405 nets ( ignored 47 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 8358
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8358 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.116624e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.56 seconds, mem = 2797.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  33288 
[NR-eGR]  M2  (2V)        152199  49736 
[NR-eGR]  M3  (3H)        165583   5263 
[NR-eGR]  M4  (4V)        187690   1390 
[NR-eGR]  M5  (5H)         26743    998 
[NR-eGR]  M6  (6V)         16517    925 
[NR-eGR]  M7  (7H)        174837     59 
[NR-eGR]  M8  (8V)         10333      6 
[NR-eGR]  M9  (9H)          2085      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       735987  91665 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 721635um
[NR-eGR] Total length: 735987um, number of vias: 91665
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.37 seconds, mem = 2672.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.9, real=0:00:02.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:03:00.3/0:03:03.3 (1.0), mem = 2672.4M
    Congestion Repair done. (took cpu=0:00:02.0 real=0:00:02.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.7 real=0:00:06.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_bp_D_W32' of instances=8390 and nets=23674 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_bp_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2702.816M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=47, i=0, icg=0, dcg=0, l=0, total=47
    sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
    misc counts      : r=1, pp=0
    cell areas       : b=473.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
    cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
    sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.580pF, leaf=1.703pF, total=2.282pF
    wire lengths     : top=0.000um, trunk=5226.081um, leaf=12586.980um, total=17813.061um
    hp wire lengths  : top=0.000um, trunk=5175.200um, leaf=4260.600um, total=9435.800um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.089ns count=16 avg=0.039ns sd=0.013ns min=0.004ns max=0.073ns {15 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 47 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.283, max=0.355, avg=0.320, sd=0.021], skew [0.071 vs 0.052*], 78.2% {0.302, 0.354} (wid=0.050 ws=0.047) (gid=0.306 gs=0.026)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.283, max=0.355, avg=0.320, sd=0.021], skew [0.071 vs 0.052*], 78.2% {0.302, 0.354} (wid=0.050 ws=0.047) (gid=0.306 gs=0.026)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.2 real=0:00:07.3)
  Stage::Clustering done. (took cpu=0:00:09.5 real=0:00:09.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=47, i=0, icg=0, dcg=0, l=0, total=47
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=473.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
      cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=1.703pF, total=2.282pF
      wire lengths     : top=0.000um, trunk=5226.081um, leaf=12586.980um, total=17813.061um
      hp wire lengths  : top=0.000um, trunk=5175.200um, leaf=4260.600um, total=9435.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.089ns count=16 avg=0.039ns sd=0.013ns min=0.004ns max=0.073ns {15 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 47 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.283, max=0.355], skew [0.071 vs 0.052*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.283, max=0.355], skew [0.071 vs 0.052*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=47, i=0, icg=0, dcg=0, l=0, total=47
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=473.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
      cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=1.703pF, total=2.282pF
      wire lengths     : top=0.000um, trunk=5226.081um, leaf=12586.980um, total=17813.061um
      hp wire lengths  : top=0.000um, trunk=5175.200um, leaf=4260.600um, total=9435.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.089ns count=16 avg=0.039ns sd=0.013ns min=0.004ns max=0.073ns {15 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 47 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.283, max=0.355, avg=0.320, sd=0.021], skew [0.071 vs 0.052*], 78.2% {0.302, 0.354} (wid=0.050 ws=0.047) (gid=0.306 gs=0.026)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.283, max=0.355, avg=0.320, sd=0.021], skew [0.071 vs 0.052*], 78.2% {0.302, 0.354} (wid=0.050 ws=0.047) (gid=0.306 gs=0.026)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=46, i=0, icg=0, dcg=0, l=0, total=46
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=463.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=463.680um^2
      cell capacitance : b=0.218pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.218pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.589pF, leaf=1.703pF, total=2.291pF
      wire lengths     : top=0.000um, trunk=5319.760um, leaf=12586.980um, total=17906.739um
      hp wire lengths  : top=0.000um, trunk=4645.400um, leaf=4260.600um, total=8906.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.089ns count=15 avg=0.040ns sd=0.010ns min=0.030ns max=0.073ns {14 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 46 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.305], skew [0.087 vs 0.052*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.305], skew [0.087 vs 0.052*]
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=46, i=0, icg=0, dcg=0, l=0, total=46
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=463.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=463.680um^2
      cell capacitance : b=0.218pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.218pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.589pF, leaf=1.703pF, total=2.291pF
      wire lengths     : top=0.000um, trunk=5319.760um, leaf=12586.980um, total=17906.739um
      hp wire lengths  : top=0.000um, trunk=4645.400um, leaf=4260.600um, total=8906.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.089ns count=15 avg=0.040ns sd=0.010ns min=0.030ns max=0.073ns {14 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 46 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.305], skew [0.087 vs 0.052*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.305], skew [0.087 vs 0.052*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=46, i=0, icg=0, dcg=0, l=0, total=46
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=463.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=463.680um^2
      cell capacitance : b=0.218pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.218pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.589pF, leaf=1.703pF, total=2.291pF
      wire lengths     : top=0.000um, trunk=5319.760um, leaf=12586.980um, total=17906.739um
      hp wire lengths  : top=0.000um, trunk=4645.400um, leaf=4260.600um, total=8906.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.089ns count=15 avg=0.040ns sd=0.010ns min=0.030ns max=0.073ns {14 <= 0.054ns, 0 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 46 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.305], skew [0.087 vs 0.052*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.305], skew [0.087 vs 0.052*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=453.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.600um^2
      cell capacitance : b=0.213pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.213pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.594pF, leaf=1.703pF, total=2.297pF
      wire lengths     : top=0.000um, trunk=5371.959um, leaf=12586.980um, total=17958.939um
      hp wire lengths  : top=0.000um, trunk=4644.000um, leaf=4260.600um, total=8904.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.089ns count=14 avg=0.044ns sd=0.018ns min=0.030ns max=0.088ns {12 <= 0.054ns, 0 <= 0.072ns, 0 <= 0.081ns, 1 <= 0.085ns, 1 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 4 <= 0.072ns, 27 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 45 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.290], skew [0.071 vs 0.052*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.218, max=0.290], skew [0.071 vs 0.052*]
    Legalizer API calls during this step: 87 succeeded with high effort: 87 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=453.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.600um^2
      cell capacitance : b=0.213pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.213pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.575pF, leaf=1.700pF, total=2.275pF
      wire lengths     : top=0.000um, trunk=5182.960um, leaf=12563.680um, total=17746.640um
      hp wire lengths  : top=0.000um, trunk=4531.800um, leaf=4260.600um, total=8792.400um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.089ns count=14 avg=0.042ns sd=0.013ns min=0.032ns max=0.082ns {12 <= 0.054ns, 1 <= 0.072ns, 0 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 5 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 45 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.219, max=0.263, avg=0.244, sd=0.014], skew [0.044 vs 0.052], 100% {0.219, 0.263} (wid=0.060 ws=0.058) (gid=0.238 gs=0.047)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.219, max=0.263, avg=0.244, sd=0.014], skew [0.044 vs 0.052], 100% {0.219, 0.263} (wid=0.060 ws=0.058) (gid=0.238 gs=0.047)
    Legalizer API calls during this step: 544 succeeded with high effort: 544 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.7 real=0:00:02.7)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.2 real=0:00:12.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=453.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.600um^2
      cell capacitance : b=0.213pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.213pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5153.160um, leaf=12563.680um, total=17716.839um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.089ns count=14 avg=0.042ns sd=0.013ns min=0.032ns max=0.082ns {12 <= 0.054ns, 1 <= 0.072ns, 0 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.070ns max=0.086ns {0 <= 0.054ns, 5 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 1 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 45 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.219, max=0.262], skew [0.044 vs 0.052]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.219, max=0.262], skew [0.044 vs 0.052]
    Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
      cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.089ns count=14 avg=0.049ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.274], skew [0.025 vs 0.052]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.274], skew [0.025 vs 0.052]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Legalizer API calls during this step: 321 succeeded with high effort: 321 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276, avg=0.266, sd=0.007], skew [0.027 vs 0.052], 100% {0.249, 0.276} (wid=0.059 ws=0.056) (gid=0.264 gs=0.066)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276, avg=0.266, sd=0.007], skew [0.027 vs 0.052], 100% {0.249, 0.276} (wid=0.059 ws=0.056) (gid=0.264 gs=0.066)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 47 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
          sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
          misc counts      : r=1, pp=0
          cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
          wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
          hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
          sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
          misc counts      : r=1, pp=0
          cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
          wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
          hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
          sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
          misc counts      : r=1, pp=0
          cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
          wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
          hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
    sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
    misc counts      : r=1, pp=0
    cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
    cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
    sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
    wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
    hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
          sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
          misc counts      : r=1, pp=0
          cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
          wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
          hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276], skew [0.027 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276, avg=0.266, sd=0.007], skew [0.027 vs 0.052], 100% {0.249, 0.276} (wid=0.059 ws=0.056) (gid=0.264 gs=0.066)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.276, avg=0.266, sd=0.007], skew [0.027 vs 0.052], 100% {0.249, 0.276} (wid=0.059 ws=0.056) (gid=0.264 gs=0.066)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:01.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
    sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
    misc counts      : r=1, pp=0
    cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
    cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
    sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
    wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
    hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
  Primary reporting skew groups before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.277], skew [0.027 vs 0.052]
  Skew group summary before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.277], skew [0.027 vs 0.052]
  Merging balancing drivers for power...
    Tried: 47 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.277], skew [0.027 vs 0.052]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.277], skew [0.027 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.572pF, leaf=1.700pF, total=2.272pF
      wire lengths     : top=0.000um, trunk=5154.600um, leaf=12566.680um, total=17721.280um
      hp wire lengths  : top=0.000um, trunk=4501.600um, leaf=4260.600um, total=8762.200um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.089ns count=14 avg=0.050ns sd=0.015ns min=0.032ns max=0.080ns {9 <= 0.054ns, 3 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 3 <= 0.072ns, 26 <= 0.081ns, 0 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.277, avg=0.266, sd=0.007], skew [0.027 vs 0.052], 100% {0.249, 0.277} (wid=0.059 ws=0.056) (gid=0.264 gs=0.065)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.277, avg=0.266, sd=0.007], skew [0.027 vs 0.052], 100% {0.249, 0.277} (wid=0.059 ws=0.056) (gid=0.264 gs=0.065)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 297 succeeded with high effort: 297 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 630 succeeded with high effort: 630 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.4 real=0:00:01.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 630 succeeded with high effort: 630 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=425.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=425.520um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.543pF, leaf=1.693pF, total=2.237pF
      wire lengths     : top=0.000um, trunk=4923.900um, leaf=12516.276um, total=17440.176um
      hp wire lengths  : top=0.000um, trunk=4345.000um, leaf=4286.800um, total=8631.800um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.089ns count=14 avg=0.048ns sd=0.015ns min=0.031ns max=0.079ns {11 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 4 <= 0.072ns, 24 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD16: 35 CKBD12: 7 CKBD8: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.273, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.273} (wid=0.056 ws=0.054) (gid=0.264 gs=0.066)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.273, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.273} (wid=0.056 ws=0.054) (gid=0.264 gs=0.066)
    Legalizer API calls during this step: 1809 succeeded with high effort: 1809 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.4 real=0:00:03.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.318pF fall=2.263pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.317pF fall=2.262pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.543pF, leaf=1.693pF, total=2.237pF
      wire lengths     : top=0.000um, trunk=4924.501um, leaf=12516.276um, total=17440.776um
      hp wire lengths  : top=0.000um, trunk=4345.000um, leaf=4286.800um, total=8631.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.089ns count=14 avg=0.049ns sd=0.015ns min=0.031ns max=0.079ns {11 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 4 <= 0.072ns, 24 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.274, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.274} (wid=0.056 ws=0.054) (gid=0.264 gs=0.066)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.274, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.274} (wid=0.056 ws=0.054) (gid=0.264 gs=0.066)
    Legalizer API calls during this step: 105 succeeded with high effort: 105 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.543pF, leaf=1.693pF, total=2.237pF
      wire lengths     : top=0.000um, trunk=4924.501um, leaf=12516.276um, total=17440.776um
      hp wire lengths  : top=0.000um, trunk=4345.000um, leaf=4286.800um, total=8631.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.089ns count=14 avg=0.049ns sd=0.015ns min=0.031ns max=0.079ns {11 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 4 <= 0.072ns, 24 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.274, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.274} (wid=0.056 ws=0.054) (gid=0.264 gs=0.066)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.274, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.274} (wid=0.056 ws=0.054) (gid=0.264 gs=0.066)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=46, filtered=46, permitted=45, cannotCompute=1, computed=44, moveTooSmall=44, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=159, accepted=2
        Max accepted move=43.200um, total accepted move=77.400um, average move=38.700um
        Move for wirelength. considered=46, filtered=46, permitted=45, cannotCompute=1, computed=44, moveTooSmall=42, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=166, accepted=1
        Max accepted move=21.600um, total accepted move=21.600um, average move=21.600um
        Move for wirelength. considered=46, filtered=46, permitted=45, cannotCompute=1, computed=44, moveTooSmall=42, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=167, accepted=1
        Max accepted move=10.800um, total accepted move=10.800um, average move=10.800um
        Legalizer API calls during this step: 545 succeeded with high effort: 545 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=46, filtered=46, permitted=45, cannotCompute=42, computed=3, moveTooSmall=60, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=46, filtered=46, permitted=45, cannotCompute=0, computed=45, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=45, accepted=2
        Max accepted move=1.000um, total accepted move=1.800um, average move=0.900um
        Move for wirelength. considered=46, filtered=46, permitted=45, cannotCompute=43, computed=2, moveTooSmall=0, resolved=0, predictFail=58, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
        sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
        misc counts      : r=1, pp=0
        cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
        cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
        sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.538pF, leaf=1.696pF, total=2.235pF
        wire lengths     : top=0.000um, trunk=4883.800um, leaf=12541.076um, total=17424.876um
        hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.089ns count=14 avg=0.048ns sd=0.014ns min=0.031ns max=0.075ns {11 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
        Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 5 <= 0.072ns, 23 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.273, avg=0.263, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.273} (wid=0.058 ws=0.056) (gid=0.262 gs=0.067)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.273, avg=0.263, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.273} (wid=0.058 ws=0.056) (gid=0.262 gs=0.067)
      Legalizer API calls during this step: 906 succeeded with high effort: 906 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.5 real=0:00:01.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 47 , Succeeded = 2 , Constraints Broken = 43 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.539pF, leaf=1.696pF, total=2.235pF
      wire lengths     : top=0.000um, trunk=4883.399um, leaf=12540.675um, total=17424.075um
      hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.089ns count=14 avg=0.048ns sd=0.014ns min=0.031ns max=0.075ns {10 <= 0.054ns, 3 <= 0.072ns, 1 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.089ns {0 <= 0.054ns, 5 <= 0.072ns, 23 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.274, avg=0.263, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.274} (wid=0.058 ws=0.056) (gid=0.262 gs=0.067)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.245, max=0.274, avg=0.263, sd=0.008], skew [0.029 vs 0.052], 100% {0.245, 0.274} (wid=0.058 ws=0.056) (gid=0.262 gs=0.067)
    Legalizer API calls during this step: 906 succeeded with high effort: 906 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.7 real=0:00:01.7)
  Total capacitance is (rise=4.552pF fall=4.497pF), of which (rise=2.235pF fall=2.235pF) is wire, and (rise=2.317pF fall=2.262pF) is gate.
  Stage::Polishing done. (took cpu=0:00:05.8 real=0:00:05.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 45 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:14 mem=2677.0M) ***
Total net bbox length = 7.214e+05 (3.618e+05 3.596e+05) (ext = 1.978e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2677.0MB
Summary Report:
Instances move: 0 (out of 8388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.214e+05 (3.618e+05 3.596e+05) (ext = 1.978e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2677.0MB
*** Finished refinePlace (0:03:14 mem=2677.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3197).
  Restoring pStatusCts on 45 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:08.4 real=0:00:08.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        46 (unrouted=46, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 46 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 46 nets for routing of which 46 have one or more fixed wires.
(ccopt eGR): Start to route 46 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8404 nets ( ignored 8358 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 46 clock nets ( 46 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.713060e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.136600e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.539620e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.943180e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.752100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        13( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  33285 
[NR-eGR]  M2  (2V)        152171  49704 
[NR-eGR]  M3  (3H)        165331   5245 
[NR-eGR]  M4  (4V)        187644   1392 
[NR-eGR]  M5  (5H)         26750    996 
[NR-eGR]  M6  (6V)         16517    923 
[NR-eGR]  M7  (7H)        174809     59 
[NR-eGR]  M8  (8V)         10333      6 
[NR-eGR]  M9  (9H)          2085      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       735639  91610 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 721389um
[NR-eGR] Total length: 735639um, number of vias: 91610
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17596um, number of vias: 8916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3242 
[NR-eGR]  M2  (2V)          2617  3875 
[NR-eGR]  M3  (3H)          8233  1795 
[NR-eGR]  M4  (4V)          6739     4 
[NR-eGR]  M5  (5H)             7     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        17596  8916 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 9197um
[NR-eGR] Total length: 17596um, number of vias: 8916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 17596um, number of vias: 8916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.46 sec, Real: 2.48 sec, Curr Mem: 2719.69 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.7)
      Routing using eGR only done.
Net route status summary:
  Clock:        46 (unrouted=0, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.7 real=0:00:02.8)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_bp_D_W32' of instances=8388 and nets=23672 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_bp_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2719.691M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
          sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
          misc counts      : r=1, pp=0
          cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.739pF, total=2.280pF
          wire lengths     : top=0.000um, trunk=4887.200um, leaf=12708.400um, total=17595.600um
          hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.076ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.090ns {0 <= 0.054ns, 3 <= 0.072ns, 25 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274, avg=0.264, sd=0.008], skew [0.028 vs 0.052], 100% {0.246, 0.274} (wid=0.057 ws=0.055) (gid=0.263 gs=0.066)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274, avg=0.264, sd=0.008], skew [0.028 vs 0.052], 100% {0.246, 0.274} (wid=0.057 ws=0.055) (gid=0.263 gs=0.066)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
            sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
            misc counts      : r=1, pp=0
            cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
            cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
            sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.739pF, total=2.280pF
            wire lengths     : top=0.000um, trunk=4887.200um, leaf=12708.400um, total=17595.600um
            hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.076ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
            Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.090ns {0 <= 0.054ns, 3 <= 0.072ns, 25 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274], skew [0.028 vs 0.052]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274], skew [0.028 vs 0.052]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 12, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 26, numSkippedDueToCloseToSkewTarget = 8
          CCOpt-eGRPC Downsizing: considered: 12, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
            sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
            misc counts      : r=1, pp=0
            cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
            cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
            sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.739pF, total=2.280pF
            wire lengths     : top=0.000um, trunk=4887.200um, leaf=12708.400um, total=17595.600um
            hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.076ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
            Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.090ns {0 <= 0.054ns, 3 <= 0.072ns, 25 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274], skew [0.028 vs 0.052]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274], skew [0.028 vs 0.052]
          Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 46, tested: 46, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
            sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
            misc counts      : r=1, pp=0
            cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
            cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
            sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.739pF, total=2.280pF
            wire lengths     : top=0.000um, trunk=4887.200um, leaf=12708.400um, total=17595.600um
            hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.076ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
            Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.090ns {0 <= 0.054ns, 3 <= 0.072ns, 25 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274], skew [0.028 vs 0.052]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274], skew [0.028 vs 0.052]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
          sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
          misc counts      : r=1, pp=0
          cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.739pF, total=2.280pF
          wire lengths     : top=0.000um, trunk=4887.200um, leaf=12708.400um, total=17595.600um
          hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.076ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.005ns min=0.070ns max=0.090ns {0 <= 0.054ns, 3 <= 0.072ns, 25 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274, avg=0.264, sd=0.008], skew [0.028 vs 0.052], 100% {0.246, 0.274} (wid=0.057 ws=0.055) (gid=0.263 gs=0.066)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.246, max=0.274, avg=0.264, sd=0.008], skew [0.028 vs 0.052], 100% {0.246, 0.274} (wid=0.057 ws=0.055) (gid=0.263 gs=0.066)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 45 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:18 mem=2718.8M) ***
Total net bbox length = 7.214e+05 (3.618e+05 3.596e+05) (ext = 1.978e+04)
Move report: Detail placement moves 18 insts, mean move: 1.91 um, max move: 6.20 um 
	Max move on inst (ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst/U3): (353.00, 947.00) --> (350.40, 950.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2702.8MB
Summary Report:
Instances move: 18 (out of 8388 movable)
Instances flipped: 0
Mean displacement: 1.91 um
Max displacement: 6.20 um (Instance: ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst/U3) (353, 947) -> (350.4, 950.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
Total net bbox length = 7.214e+05 (3.618e+05 3.596e+05) (ext = 1.978e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2702.8MB
*** Finished refinePlace (0:03:18 mem=2702.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3197).
  Restoring pStatusCts on 45 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.4 real=0:00:04.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        46 (unrouted=0, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 46 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 46 nets for routing of which 46 have one or more fixed wires.
(ccopt eGR): Start to route 46 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8404 nets ( ignored 8358 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 46 clock nets ( 46 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.713060e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.136600e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.539620e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.943180e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.752100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        13( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  33285 
[NR-eGR]  M2  (2V)        152171  49704 
[NR-eGR]  M3  (3H)        165331   5245 
[NR-eGR]  M4  (4V)        187644   1392 
[NR-eGR]  M5  (5H)         26750    996 
[NR-eGR]  M6  (6V)         16517    923 
[NR-eGR]  M7  (7H)        174809     59 
[NR-eGR]  M8  (8V)         10333      6 
[NR-eGR]  M9  (9H)          2085      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       735639  91610 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 721415um
[NR-eGR] Total length: 735639um, number of vias: 91610
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17596um, number of vias: 8916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3242 
[NR-eGR]  M2  (2V)          2617  3875 
[NR-eGR]  M3  (3H)          8233  1795 
[NR-eGR]  M4  (4V)          6739     4 
[NR-eGR]  M5  (5H)             7     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        17596  8916 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 9197um
[NR-eGR] Total length: 17596um, number of vias: 8916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 17596um, number of vias: 8916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.44 sec, Real: 2.46 sec, Curr Mem: 2715.43 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.6 real=0:00:02.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 46 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/06 10:59:54, mem=2337.3M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 10:59:54 2024
#
#num needed restored net=0
#need_extraction net=0 (total=23672)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 46
#Total wire length = 17596 um.
#Total half perimeter of net bounding box = 9260 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2617 um.
#Total wire length on LAYER M3 = 8233 um.
#Total wire length on LAYER M4 = 6739 um.
#Total wire length on LAYER M5 = 7 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8916
#Up-Via Summary (total 8916):
#           
#-----------------------
# M1               3242
# M2               3875
# M3               1795
# M4                  4
#-----------------------
#                  8916 
#
#Start routing data preparation on Fri Dec  6 10:59:54 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 23670 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2347.13 (MB), peak = 2527.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2351.57 (MB), peak = 2527.98 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            4507 ( 19.0%)
#          3            3242 ( 13.7%)
#          4             294 (  1.2%)
#          5              87 (  0.4%)
#          6              17 (  0.1%)
#          7              48 (  0.2%)
#  10  -  19              16 (  0.1%)
#  30  -  39              49 (  0.2%)
#  40  -  49              47 (  0.2%)
#  70  -  79              45 (  0.2%)
#  80  -  89               3 (  0.0%)
#  90  -  99              16 (  0.1%)
#  100 - 199              33 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 23672 nets, 8404 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           46 ( 0.5%)
#  Clock                         46
#  Extra space                   46
#  Prefer layer range          8404
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#              -----             9 M9*       8358 ( 99.5%)
#               3 M3             4 M4          46 (  0.5%)
#
#46 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -18.04 (MB)
#Total memory = 2342.18 (MB)
#Peak memory = 2527.98 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 46
#Total wire length = 17660 um.
#Total half perimeter of net bounding box = 9260 um.
#Total wire length on LAYER M1 = 24 um.
#Total wire length on LAYER M2 = 2891 um.
#Total wire length on LAYER M3 = 8164 um.
#Total wire length on LAYER M4 = 6581 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8250
#Up-Via Summary (total 8250):
#           
#-----------------------
# M1               3242
# M2               3525
# M3               1483
#-----------------------
#                  8250 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -1.59 (MB)
#Total memory = 2337.06 (MB)
#Peak memory = 2527.98 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:02, memory = 2357.55 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:03, memory = 2357.04 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:04, memory = 2358.53 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:06, memory = 2357.40 (MB)
#    completing 50% with 1 violations
#    elapsed time = 00:00:07, memory = 2358.24 (MB)
#    completing 60% with 1 violations
#    elapsed time = 00:00:09, memory = 2358.23 (MB)
#    completing 70% with 1 violations
#    elapsed time = 00:00:10, memory = 2357.42 (MB)
#    completing 80% with 2 violations
#    elapsed time = 00:00:11, memory = 2358.24 (MB)
#    completing 90% with 2 violations
#    elapsed time = 00:00:13, memory = 2357.47 (MB)
#    completing 100% with 1 violations
#    elapsed time = 00:00:14, memory = 2358.24 (MB)
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2340.13 (MB), peak = 2527.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2343.07 (MB), peak = 2527.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 46
#Total wire length = 18505 um.
#Total half perimeter of net bounding box = 9260 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 1152 um.
#Total wire length on LAYER M3 = 9583 um.
#Total wire length on LAYER M4 = 7755 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8649
#Total number of multi-cut vias = 45 (  0.5%)
#Total number of single cut vias = 8604 ( 99.5%)
#Up-Via Summary (total 8649):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3193 ( 98.6%)        45 (  1.4%)       3238
# M2              3052 (100.0%)         0 (  0.0%)       3052
# M3              2359 (100.0%)         0 (  0.0%)       2359
#-----------------------------------------------------------
#                 8604 ( 99.5%)        45 (  0.5%)       8649 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 5.92 (MB)
#Total memory = 2343.07 (MB)
#Peak memory = 2527.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 6.00 (MB)
#Total memory = 2343.07 (MB)
#Peak memory = 2527.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 9.21 (MB)
#Total memory = 2346.71 (MB)
#Peak memory = 2527.98 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 11:00:16 2024
#
% End globalDetailRoute (date=12/06 11:00:16, total cpu=0:00:22.2, real=0:00:22.0, peak res=2351.8M, current mem=2345.7M)
        NanoRoute done. (took cpu=0:00:22.3 real=0:00:22.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 46 net(s)
Set FIXED placed status on 45 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2666.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 46  Num Prerouted Wires = 8252
[NR-eGR] Read 8404 nets ( ignored 46 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 8358
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8358 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.116984e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)            15  33281 
[NR-eGR]  M2  (2V)        161814  49102 
[NR-eGR]  M3  (3H)        159936   5682 
[NR-eGR]  M4  (4V)        180643   1440 
[NR-eGR]  M5  (5H)         27285   1018 
[NR-eGR]  M6  (6V)         17023    955 
[NR-eGR]  M7  (7H)        181165     42 
[NR-eGR]  M8  (8V)          6721      6 
[NR-eGR]  M9  (9H)          1987      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       736588  91526 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 721415um
[NR-eGR] Total length: 736588um, number of vias: 91526
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.97 sec, Real: 1.98 sec, Curr Mem: 2701.92 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.0 real=0:00:02.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        46 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=46, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:27.0 real=0:00:27.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_bp_D_W32' of instances=8388 and nets=23672 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_bp_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2678.922M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
    sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
    misc counts      : r=1, pp=0
    cell areas       : b=423.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=423.360um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
    wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
    hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=2, worst=[0.003ns, 0.003ns]} avg=0.003ns sd=0.000ns sum=0.005ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.075ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.077ns sd=0.005ns min=0.072ns max=0.092ns {0 <= 0.054ns, 0 <= 0.072ns, 27 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 34 CKBD12: 8 CKBD8: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.265, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.055) (gid=0.265 gs=0.067)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.265, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.055) (gid=0.265 gs=0.067)
  CCOpt::Phase::Routing done. (took cpu=0:00:27.5 real=0:00:27.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 46, tested: 46, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 4.320um^2 (1.020%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
        sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
        misc counts      : r=1, pp=0
        cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
        cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
        sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
        wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
        hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.077ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
        Leaf  : target=0.089ns count=32 avg=0.076ns sd=0.004ns min=0.072ns max=0.088ns {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276], skew [0.029 vs 0.052]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276], skew [0.029 vs 0.052]
      Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 46, tested: 46, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
        sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
        misc counts      : r=1, pp=0
        cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
        cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
        sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
        wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
        hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.077ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
        Leaf  : target=0.089ns count=32 avg=0.076ns sd=0.004ns min=0.072ns max=0.088ns {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276], skew [0.029 vs 0.052]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276], skew [0.029 vs 0.052]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 46, nets tested: 46, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
      sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
      misc counts      : r=1, pp=0
      cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
      cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
      sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
      wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
      hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.077ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.076ns sd=0.004ns min=0.072ns max=0.088ns {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
        sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
        misc counts      : r=1, pp=0
        cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
        cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
        sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
        wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
        hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.077ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
        Leaf  : target=0.089ns count=32 avg=0.076ns sd=0.004ns min=0.072ns max=0.088ns {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 45 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:48 mem=2725.5M) ***
Total net bbox length = 7.214e+05 (3.618e+05 3.596e+05) (ext = 1.978e+04)
Move report: Detail placement moves 1 insts, mean move: 1.00 um, max move: 1.00 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst/U3): (1329.60, 1325.00) --> (1330.60, 1325.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2693.5MB
Summary Report:
Instances move: 1 (out of 8388 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 1.00 um (Instance: ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst/U3) (1329.6, 1325) -> (1330.6, 1325)
	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
Total net bbox length = 7.214e+05 (3.618e+05 3.596e+05) (ext = 1.978e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2693.5MB
*** Finished refinePlace (0:03:49 mem=2693.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3197).
    Restoring pStatusCts on 45 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  PostConditioning done.
Net route status summary:
  Clock:        46 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=46, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23626 (unrouted=15268, trialRouted=8358, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15267, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
    sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
    misc counts      : r=1, pp=0
    cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
    cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
    sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
    wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
    hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.077ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.076ns sd=0.004ns min=0.072ns max=0.088ns {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.2 real=0:00:03.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    45      427.680       0.201
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        45      427.680       0.201
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3152
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3152
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4886.200
  Leaf      13617.600
  Total     18503.800
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4309.200
  Leaf        4319.200
  Total       8628.400
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.201    0.542    0.743
  Leaf     2.117    1.846    3.963
  Total    2.318    2.388    4.706
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  2.117     0.001       0.000      0.001    0.001
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.089      14       0.049       0.014      0.031    0.077    {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}         -
  Leaf        0.089      32       0.076       0.004      0.072    0.088    {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     36       362.880
  CKBD12    buffer      6        47.520
  CKBD8     buffer      3        17.280
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.247     0.276     0.029       0.052         0.056           0.008           0.264        0.008     100% {0.247, 0.276}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.247     0.276     0.029       0.052         0.056           0.008           0.264        0.008     100% {0.247, 0.276}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_bp_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2747.24)
Total number of fetched objects 9077
Total number of fetched objects 9077
Total number of fetched objects 9077
End delay calculation. (MEM=2806.23 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2806.23 CPU=0:00:01.6 REAL=0:00:01.0)
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.253771
	 Executing: set_clock_latency -source -early -max -rise -0.253771 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.253771
	 Executing: set_clock_latency -source -late -max -rise -0.253771 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.250529
	 Executing: set_clock_latency -source -early -max -fall -0.250529 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.250529
	 Executing: set_clock_latency -source -late -max -fall -0.250529 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.171177
	 Executing: set_clock_latency -source -early -max -rise -0.171177 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.171177
	 Executing: set_clock_latency -source -late -max -rise -0.171177 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.167952
	 Executing: set_clock_latency -source -early -max -fall -0.167952 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.167952
	 Executing: set_clock_latency -source -late -max -fall -0.167952 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.126331
	 Executing: set_clock_latency -source -early -max -rise -0.126331 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.126331
	 Executing: set_clock_latency -source -late -max -rise -0.126331 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.123983
	 Executing: set_clock_latency -source -early -max -fall -0.123983 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.123983
	 Executing: set_clock_latency -source -late -max -fall -0.123983 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:03.1 real=0:00:03.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=45, i=0, icg=0, dcg=0, l=0, total=45
  sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
  misc counts      : r=1, pp=0
  cell areas       : b=427.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=427.680um^2
  cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
  sink capacitance : total=2.117pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.542pF, leaf=1.846pF, total=2.388pF
  wire lengths     : top=0.000um, trunk=4886.200um, leaf=13617.600um, total=18503.800um
  hp wire lengths  : top=0.000um, trunk=4309.200um, leaf=4319.200um, total=8628.400um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.089ns count=14 avg=0.049ns sd=0.014ns min=0.031ns max=0.077ns {10 <= 0.054ns, 2 <= 0.072ns, 2 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
  Leaf  : target=0.089ns count=32 avg=0.076ns sd=0.004ns min=0.072ns max=0.088ns {0 <= 0.054ns, 0 <= 0.072ns, 29 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 36 CKBD12: 6 CKBD8: 3 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
Skew group summary after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.247, max=0.276, avg=0.264, sd=0.008], skew [0.029 vs 0.052], 100% {0.247, 0.276} (wid=0.058 ws=0.056) (gid=0.265 gs=0.067)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:03.3 real=0:00:03.3)
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Runtime done. (took cpu=0:01:08 real=0:01:08)
Runtime Summary
===============
Clock Runtime:  (36%) Core CTS          24.29 (Init 5.18, Construction 4.18, Implementation 8.24, eGRPC 0.80, PostConditioning 2.61, Other 3.27)
Clock Runtime:  (49%) CTS services      33.27 (RefinePlace 2.42, EarlyGlobalClock 7.53, NanoRoute 22.30, ExtractRC 1.02, TimingAnalysis 0.00)
Clock Runtime:  (14%) Other CTS          9.89 (Init 2.77, CongRepair/EGR-DP 4.04, TimingUpdate 3.08, Other 0.00)
Clock Runtime: (100%) Total             67.45

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:06.5/0:01:07.0 (1.0), totSession cpu/real = 0:03:52.4/0:03:55.7 (1.0), mem = 2789.9M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2224.2M, totSessionCpu=0:03:52 **
**WARN: (IMPOPT-576):	36 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:52.4/0:03:55.8 (1.0), mem = 2576.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2200.2M, totSessionCpu=0:03:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2515.4M)
AAE DB initialization (MEM=2563.56 CPU=0:00:00.0 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_bp_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2753.21)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9077
Total number of fetched objects 9077
Total number of fetched objects 9077
End delay calculation. (MEM=2793.16 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2793.16 CPU=0:00:04.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:04:06 mem=2785.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.328  |  1.328  |  4.462  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6448   |  4544   |  3168   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    537 (537)     |   -0.098   |    537 (537)     |
|   max_tran     |    588 (8732)    |   -2.244   |    588 (8732)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 1.711%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 2354.3M, totSessionCpu=0:04:06 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.9/0:00:13.9 (1.0), totSession cpu/real = 0:04:06.3/0:04:09.6 (1.0), mem = 2716.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:07.3/0:04:10.6 (1.0), mem = 2716.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         46 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:07.5/0:04:10.8 (1.0), mem = 2716.2M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:07.5/0:04:10.8 (1.0), mem = 2716.2M
Info: 46 nets with fixed/cover wires excluded.
Info: 46 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18

Netlist preparation processing... 
Removed 96 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:04:10.3/0:04:13.7 (1.0), mem = 2730.0M
*** Starting optimizing excluded clock nets MEM= 2730.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2730.0M) ***
*** Starting optimizing excluded clock nets MEM= 2730.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2730.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:10.4/0:04:13.7 (1.0), mem = 2730.0M
Info: 46 nets with fixed/cover wires excluded.
Info: 46 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:11.3/0:04:14.6 (1.0), mem = 2730.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:11.7/0:04:15.1 (1.0), mem = 2730.2M
Info: 46 nets with fixed/cover wires excluded.
Info: 46 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   740|  9952|    -2.39|   728|  2178|    -0.11|     0|     0|     0|     0|     1.33|     0.00|       0|       0|       0|  1.70%|          |         |
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 2812.777M, initial mem = 494.906M) ***
*** Message Summary: 210 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:04:15, real=0:04:20, mem=2831.9M) ---
