#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  3 15:40:04 2022
# Process ID: 13036
# Current directory: /home/pengxuanyao/workspace/cordic/cordic/s_default/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/cordic/xsim_script.tcl}
# Log file: /home/pengxuanyao/workspace/cordic/cordic/s_default/sim/verilog/xsim.log
# Journal file: /home/pengxuanyao/workspace/cordic/cordic/s_default/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/cordic/xsim_script.tcl
# xsim {cordic} -view {{cordic_dataflow_ana.wcfg}} -tclbatch {cordic.tcl} -protoinst {cordic.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file cordic.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordic_top/AESL_inst_cordic//AESL_inst_cordic_activity
Time resolution is 1 ps
open_wave_config cordic_dataflow_ana.wcfg
source cordic.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set cos_out_group [add_wave_group cos_out(wire) -into $coutputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/cos_out_ap_vld -into $cos_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/cos_out -into $cos_out_group -radix hex
## set sin_out_group [add_wave_group sin_out(wire) -into $coutputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/sin_out_ap_vld -into $sin_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/sin_out -into $sin_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set full_alpha_group [add_wave_group full_alpha(wire) -into $cinputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/full_alpha -into $full_alpha_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_start -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_done -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_idle -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cordic_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_full_alpha -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_sin_out -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_cos_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_cos_out_group [add_wave_group cos_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordic_top/cos_out_ap_vld -into $tb_cos_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/cos_out -into $tb_cos_out_group -radix hex
## set tb_sin_out_group [add_wave_group sin_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordic_top/sin_out_ap_vld -into $tb_sin_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/sin_out -into $tb_sin_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_full_alpha_group [add_wave_group full_alpha(wire) -into $tbcinputgroup]
## add_wave /apatb_cordic_top/full_alpha -into $tb_full_alpha_group -radix hex
## save_wave_config cordic.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 629 [0.00%] @ "125000"
// RTL Simulation : 1 / 629 [100.00%] @ "335000"
// RTL Simulation : 2 / 629 [100.00%] @ "535000"
// RTL Simulation : 3 / 629 [100.00%] @ "735000"
// RTL Simulation : 4 / 629 [100.00%] @ "935000"
// RTL Simulation : 5 / 629 [100.00%] @ "1135000"
// RTL Simulation : 6 / 629 [100.00%] @ "1335000"
// RTL Simulation : 7 / 629 [100.00%] @ "1535000"
// RTL Simulation : 8 / 629 [100.00%] @ "1735000"
// RTL Simulation : 9 / 629 [100.00%] @ "1935000"
// RTL Simulation : 10 / 629 [100.00%] @ "2135000"
// RTL Simulation : 11 / 629 [100.00%] @ "2335000"
// RTL Simulation : 12 / 629 [100.00%] @ "2535000"
// RTL Simulation : 13 / 629 [100.00%] @ "2735000"
// RTL Simulation : 14 / 629 [100.00%] @ "2935000"
// RTL Simulation : 15 / 629 [100.00%] @ "3135000"
// RTL Simulation : 16 / 629 [100.00%] @ "3335000"
// RTL Simulation : 17 / 629 [100.00%] @ "3535000"
// RTL Simulation : 18 / 629 [100.00%] @ "3735000"
// RTL Simulation : 19 / 629 [100.00%] @ "3935000"
// RTL Simulation : 20 / 629 [100.00%] @ "4135000"
// RTL Simulation : 21 / 629 [100.00%] @ "4335000"
// RTL Simulation : 22 / 629 [100.00%] @ "4535000"
// RTL Simulation : 23 / 629 [100.00%] @ "4735000"
// RTL Simulation : 24 / 629 [100.00%] @ "4935000"
// RTL Simulation : 25 / 629 [100.00%] @ "5135000"
// RTL Simulation : 26 / 629 [100.00%] @ "5335000"
// RTL Simulation : 27 / 629 [100.00%] @ "5535000"
// RTL Simulation : 28 / 629 [100.00%] @ "5735000"
// RTL Simulation : 29 / 629 [100.00%] @ "5935000"
// RTL Simulation : 30 / 629 [100.00%] @ "6135000"
// RTL Simulation : 31 / 629 [100.00%] @ "6335000"
// RTL Simulation : 32 / 629 [100.00%] @ "6535000"
// RTL Simulation : 33 / 629 [100.00%] @ "6735000"
// RTL Simulation : 34 / 629 [100.00%] @ "6935000"
// RTL Simulation : 35 / 629 [100.00%] @ "7135000"
// RTL Simulation : 36 / 629 [100.00%] @ "7335000"
// RTL Simulation : 37 / 629 [100.00%] @ "7535000"
// RTL Simulation : 38 / 629 [100.00%] @ "7735000"
// RTL Simulation : 39 / 629 [100.00%] @ "7935000"
// RTL Simulation : 40 / 629 [100.00%] @ "8135000"
// RTL Simulation : 41 / 629 [100.00%] @ "8335000"
// RTL Simulation : 42 / 629 [100.00%] @ "8535000"
// RTL Simulation : 43 / 629 [100.00%] @ "8735000"
// RTL Simulation : 44 / 629 [100.00%] @ "8935000"
// RTL Simulation : 45 / 629 [100.00%] @ "9135000"
// RTL Simulation : 46 / 629 [100.00%] @ "9335000"
// RTL Simulation : 47 / 629 [100.00%] @ "9535000"
// RTL Simulation : 48 / 629 [100.00%] @ "9735000"
// RTL Simulation : 49 / 629 [100.00%] @ "9935000"
// RTL Simulation : 50 / 629 [100.00%] @ "10135000"
// RTL Simulation : 51 / 629 [100.00%] @ "10335000"
// RTL Simulation : 52 / 629 [100.00%] @ "10535000"
// RTL Simulation : 53 / 629 [100.00%] @ "10735000"
// RTL Simulation : 54 / 629 [100.00%] @ "10935000"
// RTL Simulation : 55 / 629 [100.00%] @ "11135000"
// RTL Simulation : 56 / 629 [100.00%] @ "11335000"
// RTL Simulation : 57 / 629 [100.00%] @ "11535000"
// RTL Simulation : 58 / 629 [100.00%] @ "11735000"
// RTL Simulation : 59 / 629 [100.00%] @ "11935000"
// RTL Simulation : 60 / 629 [100.00%] @ "12135000"
// RTL Simulation : 61 / 629 [100.00%] @ "12335000"
// RTL Simulation : 62 / 629 [100.00%] @ "12535000"
// RTL Simulation : 63 / 629 [100.00%] @ "12735000"
// RTL Simulation : 64 / 629 [100.00%] @ "12935000"
// RTL Simulation : 65 / 629 [100.00%] @ "13135000"
// RTL Simulation : 66 / 629 [100.00%] @ "13335000"
// RTL Simulation : 67 / 629 [100.00%] @ "13535000"
// RTL Simulation : 68 / 629 [100.00%] @ "13735000"
// RTL Simulation : 69 / 629 [100.00%] @ "13935000"
// RTL Simulation : 70 / 629 [100.00%] @ "14135000"
// RTL Simulation : 71 / 629 [100.00%] @ "14335000"
// RTL Simulation : 72 / 629 [100.00%] @ "14535000"
// RTL Simulation : 73 / 629 [100.00%] @ "14735000"
// RTL Simulation : 74 / 629 [100.00%] @ "14935000"
// RTL Simulation : 75 / 629 [100.00%] @ "15135000"
// RTL Simulation : 76 / 629 [100.00%] @ "15335000"
// RTL Simulation : 77 / 629 [100.00%] @ "15535000"
// RTL Simulation : 78 / 629 [100.00%] @ "15735000"
// RTL Simulation : 79 / 629 [100.00%] @ "15935000"
// RTL Simulation : 80 / 629 [100.00%] @ "16135000"
// RTL Simulation : 81 / 629 [100.00%] @ "16335000"
// RTL Simulation : 82 / 629 [100.00%] @ "16535000"
// RTL Simulation : 83 / 629 [100.00%] @ "16735000"
// RTL Simulation : 84 / 629 [100.00%] @ "16935000"
// RTL Simulation : 85 / 629 [100.00%] @ "17135000"
// RTL Simulation : 86 / 629 [100.00%] @ "17335000"
// RTL Simulation : 87 / 629 [100.00%] @ "17535000"
// RTL Simulation : 88 / 629 [100.00%] @ "17735000"
// RTL Simulation : 89 / 629 [100.00%] @ "17935000"
// RTL Simulation : 90 / 629 [100.00%] @ "18135000"
// RTL Simulation : 91 / 629 [100.00%] @ "18335000"
// RTL Simulation : 92 / 629 [100.00%] @ "18535000"
// RTL Simulation : 93 / 629 [100.00%] @ "18735000"
// RTL Simulation : 94 / 629 [100.00%] @ "18935000"
// RTL Simulation : 95 / 629 [100.00%] @ "19135000"
// RTL Simulation : 96 / 629 [100.00%] @ "19335000"
// RTL Simulation : 97 / 629 [100.00%] @ "19535000"
// RTL Simulation : 98 / 629 [100.00%] @ "19735000"
// RTL Simulation : 99 / 629 [100.00%] @ "19935000"
// RTL Simulation : 100 / 629 [100.00%] @ "20135000"
// RTL Simulation : 101 / 629 [100.00%] @ "20335000"
// RTL Simulation : 102 / 629 [100.00%] @ "20535000"
// RTL Simulation : 103 / 629 [100.00%] @ "20735000"
// RTL Simulation : 104 / 629 [100.00%] @ "20935000"
// RTL Simulation : 105 / 629 [100.00%] @ "21135000"
// RTL Simulation : 106 / 629 [100.00%] @ "21335000"
// RTL Simulation : 107 / 629 [100.00%] @ "21535000"
// RTL Simulation : 108 / 629 [100.00%] @ "21735000"
// RTL Simulation : 109 / 629 [100.00%] @ "21935000"
// RTL Simulation : 110 / 629 [100.00%] @ "22135000"
// RTL Simulation : 111 / 629 [100.00%] @ "22335000"
// RTL Simulation : 112 / 629 [100.00%] @ "22535000"
// RTL Simulation : 113 / 629 [100.00%] @ "22735000"
// RTL Simulation : 114 / 629 [100.00%] @ "22935000"
// RTL Simulation : 115 / 629 [100.00%] @ "23135000"
// RTL Simulation : 116 / 629 [100.00%] @ "23335000"
// RTL Simulation : 117 / 629 [100.00%] @ "23535000"
// RTL Simulation : 118 / 629 [100.00%] @ "23735000"
// RTL Simulation : 119 / 629 [100.00%] @ "23935000"
// RTL Simulation : 120 / 629 [100.00%] @ "24135000"
// RTL Simulation : 121 / 629 [100.00%] @ "24335000"
// RTL Simulation : 122 / 629 [100.00%] @ "24535000"
// RTL Simulation : 123 / 629 [100.00%] @ "24735000"
// RTL Simulation : 124 / 629 [100.00%] @ "24935000"
// RTL Simulation : 125 / 629 [100.00%] @ "25135000"
// RTL Simulation : 126 / 629 [100.00%] @ "25335000"
// RTL Simulation : 127 / 629 [100.00%] @ "25535000"
// RTL Simulation : 128 / 629 [100.00%] @ "25735000"
// RTL Simulation : 129 / 629 [100.00%] @ "25935000"
// RTL Simulation : 130 / 629 [100.00%] @ "26135000"
// RTL Simulation : 131 / 629 [100.00%] @ "26335000"
// RTL Simulation : 132 / 629 [100.00%] @ "26535000"
// RTL Simulation : 133 / 629 [100.00%] @ "26735000"
// RTL Simulation : 134 / 629 [100.00%] @ "26935000"
// RTL Simulation : 135 / 629 [100.00%] @ "27135000"
// RTL Simulation : 136 / 629 [100.00%] @ "27335000"
// RTL Simulation : 137 / 629 [100.00%] @ "27535000"
// RTL Simulation : 138 / 629 [100.00%] @ "27735000"
// RTL Simulation : 139 / 629 [100.00%] @ "27935000"
// RTL Simulation : 140 / 629 [100.00%] @ "28135000"
// RTL Simulation : 141 / 629 [100.00%] @ "28335000"
// RTL Simulation : 142 / 629 [100.00%] @ "28535000"
// RTL Simulation : 143 / 629 [100.00%] @ "28735000"
// RTL Simulation : 144 / 629 [100.00%] @ "28935000"
// RTL Simulation : 145 / 629 [100.00%] @ "29135000"
// RTL Simulation : 146 / 629 [100.00%] @ "29335000"
// RTL Simulation : 147 / 629 [100.00%] @ "29535000"
// RTL Simulation : 148 / 629 [100.00%] @ "29735000"
// RTL Simulation : 149 / 629 [100.00%] @ "29935000"
// RTL Simulation : 150 / 629 [100.00%] @ "30135000"
// RTL Simulation : 151 / 629 [100.00%] @ "30335000"
// RTL Simulation : 152 / 629 [100.00%] @ "30535000"
// RTL Simulation : 153 / 629 [100.00%] @ "30735000"
// RTL Simulation : 154 / 629 [100.00%] @ "30935000"
// RTL Simulation : 155 / 629 [100.00%] @ "31135000"
// RTL Simulation : 156 / 629 [100.00%] @ "31335000"
// RTL Simulation : 157 / 629 [100.00%] @ "31535000"
// RTL Simulation : 158 / 629 [100.00%] @ "31735000"
// RTL Simulation : 159 / 629 [100.00%] @ "31935000"
// RTL Simulation : 160 / 629 [100.00%] @ "32135000"
// RTL Simulation : 161 / 629 [100.00%] @ "32335000"
// RTL Simulation : 162 / 629 [100.00%] @ "32535000"
// RTL Simulation : 163 / 629 [100.00%] @ "32735000"
// RTL Simulation : 164 / 629 [100.00%] @ "32935000"
// RTL Simulation : 165 / 629 [100.00%] @ "33135000"
// RTL Simulation : 166 / 629 [100.00%] @ "33335000"
// RTL Simulation : 167 / 629 [100.00%] @ "33535000"
// RTL Simulation : 168 / 629 [100.00%] @ "33735000"
// RTL Simulation : 169 / 629 [100.00%] @ "33935000"
// RTL Simulation : 170 / 629 [100.00%] @ "34135000"
// RTL Simulation : 171 / 629 [100.00%] @ "34335000"
// RTL Simulation : 172 / 629 [100.00%] @ "34535000"
// RTL Simulation : 173 / 629 [100.00%] @ "34735000"
// RTL Simulation : 174 / 629 [100.00%] @ "34935000"
// RTL Simulation : 175 / 629 [100.00%] @ "35135000"
// RTL Simulation : 176 / 629 [100.00%] @ "35335000"
// RTL Simulation : 177 / 629 [100.00%] @ "35535000"
// RTL Simulation : 178 / 629 [100.00%] @ "35735000"
// RTL Simulation : 179 / 629 [100.00%] @ "35935000"
// RTL Simulation : 180 / 629 [100.00%] @ "36135000"
// RTL Simulation : 181 / 629 [100.00%] @ "36335000"
// RTL Simulation : 182 / 629 [100.00%] @ "36535000"
// RTL Simulation : 183 / 629 [100.00%] @ "36735000"
// RTL Simulation : 184 / 629 [100.00%] @ "36935000"
// RTL Simulation : 185 / 629 [100.00%] @ "37135000"
// RTL Simulation : 186 / 629 [100.00%] @ "37335000"
// RTL Simulation : 187 / 629 [100.00%] @ "37535000"
// RTL Simulation : 188 / 629 [100.00%] @ "37735000"
// RTL Simulation : 189 / 629 [100.00%] @ "37935000"
// RTL Simulation : 190 / 629 [100.00%] @ "38135000"
// RTL Simulation : 191 / 629 [100.00%] @ "38335000"
// RTL Simulation : 192 / 629 [100.00%] @ "38535000"
// RTL Simulation : 193 / 629 [100.00%] @ "38735000"
// RTL Simulation : 194 / 629 [100.00%] @ "38935000"
// RTL Simulation : 195 / 629 [100.00%] @ "39135000"
// RTL Simulation : 196 / 629 [100.00%] @ "39335000"
// RTL Simulation : 197 / 629 [100.00%] @ "39535000"
// RTL Simulation : 198 / 629 [100.00%] @ "39735000"
// RTL Simulation : 199 / 629 [100.00%] @ "39935000"
// RTL Simulation : 200 / 629 [100.00%] @ "40135000"
// RTL Simulation : 201 / 629 [100.00%] @ "40335000"
// RTL Simulation : 202 / 629 [100.00%] @ "40535000"
// RTL Simulation : 203 / 629 [100.00%] @ "40735000"
// RTL Simulation : 204 / 629 [100.00%] @ "40935000"
// RTL Simulation : 205 / 629 [100.00%] @ "41135000"
// RTL Simulation : 206 / 629 [100.00%] @ "41335000"
// RTL Simulation : 207 / 629 [100.00%] @ "41535000"
// RTL Simulation : 208 / 629 [100.00%] @ "41735000"
// RTL Simulation : 209 / 629 [100.00%] @ "41935000"
// RTL Simulation : 210 / 629 [100.00%] @ "42135000"
// RTL Simulation : 211 / 629 [100.00%] @ "42335000"
// RTL Simulation : 212 / 629 [100.00%] @ "42535000"
// RTL Simulation : 213 / 629 [100.00%] @ "42735000"
// RTL Simulation : 214 / 629 [100.00%] @ "42935000"
// RTL Simulation : 215 / 629 [100.00%] @ "43135000"
// RTL Simulation : 216 / 629 [100.00%] @ "43335000"
// RTL Simulation : 217 / 629 [100.00%] @ "43535000"
// RTL Simulation : 218 / 629 [100.00%] @ "43735000"
// RTL Simulation : 219 / 629 [100.00%] @ "43935000"
// RTL Simulation : 220 / 629 [100.00%] @ "44135000"
// RTL Simulation : 221 / 629 [100.00%] @ "44335000"
// RTL Simulation : 222 / 629 [100.00%] @ "44535000"
// RTL Simulation : 223 / 629 [100.00%] @ "44735000"
// RTL Simulation : 224 / 629 [100.00%] @ "44935000"
// RTL Simulation : 225 / 629 [100.00%] @ "45135000"
// RTL Simulation : 226 / 629 [100.00%] @ "45335000"
// RTL Simulation : 227 / 629 [100.00%] @ "45535000"
// RTL Simulation : 228 / 629 [100.00%] @ "45735000"
// RTL Simulation : 229 / 629 [100.00%] @ "45935000"
// RTL Simulation : 230 / 629 [100.00%] @ "46135000"
// RTL Simulation : 231 / 629 [100.00%] @ "46335000"
// RTL Simulation : 232 / 629 [100.00%] @ "46535000"
// RTL Simulation : 233 / 629 [100.00%] @ "46735000"
// RTL Simulation : 234 / 629 [100.00%] @ "46935000"
// RTL Simulation : 235 / 629 [100.00%] @ "47135000"
// RTL Simulation : 236 / 629 [100.00%] @ "47335000"
// RTL Simulation : 237 / 629 [100.00%] @ "47535000"
// RTL Simulation : 238 / 629 [100.00%] @ "47735000"
// RTL Simulation : 239 / 629 [100.00%] @ "47935000"
// RTL Simulation : 240 / 629 [100.00%] @ "48135000"
// RTL Simulation : 241 / 629 [100.00%] @ "48335000"
// RTL Simulation : 242 / 629 [100.00%] @ "48535000"
// RTL Simulation : 243 / 629 [100.00%] @ "48735000"
// RTL Simulation : 244 / 629 [100.00%] @ "48935000"
// RTL Simulation : 245 / 629 [100.00%] @ "49135000"
// RTL Simulation : 246 / 629 [100.00%] @ "49335000"
// RTL Simulation : 247 / 629 [100.00%] @ "49535000"
// RTL Simulation : 248 / 629 [100.00%] @ "49735000"
// RTL Simulation : 249 / 629 [100.00%] @ "49935000"
// RTL Simulation : 250 / 629 [100.00%] @ "50135000"
// RTL Simulation : 251 / 629 [100.00%] @ "50335000"
// RTL Simulation : 252 / 629 [100.00%] @ "50535000"
// RTL Simulation : 253 / 629 [100.00%] @ "50735000"
// RTL Simulation : 254 / 629 [100.00%] @ "50935000"
// RTL Simulation : 255 / 629 [100.00%] @ "51135000"
// RTL Simulation : 256 / 629 [100.00%] @ "51335000"
// RTL Simulation : 257 / 629 [100.00%] @ "51535000"
// RTL Simulation : 258 / 629 [100.00%] @ "51735000"
// RTL Simulation : 259 / 629 [100.00%] @ "51935000"
// RTL Simulation : 260 / 629 [100.00%] @ "52135000"
// RTL Simulation : 261 / 629 [100.00%] @ "52335000"
// RTL Simulation : 262 / 629 [100.00%] @ "52535000"
// RTL Simulation : 263 / 629 [100.00%] @ "52735000"
// RTL Simulation : 264 / 629 [100.00%] @ "52935000"
// RTL Simulation : 265 / 629 [100.00%] @ "53135000"
// RTL Simulation : 266 / 629 [100.00%] @ "53335000"
// RTL Simulation : 267 / 629 [100.00%] @ "53535000"
// RTL Simulation : 268 / 629 [100.00%] @ "53735000"
// RTL Simulation : 269 / 629 [100.00%] @ "53935000"
// RTL Simulation : 270 / 629 [100.00%] @ "54135000"
// RTL Simulation : 271 / 629 [100.00%] @ "54335000"
// RTL Simulation : 272 / 629 [100.00%] @ "54535000"
// RTL Simulation : 273 / 629 [100.00%] @ "54735000"
// RTL Simulation : 274 / 629 [100.00%] @ "54935000"
// RTL Simulation : 275 / 629 [100.00%] @ "55135000"
// RTL Simulation : 276 / 629 [100.00%] @ "55335000"
// RTL Simulation : 277 / 629 [100.00%] @ "55535000"
// RTL Simulation : 278 / 629 [100.00%] @ "55735000"
// RTL Simulation : 279 / 629 [100.00%] @ "55935000"
// RTL Simulation : 280 / 629 [100.00%] @ "56135000"
// RTL Simulation : 281 / 629 [100.00%] @ "56335000"
// RTL Simulation : 282 / 629 [100.00%] @ "56535000"
// RTL Simulation : 283 / 629 [100.00%] @ "56735000"
// RTL Simulation : 284 / 629 [100.00%] @ "56935000"
// RTL Simulation : 285 / 629 [100.00%] @ "57135000"
// RTL Simulation : 286 / 629 [100.00%] @ "57335000"
// RTL Simulation : 287 / 629 [100.00%] @ "57535000"
// RTL Simulation : 288 / 629 [100.00%] @ "57735000"
// RTL Simulation : 289 / 629 [100.00%] @ "57935000"
// RTL Simulation : 290 / 629 [100.00%] @ "58135000"
// RTL Simulation : 291 / 629 [100.00%] @ "58335000"
// RTL Simulation : 292 / 629 [100.00%] @ "58535000"
// RTL Simulation : 293 / 629 [100.00%] @ "58735000"
// RTL Simulation : 294 / 629 [100.00%] @ "58935000"
// RTL Simulation : 295 / 629 [100.00%] @ "59135000"
// RTL Simulation : 296 / 629 [100.00%] @ "59335000"
// RTL Simulation : 297 / 629 [100.00%] @ "59535000"
// RTL Simulation : 298 / 629 [100.00%] @ "59735000"
// RTL Simulation : 299 / 629 [100.00%] @ "59935000"
// RTL Simulation : 300 / 629 [100.00%] @ "60135000"
// RTL Simulation : 301 / 629 [100.00%] @ "60335000"
// RTL Simulation : 302 / 629 [100.00%] @ "60535000"
// RTL Simulation : 303 / 629 [100.00%] @ "60735000"
// RTL Simulation : 304 / 629 [100.00%] @ "60935000"
// RTL Simulation : 305 / 629 [100.00%] @ "61135000"
// RTL Simulation : 306 / 629 [100.00%] @ "61335000"
// RTL Simulation : 307 / 629 [100.00%] @ "61535000"
// RTL Simulation : 308 / 629 [100.00%] @ "61735000"
// RTL Simulation : 309 / 629 [100.00%] @ "61935000"
// RTL Simulation : 310 / 629 [100.00%] @ "62135000"
// RTL Simulation : 311 / 629 [100.00%] @ "62335000"
// RTL Simulation : 312 / 629 [100.00%] @ "62535000"
// RTL Simulation : 313 / 629 [100.00%] @ "62735000"
// RTL Simulation : 314 / 629 [100.00%] @ "62935000"
// RTL Simulation : 315 / 629 [100.00%] @ "63135000"
// RTL Simulation : 316 / 629 [100.00%] @ "63335000"
// RTL Simulation : 317 / 629 [100.00%] @ "63535000"
// RTL Simulation : 318 / 629 [100.00%] @ "63735000"
// RTL Simulation : 319 / 629 [100.00%] @ "63935000"
// RTL Simulation : 320 / 629 [100.00%] @ "64135000"
// RTL Simulation : 321 / 629 [100.00%] @ "64335000"
// RTL Simulation : 322 / 629 [100.00%] @ "64535000"
// RTL Simulation : 323 / 629 [100.00%] @ "64735000"
// RTL Simulation : 324 / 629 [100.00%] @ "64935000"
// RTL Simulation : 325 / 629 [100.00%] @ "65135000"
// RTL Simulation : 326 / 629 [100.00%] @ "65335000"
// RTL Simulation : 327 / 629 [100.00%] @ "65535000"
// RTL Simulation : 328 / 629 [100.00%] @ "65735000"
// RTL Simulation : 329 / 629 [100.00%] @ "65935000"
// RTL Simulation : 330 / 629 [100.00%] @ "66135000"
// RTL Simulation : 331 / 629 [100.00%] @ "66335000"
// RTL Simulation : 332 / 629 [100.00%] @ "66535000"
// RTL Simulation : 333 / 629 [100.00%] @ "66735000"
// RTL Simulation : 334 / 629 [100.00%] @ "66935000"
// RTL Simulation : 335 / 629 [100.00%] @ "67135000"
// RTL Simulation : 336 / 629 [100.00%] @ "67335000"
// RTL Simulation : 337 / 629 [100.00%] @ "67535000"
// RTL Simulation : 338 / 629 [100.00%] @ "67735000"
// RTL Simulation : 339 / 629 [100.00%] @ "67935000"
// RTL Simulation : 340 / 629 [100.00%] @ "68135000"
// RTL Simulation : 341 / 629 [100.00%] @ "68335000"
// RTL Simulation : 342 / 629 [100.00%] @ "68535000"
// RTL Simulation : 343 / 629 [100.00%] @ "68735000"
// RTL Simulation : 344 / 629 [100.00%] @ "68935000"
// RTL Simulation : 345 / 629 [100.00%] @ "69135000"
// RTL Simulation : 346 / 629 [100.00%] @ "69335000"
// RTL Simulation : 347 / 629 [100.00%] @ "69535000"
// RTL Simulation : 348 / 629 [100.00%] @ "69735000"
// RTL Simulation : 349 / 629 [100.00%] @ "69935000"
// RTL Simulation : 350 / 629 [100.00%] @ "70135000"
// RTL Simulation : 351 / 629 [100.00%] @ "70335000"
// RTL Simulation : 352 / 629 [100.00%] @ "70535000"
// RTL Simulation : 353 / 629 [100.00%] @ "70735000"
// RTL Simulation : 354 / 629 [100.00%] @ "70935000"
// RTL Simulation : 355 / 629 [100.00%] @ "71135000"
// RTL Simulation : 356 / 629 [100.00%] @ "71335000"
// RTL Simulation : 357 / 629 [100.00%] @ "71535000"
// RTL Simulation : 358 / 629 [100.00%] @ "71735000"
// RTL Simulation : 359 / 629 [100.00%] @ "71935000"
// RTL Simulation : 360 / 629 [100.00%] @ "72135000"
// RTL Simulation : 361 / 629 [100.00%] @ "72335000"
// RTL Simulation : 362 / 629 [100.00%] @ "72535000"
// RTL Simulation : 363 / 629 [100.00%] @ "72735000"
// RTL Simulation : 364 / 629 [100.00%] @ "72935000"
// RTL Simulation : 365 / 629 [100.00%] @ "73135000"
// RTL Simulation : 366 / 629 [100.00%] @ "73335000"
// RTL Simulation : 367 / 629 [100.00%] @ "73535000"
// RTL Simulation : 368 / 629 [100.00%] @ "73735000"
// RTL Simulation : 369 / 629 [100.00%] @ "73935000"
// RTL Simulation : 370 / 629 [100.00%] @ "74135000"
// RTL Simulation : 371 / 629 [100.00%] @ "74335000"
// RTL Simulation : 372 / 629 [100.00%] @ "74535000"
// RTL Simulation : 373 / 629 [100.00%] @ "74735000"
// RTL Simulation : 374 / 629 [100.00%] @ "74935000"
// RTL Simulation : 375 / 629 [100.00%] @ "75135000"
// RTL Simulation : 376 / 629 [100.00%] @ "75335000"
// RTL Simulation : 377 / 629 [100.00%] @ "75535000"
// RTL Simulation : 378 / 629 [100.00%] @ "75735000"
// RTL Simulation : 379 / 629 [100.00%] @ "75935000"
// RTL Simulation : 380 / 629 [100.00%] @ "76135000"
// RTL Simulation : 381 / 629 [100.00%] @ "76335000"
// RTL Simulation : 382 / 629 [100.00%] @ "76535000"
// RTL Simulation : 383 / 629 [100.00%] @ "76735000"
// RTL Simulation : 384 / 629 [100.00%] @ "76935000"
// RTL Simulation : 385 / 629 [100.00%] @ "77135000"
// RTL Simulation : 386 / 629 [100.00%] @ "77335000"
// RTL Simulation : 387 / 629 [100.00%] @ "77535000"
// RTL Simulation : 388 / 629 [100.00%] @ "77735000"
// RTL Simulation : 389 / 629 [100.00%] @ "77935000"
// RTL Simulation : 390 / 629 [100.00%] @ "78135000"
// RTL Simulation : 391 / 629 [100.00%] @ "78335000"
// RTL Simulation : 392 / 629 [100.00%] @ "78535000"
// RTL Simulation : 393 / 629 [100.00%] @ "78735000"
// RTL Simulation : 394 / 629 [100.00%] @ "78935000"
// RTL Simulation : 395 / 629 [100.00%] @ "79135000"
// RTL Simulation : 396 / 629 [100.00%] @ "79335000"
// RTL Simulation : 397 / 629 [100.00%] @ "79535000"
// RTL Simulation : 398 / 629 [100.00%] @ "79735000"
// RTL Simulation : 399 / 629 [100.00%] @ "79935000"
// RTL Simulation : 400 / 629 [100.00%] @ "80135000"
// RTL Simulation : 401 / 629 [100.00%] @ "80335000"
// RTL Simulation : 402 / 629 [100.00%] @ "80535000"
// RTL Simulation : 403 / 629 [100.00%] @ "80735000"
// RTL Simulation : 404 / 629 [100.00%] @ "80935000"
// RTL Simulation : 405 / 629 [100.00%] @ "81135000"
// RTL Simulation : 406 / 629 [100.00%] @ "81335000"
// RTL Simulation : 407 / 629 [100.00%] @ "81535000"
// RTL Simulation : 408 / 629 [100.00%] @ "81735000"
// RTL Simulation : 409 / 629 [100.00%] @ "81935000"
// RTL Simulation : 410 / 629 [100.00%] @ "82135000"
// RTL Simulation : 411 / 629 [100.00%] @ "82335000"
// RTL Simulation : 412 / 629 [100.00%] @ "82535000"
// RTL Simulation : 413 / 629 [100.00%] @ "82735000"
// RTL Simulation : 414 / 629 [100.00%] @ "82935000"
// RTL Simulation : 415 / 629 [100.00%] @ "83135000"
// RTL Simulation : 416 / 629 [100.00%] @ "83335000"
// RTL Simulation : 417 / 629 [100.00%] @ "83535000"
// RTL Simulation : 418 / 629 [100.00%] @ "83735000"
// RTL Simulation : 419 / 629 [100.00%] @ "83935000"
// RTL Simulation : 420 / 629 [100.00%] @ "84135000"
// RTL Simulation : 421 / 629 [100.00%] @ "84335000"
// RTL Simulation : 422 / 629 [100.00%] @ "84535000"
// RTL Simulation : 423 / 629 [100.00%] @ "84735000"
// RTL Simulation : 424 / 629 [100.00%] @ "84935000"
// RTL Simulation : 425 / 629 [100.00%] @ "85135000"
// RTL Simulation : 426 / 629 [100.00%] @ "85335000"
// RTL Simulation : 427 / 629 [100.00%] @ "85535000"
// RTL Simulation : 428 / 629 [100.00%] @ "85735000"
// RTL Simulation : 429 / 629 [100.00%] @ "85935000"
// RTL Simulation : 430 / 629 [100.00%] @ "86135000"
// RTL Simulation : 431 / 629 [100.00%] @ "86335000"
// RTL Simulation : 432 / 629 [100.00%] @ "86535000"
// RTL Simulation : 433 / 629 [100.00%] @ "86735000"
// RTL Simulation : 434 / 629 [100.00%] @ "86935000"
// RTL Simulation : 435 / 629 [100.00%] @ "87135000"
// RTL Simulation : 436 / 629 [100.00%] @ "87335000"
// RTL Simulation : 437 / 629 [100.00%] @ "87535000"
// RTL Simulation : 438 / 629 [100.00%] @ "87735000"
// RTL Simulation : 439 / 629 [100.00%] @ "87935000"
// RTL Simulation : 440 / 629 [100.00%] @ "88135000"
// RTL Simulation : 441 / 629 [100.00%] @ "88335000"
// RTL Simulation : 442 / 629 [100.00%] @ "88535000"
// RTL Simulation : 443 / 629 [100.00%] @ "88735000"
// RTL Simulation : 444 / 629 [100.00%] @ "88935000"
// RTL Simulation : 445 / 629 [100.00%] @ "89135000"
// RTL Simulation : 446 / 629 [100.00%] @ "89335000"
// RTL Simulation : 447 / 629 [100.00%] @ "89535000"
// RTL Simulation : 448 / 629 [100.00%] @ "89735000"
// RTL Simulation : 449 / 629 [100.00%] @ "89935000"
// RTL Simulation : 450 / 629 [100.00%] @ "90135000"
// RTL Simulation : 451 / 629 [100.00%] @ "90335000"
// RTL Simulation : 452 / 629 [100.00%] @ "90535000"
// RTL Simulation : 453 / 629 [100.00%] @ "90735000"
// RTL Simulation : 454 / 629 [100.00%] @ "90935000"
// RTL Simulation : 455 / 629 [100.00%] @ "91135000"
// RTL Simulation : 456 / 629 [100.00%] @ "91335000"
// RTL Simulation : 457 / 629 [100.00%] @ "91535000"
// RTL Simulation : 458 / 629 [100.00%] @ "91735000"
// RTL Simulation : 459 / 629 [100.00%] @ "91935000"
// RTL Simulation : 460 / 629 [100.00%] @ "92135000"
// RTL Simulation : 461 / 629 [100.00%] @ "92335000"
// RTL Simulation : 462 / 629 [100.00%] @ "92535000"
// RTL Simulation : 463 / 629 [100.00%] @ "92735000"
// RTL Simulation : 464 / 629 [100.00%] @ "92935000"
// RTL Simulation : 465 / 629 [100.00%] @ "93135000"
// RTL Simulation : 466 / 629 [100.00%] @ "93335000"
// RTL Simulation : 467 / 629 [100.00%] @ "93535000"
// RTL Simulation : 468 / 629 [100.00%] @ "93735000"
// RTL Simulation : 469 / 629 [100.00%] @ "93935000"
// RTL Simulation : 470 / 629 [100.00%] @ "94135000"
// RTL Simulation : 471 / 629 [100.00%] @ "94335000"
// RTL Simulation : 472 / 629 [100.00%] @ "94535000"
// RTL Simulation : 473 / 629 [100.00%] @ "94735000"
// RTL Simulation : 474 / 629 [100.00%] @ "94935000"
// RTL Simulation : 475 / 629 [100.00%] @ "95135000"
// RTL Simulation : 476 / 629 [100.00%] @ "95335000"
// RTL Simulation : 477 / 629 [100.00%] @ "95535000"
// RTL Simulation : 478 / 629 [100.00%] @ "95735000"
// RTL Simulation : 479 / 629 [100.00%] @ "95935000"
// RTL Simulation : 480 / 629 [100.00%] @ "96135000"
// RTL Simulation : 481 / 629 [100.00%] @ "96335000"
// RTL Simulation : 482 / 629 [100.00%] @ "96535000"
// RTL Simulation : 483 / 629 [100.00%] @ "96735000"
// RTL Simulation : 484 / 629 [100.00%] @ "96935000"
// RTL Simulation : 485 / 629 [100.00%] @ "97135000"
// RTL Simulation : 486 / 629 [100.00%] @ "97335000"
// RTL Simulation : 487 / 629 [100.00%] @ "97535000"
// RTL Simulation : 488 / 629 [100.00%] @ "97735000"
// RTL Simulation : 489 / 629 [100.00%] @ "97935000"
// RTL Simulation : 490 / 629 [100.00%] @ "98135000"
// RTL Simulation : 491 / 629 [100.00%] @ "98335000"
// RTL Simulation : 492 / 629 [100.00%] @ "98535000"
// RTL Simulation : 493 / 629 [100.00%] @ "98735000"
// RTL Simulation : 494 / 629 [100.00%] @ "98935000"
// RTL Simulation : 495 / 629 [100.00%] @ "99135000"
// RTL Simulation : 496 / 629 [100.00%] @ "99335000"
// RTL Simulation : 497 / 629 [100.00%] @ "99535000"
// RTL Simulation : 498 / 629 [100.00%] @ "99735000"
// RTL Simulation : 499 / 629 [100.00%] @ "99935000"
// RTL Simulation : 500 / 629 [100.00%] @ "100135000"
// RTL Simulation : 501 / 629 [100.00%] @ "100335000"
// RTL Simulation : 502 / 629 [100.00%] @ "100535000"
// RTL Simulation : 503 / 629 [100.00%] @ "100735000"
// RTL Simulation : 504 / 629 [100.00%] @ "100935000"
// RTL Simulation : 505 / 629 [100.00%] @ "101135000"
// RTL Simulation : 506 / 629 [100.00%] @ "101335000"
// RTL Simulation : 507 / 629 [100.00%] @ "101535000"
// RTL Simulation : 508 / 629 [100.00%] @ "101735000"
// RTL Simulation : 509 / 629 [100.00%] @ "101935000"
// RTL Simulation : 510 / 629 [100.00%] @ "102135000"
// RTL Simulation : 511 / 629 [100.00%] @ "102335000"
// RTL Simulation : 512 / 629 [100.00%] @ "102535000"
// RTL Simulation : 513 / 629 [100.00%] @ "102735000"
// RTL Simulation : 514 / 629 [100.00%] @ "102935000"
// RTL Simulation : 515 / 629 [100.00%] @ "103135000"
// RTL Simulation : 516 / 629 [100.00%] @ "103335000"
// RTL Simulation : 517 / 629 [100.00%] @ "103535000"
// RTL Simulation : 518 / 629 [100.00%] @ "103735000"
// RTL Simulation : 519 / 629 [100.00%] @ "103935000"
// RTL Simulation : 520 / 629 [100.00%] @ "104135000"
// RTL Simulation : 521 / 629 [100.00%] @ "104335000"
// RTL Simulation : 522 / 629 [100.00%] @ "104535000"
// RTL Simulation : 523 / 629 [100.00%] @ "104735000"
// RTL Simulation : 524 / 629 [100.00%] @ "104935000"
// RTL Simulation : 525 / 629 [100.00%] @ "105135000"
// RTL Simulation : 526 / 629 [100.00%] @ "105335000"
// RTL Simulation : 527 / 629 [100.00%] @ "105535000"
// RTL Simulation : 528 / 629 [100.00%] @ "105735000"
// RTL Simulation : 529 / 629 [100.00%] @ "105935000"
// RTL Simulation : 530 / 629 [100.00%] @ "106135000"
// RTL Simulation : 531 / 629 [100.00%] @ "106335000"
// RTL Simulation : 532 / 629 [100.00%] @ "106535000"
// RTL Simulation : 533 / 629 [100.00%] @ "106735000"
// RTL Simulation : 534 / 629 [100.00%] @ "106935000"
// RTL Simulation : 535 / 629 [100.00%] @ "107135000"
// RTL Simulation : 536 / 629 [100.00%] @ "107335000"
// RTL Simulation : 537 / 629 [100.00%] @ "107535000"
// RTL Simulation : 538 / 629 [100.00%] @ "107735000"
// RTL Simulation : 539 / 629 [100.00%] @ "107935000"
// RTL Simulation : 540 / 629 [100.00%] @ "108135000"
// RTL Simulation : 541 / 629 [100.00%] @ "108335000"
// RTL Simulation : 542 / 629 [100.00%] @ "108535000"
// RTL Simulation : 543 / 629 [100.00%] @ "108735000"
// RTL Simulation : 544 / 629 [100.00%] @ "108935000"
// RTL Simulation : 545 / 629 [100.00%] @ "109135000"
// RTL Simulation : 546 / 629 [100.00%] @ "109335000"
// RTL Simulation : 547 / 629 [100.00%] @ "109535000"
// RTL Simulation : 548 / 629 [100.00%] @ "109735000"
// RTL Simulation : 549 / 629 [100.00%] @ "109935000"
// RTL Simulation : 550 / 629 [100.00%] @ "110135000"
// RTL Simulation : 551 / 629 [100.00%] @ "110335000"
// RTL Simulation : 552 / 629 [100.00%] @ "110535000"
// RTL Simulation : 553 / 629 [100.00%] @ "110735000"
// RTL Simulation : 554 / 629 [100.00%] @ "110935000"
// RTL Simulation : 555 / 629 [100.00%] @ "111135000"
// RTL Simulation : 556 / 629 [100.00%] @ "111335000"
// RTL Simulation : 557 / 629 [100.00%] @ "111535000"
// RTL Simulation : 558 / 629 [100.00%] @ "111735000"
// RTL Simulation : 559 / 629 [100.00%] @ "111935000"
// RTL Simulation : 560 / 629 [100.00%] @ "112135000"
// RTL Simulation : 561 / 629 [100.00%] @ "112335000"
// RTL Simulation : 562 / 629 [100.00%] @ "112535000"
// RTL Simulation : 563 / 629 [100.00%] @ "112735000"
// RTL Simulation : 564 / 629 [100.00%] @ "112935000"
// RTL Simulation : 565 / 629 [100.00%] @ "113135000"
// RTL Simulation : 566 / 629 [100.00%] @ "113335000"
// RTL Simulation : 567 / 629 [100.00%] @ "113535000"
// RTL Simulation : 568 / 629 [100.00%] @ "113735000"
// RTL Simulation : 569 / 629 [100.00%] @ "113935000"
// RTL Simulation : 570 / 629 [100.00%] @ "114135000"
// RTL Simulation : 571 / 629 [100.00%] @ "114335000"
// RTL Simulation : 572 / 629 [100.00%] @ "114535000"
// RTL Simulation : 573 / 629 [100.00%] @ "114735000"
// RTL Simulation : 574 / 629 [100.00%] @ "114935000"
// RTL Simulation : 575 / 629 [100.00%] @ "115135000"
// RTL Simulation : 576 / 629 [100.00%] @ "115335000"
// RTL Simulation : 577 / 629 [100.00%] @ "115535000"
// RTL Simulation : 578 / 629 [100.00%] @ "115735000"
// RTL Simulation : 579 / 629 [100.00%] @ "115935000"
// RTL Simulation : 580 / 629 [100.00%] @ "116135000"
// RTL Simulation : 581 / 629 [100.00%] @ "116335000"
// RTL Simulation : 582 / 629 [100.00%] @ "116535000"
// RTL Simulation : 583 / 629 [100.00%] @ "116735000"
// RTL Simulation : 584 / 629 [100.00%] @ "116935000"
// RTL Simulation : 585 / 629 [100.00%] @ "117135000"
// RTL Simulation : 586 / 629 [100.00%] @ "117335000"
// RTL Simulation : 587 / 629 [100.00%] @ "117535000"
// RTL Simulation : 588 / 629 [100.00%] @ "117735000"
// RTL Simulation : 589 / 629 [100.00%] @ "117935000"
// RTL Simulation : 590 / 629 [100.00%] @ "118135000"
// RTL Simulation : 591 / 629 [100.00%] @ "118335000"
// RTL Simulation : 592 / 629 [100.00%] @ "118535000"
// RTL Simulation : 593 / 629 [100.00%] @ "118735000"
// RTL Simulation : 594 / 629 [100.00%] @ "118935000"
// RTL Simulation : 595 / 629 [100.00%] @ "119135000"
// RTL Simulation : 596 / 629 [100.00%] @ "119335000"
// RTL Simulation : 597 / 629 [100.00%] @ "119535000"
// RTL Simulation : 598 / 629 [100.00%] @ "119735000"
// RTL Simulation : 599 / 629 [100.00%] @ "119935000"
// RTL Simulation : 600 / 629 [100.00%] @ "120135000"
// RTL Simulation : 601 / 629 [100.00%] @ "120335000"
// RTL Simulation : 602 / 629 [100.00%] @ "120535000"
// RTL Simulation : 603 / 629 [100.00%] @ "120735000"
// RTL Simulation : 604 / 629 [100.00%] @ "120935000"
// RTL Simulation : 605 / 629 [100.00%] @ "121135000"
// RTL Simulation : 606 / 629 [100.00%] @ "121335000"
// RTL Simulation : 607 / 629 [100.00%] @ "121535000"
// RTL Simulation : 608 / 629 [100.00%] @ "121735000"
// RTL Simulation : 609 / 629 [100.00%] @ "121935000"
// RTL Simulation : 610 / 629 [100.00%] @ "122135000"
// RTL Simulation : 611 / 629 [100.00%] @ "122335000"
// RTL Simulation : 612 / 629 [100.00%] @ "122535000"
// RTL Simulation : 613 / 629 [100.00%] @ "122735000"
// RTL Simulation : 614 / 629 [100.00%] @ "122935000"
// RTL Simulation : 615 / 629 [100.00%] @ "123135000"
// RTL Simulation : 616 / 629 [100.00%] @ "123335000"
// RTL Simulation : 617 / 629 [100.00%] @ "123535000"
// RTL Simulation : 618 / 629 [100.00%] @ "123735000"
// RTL Simulation : 619 / 629 [100.00%] @ "123935000"
// RTL Simulation : 620 / 629 [100.00%] @ "124135000"
// RTL Simulation : 621 / 629 [100.00%] @ "124335000"
// RTL Simulation : 622 / 629 [100.00%] @ "124535000"
// RTL Simulation : 623 / 629 [100.00%] @ "124735000"
// RTL Simulation : 624 / 629 [100.00%] @ "124935000"
// RTL Simulation : 625 / 629 [100.00%] @ "125135000"
// RTL Simulation : 626 / 629 [100.00%] @ "125335000"
// RTL Simulation : 627 / 629 [100.00%] @ "125535000"
// RTL Simulation : 628 / 629 [100.00%] @ "125735000"
// RTL Simulation : 629 / 629 [100.00%] @ "125935000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 125975 ns : File "/home/pengxuanyao/workspace/cordic/cordic/s_default/sim/verilog/cordic.autotb.v" Line 343
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct  3 15:40:11 2022...
