-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Nov 17 20:34:10 2021
-- Host        : DESKTOP-99P6D1E running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/SHR77/ECE1195/Lab_4/Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_CPU_0_0/Lab_4_CPU_0_0_sim_netlist.vhdl
-- Design      : Lab_4_CPU_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Adder is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sl_map : in STD_LOGIC_VECTOR ( 62 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_27 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_28 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Adder : entity is "Adder";
end Lab_4_CPU_0_0_Adder;

architecture STRUCTURE of Lab_4_CPU_0_0_Adder is
  signal \S_carry__0_n_0\ : STD_LOGIC;
  signal \S_carry__0_n_1\ : STD_LOGIC;
  signal \S_carry__0_n_2\ : STD_LOGIC;
  signal \S_carry__0_n_3\ : STD_LOGIC;
  signal \S_carry__10_n_0\ : STD_LOGIC;
  signal \S_carry__10_n_1\ : STD_LOGIC;
  signal \S_carry__10_n_2\ : STD_LOGIC;
  signal \S_carry__10_n_3\ : STD_LOGIC;
  signal \S_carry__11_n_0\ : STD_LOGIC;
  signal \S_carry__11_n_1\ : STD_LOGIC;
  signal \S_carry__11_n_2\ : STD_LOGIC;
  signal \S_carry__11_n_3\ : STD_LOGIC;
  signal \S_carry__12_n_0\ : STD_LOGIC;
  signal \S_carry__12_n_1\ : STD_LOGIC;
  signal \S_carry__12_n_2\ : STD_LOGIC;
  signal \S_carry__12_n_3\ : STD_LOGIC;
  signal \S_carry__13_n_0\ : STD_LOGIC;
  signal \S_carry__13_n_1\ : STD_LOGIC;
  signal \S_carry__13_n_2\ : STD_LOGIC;
  signal \S_carry__13_n_3\ : STD_LOGIC;
  signal \S_carry__14_n_1\ : STD_LOGIC;
  signal \S_carry__14_n_2\ : STD_LOGIC;
  signal \S_carry__14_n_3\ : STD_LOGIC;
  signal \S_carry__1_n_0\ : STD_LOGIC;
  signal \S_carry__1_n_1\ : STD_LOGIC;
  signal \S_carry__1_n_2\ : STD_LOGIC;
  signal \S_carry__1_n_3\ : STD_LOGIC;
  signal \S_carry__2_n_0\ : STD_LOGIC;
  signal \S_carry__2_n_1\ : STD_LOGIC;
  signal \S_carry__2_n_2\ : STD_LOGIC;
  signal \S_carry__2_n_3\ : STD_LOGIC;
  signal \S_carry__3_n_0\ : STD_LOGIC;
  signal \S_carry__3_n_1\ : STD_LOGIC;
  signal \S_carry__3_n_2\ : STD_LOGIC;
  signal \S_carry__3_n_3\ : STD_LOGIC;
  signal \S_carry__4_n_0\ : STD_LOGIC;
  signal \S_carry__4_n_1\ : STD_LOGIC;
  signal \S_carry__4_n_2\ : STD_LOGIC;
  signal \S_carry__4_n_3\ : STD_LOGIC;
  signal \S_carry__5_n_0\ : STD_LOGIC;
  signal \S_carry__5_n_1\ : STD_LOGIC;
  signal \S_carry__5_n_2\ : STD_LOGIC;
  signal \S_carry__5_n_3\ : STD_LOGIC;
  signal \S_carry__6_n_0\ : STD_LOGIC;
  signal \S_carry__6_n_1\ : STD_LOGIC;
  signal \S_carry__6_n_2\ : STD_LOGIC;
  signal \S_carry__6_n_3\ : STD_LOGIC;
  signal \S_carry__7_n_0\ : STD_LOGIC;
  signal \S_carry__7_n_1\ : STD_LOGIC;
  signal \S_carry__7_n_2\ : STD_LOGIC;
  signal \S_carry__7_n_3\ : STD_LOGIC;
  signal \S_carry__8_n_0\ : STD_LOGIC;
  signal \S_carry__8_n_1\ : STD_LOGIC;
  signal \S_carry__8_n_2\ : STD_LOGIC;
  signal \S_carry__8_n_3\ : STD_LOGIC;
  signal \S_carry__9_n_0\ : STD_LOGIC;
  signal \S_carry__9_n_1\ : STD_LOGIC;
  signal \S_carry__9_n_2\ : STD_LOGIC;
  signal \S_carry__9_n_3\ : STD_LOGIC;
  signal S_carry_n_0 : STD_LOGIC;
  signal S_carry_n_1 : STD_LOGIC;
  signal S_carry_n_2 : STD_LOGIC;
  signal S_carry_n_3 : STD_LOGIC;
  signal \NLW_S_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
S_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S_carry_n_0,
      CO(2) => S_carry_n_1,
      CO(1) => S_carry_n_2,
      CO(0) => S_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\S_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S_carry_n_0,
      CO(3) => \S_carry__0_n_0\,
      CO(2) => \S_carry__0_n_1\,
      CO(1) => \S_carry__0_n_2\,
      CO(0) => \S_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(7 downto 4),
      O(3 downto 0) => q_reg(3 downto 0),
      S(3 downto 0) => q_reg_14(3 downto 0)
    );
\S_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__0_n_0\,
      CO(3) => \S_carry__1_n_0\,
      CO(2) => \S_carry__1_n_1\,
      CO(1) => \S_carry__1_n_2\,
      CO(0) => \S_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(11 downto 8),
      O(3 downto 0) => q_reg_0(3 downto 0),
      S(3 downto 0) => q_reg_15(3 downto 0)
    );
\S_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__9_n_0\,
      CO(3) => \S_carry__10_n_0\,
      CO(2) => \S_carry__10_n_1\,
      CO(1) => \S_carry__10_n_2\,
      CO(0) => \S_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(47 downto 44),
      O(3 downto 0) => q_reg_9(3 downto 0),
      S(3 downto 0) => q_reg_24(3 downto 0)
    );
\S_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__10_n_0\,
      CO(3) => \S_carry__11_n_0\,
      CO(2) => \S_carry__11_n_1\,
      CO(1) => \S_carry__11_n_2\,
      CO(0) => \S_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(51 downto 48),
      O(3 downto 0) => q_reg_10(3 downto 0),
      S(3 downto 0) => q_reg_25(3 downto 0)
    );
\S_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__11_n_0\,
      CO(3) => \S_carry__12_n_0\,
      CO(2) => \S_carry__12_n_1\,
      CO(1) => \S_carry__12_n_2\,
      CO(0) => \S_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(55 downto 52),
      O(3 downto 0) => q_reg_11(3 downto 0),
      S(3 downto 0) => q_reg_26(3 downto 0)
    );
\S_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__12_n_0\,
      CO(3) => \S_carry__13_n_0\,
      CO(2) => \S_carry__13_n_1\,
      CO(1) => \S_carry__13_n_2\,
      CO(0) => \S_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(59 downto 56),
      O(3 downto 0) => q_reg_12(3 downto 0),
      S(3 downto 0) => q_reg_27(3 downto 0)
    );
\S_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__13_n_0\,
      CO(3) => \NLW_S_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \S_carry__14_n_1\,
      CO(1) => \S_carry__14_n_2\,
      CO(0) => \S_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sl_map(62 downto 60),
      O(3 downto 0) => q_reg_13(3 downto 0),
      S(3 downto 0) => q_reg_28(3 downto 0)
    );
\S_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__1_n_0\,
      CO(3) => \S_carry__2_n_0\,
      CO(2) => \S_carry__2_n_1\,
      CO(1) => \S_carry__2_n_2\,
      CO(0) => \S_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(15 downto 12),
      O(3 downto 0) => q_reg_1(3 downto 0),
      S(3 downto 0) => q_reg_16(3 downto 0)
    );
\S_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__2_n_0\,
      CO(3) => \S_carry__3_n_0\,
      CO(2) => \S_carry__3_n_1\,
      CO(1) => \S_carry__3_n_2\,
      CO(0) => \S_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(19 downto 16),
      O(3 downto 0) => q_reg_2(3 downto 0),
      S(3 downto 0) => q_reg_17(3 downto 0)
    );
\S_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__3_n_0\,
      CO(3) => \S_carry__4_n_0\,
      CO(2) => \S_carry__4_n_1\,
      CO(1) => \S_carry__4_n_2\,
      CO(0) => \S_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(23 downto 20),
      O(3 downto 0) => q_reg_3(3 downto 0),
      S(3 downto 0) => q_reg_18(3 downto 0)
    );
\S_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__4_n_0\,
      CO(3) => \S_carry__5_n_0\,
      CO(2) => \S_carry__5_n_1\,
      CO(1) => \S_carry__5_n_2\,
      CO(0) => \S_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(27 downto 24),
      O(3 downto 0) => q_reg_4(3 downto 0),
      S(3 downto 0) => q_reg_19(3 downto 0)
    );
\S_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__5_n_0\,
      CO(3) => \S_carry__6_n_0\,
      CO(2) => \S_carry__6_n_1\,
      CO(1) => \S_carry__6_n_2\,
      CO(0) => \S_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(31 downto 28),
      O(3 downto 0) => q_reg_5(3 downto 0),
      S(3 downto 0) => q_reg_20(3 downto 0)
    );
\S_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__6_n_0\,
      CO(3) => \S_carry__7_n_0\,
      CO(2) => \S_carry__7_n_1\,
      CO(1) => \S_carry__7_n_2\,
      CO(0) => \S_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(35 downto 32),
      O(3 downto 0) => q_reg_6(3 downto 0),
      S(3 downto 0) => q_reg_21(3 downto 0)
    );
\S_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__7_n_0\,
      CO(3) => \S_carry__8_n_0\,
      CO(2) => \S_carry__8_n_1\,
      CO(1) => \S_carry__8_n_2\,
      CO(0) => \S_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(39 downto 36),
      O(3 downto 0) => q_reg_7(3 downto 0),
      S(3 downto 0) => q_reg_22(3 downto 0)
    );
\S_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__8_n_0\,
      CO(3) => \S_carry__9_n_0\,
      CO(2) => \S_carry__9_n_1\,
      CO(1) => \S_carry__9_n_2\,
      CO(0) => \S_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sl_map(43 downto 40),
      O(3 downto 0) => q_reg_8(3 downto 0),
      S(3 downto 0) => q_reg_23(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_ControlUnit is
  port (
    RegWrite : out STD_LOGIC;
    WrCLO : out STD_LOGIC;
    WrLOW : out STD_LOGIC;
    MultReset : out STD_LOGIC;
    MemRegWrite : out STD_LOGIC;
    IRWrite : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[2]_0\ : out STD_LOGIC;
    RegDst : out STD_LOGIC;
    Wr_B : out STD_LOGIC;
    PCWriteCond : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[0]_0\ : out STD_LOGIC;
    PCWrite : out STD_LOGIC;
    MemWrite : out STD_LOGIC;
    IorD : out STD_LOGIC;
    ALUSrcA : out STD_LOGIC;
    ALURegWrite : out STD_LOGIC;
    SHAMTSel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_pr_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[0]_2\ : out STD_LOGIC;
    ALUResult : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ArithR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_9 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    q_reg_10 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    q_reg_11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    q_reg_41 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_42 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_pr_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_44 : in STD_LOGIC;
    \q_i_3__65_0\ : in STD_LOGIC;
    \q_i_3__65_1\ : in STD_LOGIC;
    q_reg_45 : in STD_LOGIC;
    \PCIn_reg[12]_i_9\ : in STD_LOGIC;
    RegDst_reg_0 : in STD_LOGIC;
    q_reg_46 : in STD_LOGIC;
    \MemtoReg_reg[2]_0\ : in STD_LOGIC;
    \MemtoReg_reg[2]_1\ : in STD_LOGIC;
    \MemtoReg_reg[2]_2\ : in STD_LOGIC;
    PCWrite_reg_0 : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]_0\ : in STD_LOGIC;
    PCWrite_reg_1 : in STD_LOGIC;
    MultDone : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SHAMT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ALUSrcA_reg_0 : in STD_LOGIC;
    q_reg_47 : in STD_LOGIC;
    ALUSrcA_reg_1 : in STD_LOGIC;
    PCWrite_reg_2 : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[2]_2\ : in STD_LOGIC;
    IorD_reg_0 : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]_2\ : in STD_LOGIC;
    SHAMTSel_reg_0 : in STD_LOGIC;
    SHAMTSel_reg_1 : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_2\ : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[0]_4\ : in STD_LOGIC;
    q_reg_48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[30]_i_1_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \PCIn_reg[19]_i_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_49 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_50 : in STD_LOGIC;
    q_reg_51 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_i_2__7_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_52 : in STD_LOGIC;
    q_reg_53 : in STD_LOGIC;
    q_reg_54 : in STD_LOGIC;
    q_reg_55 : in STD_LOGIC;
    q_reg_56 : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_i_24_0 : in STD_LOGIC;
    \PCIn_reg[2]_i_1_0\ : in STD_LOGIC;
    q_reg_i_24_1 : in STD_LOGIC;
    \PCIn_reg[4]_i_1_0\ : in STD_LOGIC;
    q_reg_i_24_2 : in STD_LOGIC;
    q_reg_57 : in STD_LOGIC;
    \PCIn_reg[6]_i_1_0\ : in STD_LOGIC;
    q_reg_58 : in STD_LOGIC;
    q_reg_i_24_3 : in STD_LOGIC;
    q_reg_59 : in STD_LOGIC;
    \PCIn_reg[8]_i_1_0\ : in STD_LOGIC;
    q_reg_60 : in STD_LOGIC;
    q_reg_i_15_0 : in STD_LOGIC;
    q_reg_61 : in STD_LOGIC;
    \PCIn_reg[10]_i_1_0\ : in STD_LOGIC;
    q_reg_62 : in STD_LOGIC;
    q_reg_i_15_1 : in STD_LOGIC;
    q_reg_63 : in STD_LOGIC;
    \PCIn_reg[12]_i_1_0\ : in STD_LOGIC;
    q_reg_64 : in STD_LOGIC;
    q_reg_i_15_2 : in STD_LOGIC;
    q_reg_65 : in STD_LOGIC;
    \PCIn_reg[14]_i_1_0\ : in STD_LOGIC;
    q_reg_66 : in STD_LOGIC;
    q_reg_i_15_3 : in STD_LOGIC;
    q_reg_67 : in STD_LOGIC;
    \PCIn_reg[16]_i_1_0\ : in STD_LOGIC;
    q_reg_68 : in STD_LOGIC;
    q_reg_i_6_0 : in STD_LOGIC;
    q_reg_69 : in STD_LOGIC;
    \PCIn_reg[18]_i_1_0\ : in STD_LOGIC;
    q_reg_70 : in STD_LOGIC;
    q_reg_i_6_1 : in STD_LOGIC;
    q_reg_71 : in STD_LOGIC;
    \PCIn_reg[20]_i_1_0\ : in STD_LOGIC;
    q_reg_72 : in STD_LOGIC;
    q_reg_i_6_2 : in STD_LOGIC;
    q_reg_73 : in STD_LOGIC;
    \PCIn_reg[22]_i_1_0\ : in STD_LOGIC;
    q_reg_74 : in STD_LOGIC;
    q_reg_i_6_3 : in STD_LOGIC;
    q_reg_75 : in STD_LOGIC;
    \PCIn_reg[24]_i_1_0\ : in STD_LOGIC;
    q_reg_76 : in STD_LOGIC;
    \q_reg_i_5__63_0\ : in STD_LOGIC;
    q_reg_77 : in STD_LOGIC;
    \PCIn_reg[26]_i_1_0\ : in STD_LOGIC;
    q_reg_78 : in STD_LOGIC;
    \q_reg_i_5__63_1\ : in STD_LOGIC;
    q_reg_79 : in STD_LOGIC;
    \PCIn_reg[28]_i_1_0\ : in STD_LOGIC;
    q_reg_80 : in STD_LOGIC;
    \q_reg_i_5__63_2\ : in STD_LOGIC;
    q_reg_81 : in STD_LOGIC;
    \PCIn_reg[30]_i_1_1\ : in STD_LOGIC;
    q_reg_82 : in STD_LOGIC;
    q_reg_83 : in STD_LOGIC;
    q_reg_84 : in STD_LOGIC;
    q_reg_85 : in STD_LOGIC;
    q_reg_86 : in STD_LOGIC;
    q_reg_87 : in STD_LOGIC;
    q_reg_88 : in STD_LOGIC;
    q_reg_89 : in STD_LOGIC;
    q_reg_90 : in STD_LOGIC;
    q_reg_91 : in STD_LOGIC;
    q_reg_92 : in STD_LOGIC;
    q_reg_93 : in STD_LOGIC;
    q_reg_94 : in STD_LOGIC;
    q_reg_95 : in STD_LOGIC;
    q_reg_96 : in STD_LOGIC;
    q_reg_97 : in STD_LOGIC;
    q_reg_98 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_99 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_100 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_101 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_102 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_103 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_104 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_105 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ld : in STD_LOGIC;
    q_reg_106 : in STD_LOGIC;
    q_reg_107 : in STD_LOGIC;
    q_reg_108 : in STD_LOGIC;
    q_reg_109 : in STD_LOGIC;
    q_reg_110 : in STD_LOGIC;
    q_reg_111 : in STD_LOGIC;
    q_reg_112 : in STD_LOGIC;
    q_reg_113 : in STD_LOGIC;
    q_reg_114 : in STD_LOGIC;
    q_reg_115 : in STD_LOGIC;
    q_reg_116 : in STD_LOGIC;
    q_reg_117 : in STD_LOGIC;
    q_reg_118 : in STD_LOGIC;
    q_reg_119 : in STD_LOGIC;
    q_reg_120 : in STD_LOGIC;
    q_reg_121 : in STD_LOGIC;
    q_reg_122 : in STD_LOGIC;
    q_reg_123 : in STD_LOGIC;
    q_reg_124 : in STD_LOGIC;
    ALUOut : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_125 : in STD_LOGIC;
    q_reg_126 : in STD_LOGIC;
    q_reg_127 : in STD_LOGIC;
    q_reg_128 : in STD_LOGIC;
    q_reg_129 : in STD_LOGIC;
    q_reg_130 : in STD_LOGIC;
    q_reg_131 : in STD_LOGIC;
    q_reg_132 : in STD_LOGIC;
    q_reg_133 : in STD_LOGIC;
    q_reg_134 : in STD_LOGIC;
    q_reg_135 : in STD_LOGIC;
    q_reg_136 : in STD_LOGIC;
    q_reg_137 : in STD_LOGIC;
    q_reg_138 : in STD_LOGIC;
    q_reg_139 : in STD_LOGIC;
    q_reg_140 : in STD_LOGIC;
    q_reg_141 : in STD_LOGIC;
    q_reg_142 : in STD_LOGIC;
    q_reg_143 : in STD_LOGIC;
    q_reg_144 : in STD_LOGIC;
    q_reg_145 : in STD_LOGIC;
    q_reg_146 : in STD_LOGIC;
    q_reg_147 : in STD_LOGIC;
    q_reg_148 : in STD_LOGIC;
    q_reg_149 : in STD_LOGIC;
    q_reg_150 : in STD_LOGIC;
    MemoryDataOut : in STD_LOGIC_VECTOR ( 16 downto 0 );
    q_reg_151 : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \^q\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q_reg_152 : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HighRegOut : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_153 : in STD_LOGIC;
    q_reg_154 : in STD_LOGIC;
    q_reg_155 : in STD_LOGIC;
    q_reg_156 : in STD_LOGIC;
    q_reg_157 : in STD_LOGIC;
    q_reg_158 : in STD_LOGIC;
    q_reg_159 : in STD_LOGIC;
    q_reg_160 : in STD_LOGIC;
    q_reg_161 : in STD_LOGIC;
    q_reg_162 : in STD_LOGIC;
    q_reg_163 : in STD_LOGIC;
    q_reg_164 : in STD_LOGIC;
    q_reg_165 : in STD_LOGIC;
    q_reg_166 : in STD_LOGIC;
    q_reg_167 : in STD_LOGIC;
    q_reg_168 : in STD_LOGIC;
    q_reg_169 : in STD_LOGIC;
    q_reg_170 : in STD_LOGIC;
    q_reg_171 : in STD_LOGIC;
    q_reg_172 : in STD_LOGIC;
    q_reg_173 : in STD_LOGIC;
    q_reg_174 : in STD_LOGIC;
    q_reg_175 : in STD_LOGIC;
    q_reg_176 : in STD_LOGIC;
    q_reg_177 : in STD_LOGIC;
    q_reg_178 : in STD_LOGIC;
    q_reg_179 : in STD_LOGIC;
    q_reg_180 : in STD_LOGIC;
    q_reg_181 : in STD_LOGIC;
    q_reg_182 : in STD_LOGIC;
    q_reg_183 : in STD_LOGIC;
    q_reg_184 : in STD_LOGIC;
    q_reg_185 : in STD_LOGIC;
    q_reg_186 : in STD_LOGIC;
    q_reg_187 : in STD_LOGIC;
    q_reg_188 : in STD_LOGIC;
    q_reg_189 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_190 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[2]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[2]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_i_4__17_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_i_4__17_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_191 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_192 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_ControlUnit : entity is "ControlUnit";
end Lab_4_CPU_0_0_ControlUnit;

architecture STRUCTURE of Lab_4_CPU_0_0_ControlUnit is
  signal \ALUComponent/CO\ : STD_LOGIC;
  signal \ALUComponent/CompR\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ALUComponent/L_0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ALUComponent/L_1\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \ALUComponent/L_2\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \ALUComponent/L_3\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \ALUComponent/L_4\ : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal \ALUComponent/R_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ALUComponent/R_1\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \ALUComponent/R_2\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \ALUComponent/R_3\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ALUComponent/R_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ALUComponent/ShiftR\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ALUOp : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ALURegWrite_reg_i_1_n_0 : STD_LOGIC;
  signal ALURegWrite_reg_i_2_n_0 : STD_LOGIC;
  signal \^alusrca\ : STD_LOGIC;
  signal ALUSrcA_reg_i_1_n_0 : STD_LOGIC;
  signal ALUSrcA_reg_i_2_n_0 : STD_LOGIC;
  signal ALUSrcB : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^arithr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_nx_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_pr_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_pr_state_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_pr_state_reg[3]_0\ : STD_LOGIC;
  signal \^fsm_sequential_pr_state_reg[3]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal IRWrite_reg_i_1_n_0 : STD_LOGIC;
  signal IorD_reg_i_1_n_0 : STD_LOGIC;
  signal IorD_reg_i_2_n_0 : STD_LOGIC;
  signal MemRegWrite_reg_i_1_n_0 : STD_LOGIC;
  signal MemRegWrite_reg_i_2_n_0 : STD_LOGIC;
  signal MemWrite_reg_i_1_n_0 : STD_LOGIC;
  signal MemWrite_reg_i_2_n_0 : STD_LOGIC;
  signal MemtoReg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \MemtoReg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \MemtoReg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal MultRst_reg_i_1_n_0 : STD_LOGIC;
  signal MultRst_reg_i_2_n_0 : STD_LOGIC;
  signal PCEn_i_11_n_0 : STD_LOGIC;
  signal PCEn_i_11_n_1 : STD_LOGIC;
  signal PCEn_i_11_n_2 : STD_LOGIC;
  signal PCEn_i_11_n_3 : STD_LOGIC;
  signal PCEn_i_12_n_0 : STD_LOGIC;
  signal PCEn_i_12_n_1 : STD_LOGIC;
  signal PCEn_i_12_n_2 : STD_LOGIC;
  signal PCEn_i_12_n_3 : STD_LOGIC;
  signal PCEn_i_14_n_0 : STD_LOGIC;
  signal PCEn_i_14_n_1 : STD_LOGIC;
  signal PCEn_i_14_n_2 : STD_LOGIC;
  signal PCEn_i_14_n_3 : STD_LOGIC;
  signal PCEn_i_15_n_0 : STD_LOGIC;
  signal PCEn_i_15_n_1 : STD_LOGIC;
  signal PCEn_i_15_n_2 : STD_LOGIC;
  signal PCEn_i_15_n_3 : STD_LOGIC;
  signal PCEn_i_5_n_0 : STD_LOGIC;
  signal PCEn_i_5_n_1 : STD_LOGIC;
  signal PCEn_i_5_n_2 : STD_LOGIC;
  signal PCEn_i_5_n_3 : STD_LOGIC;
  signal PCEn_i_6_n_0 : STD_LOGIC;
  signal PCEn_i_6_n_1 : STD_LOGIC;
  signal PCEn_i_6_n_2 : STD_LOGIC;
  signal PCEn_i_6_n_3 : STD_LOGIC;
  signal PCEn_i_8_n_0 : STD_LOGIC;
  signal PCEn_i_8_n_1 : STD_LOGIC;
  signal PCEn_i_8_n_2 : STD_LOGIC;
  signal PCEn_i_8_n_3 : STD_LOGIC;
  signal PCEn_i_9_n_0 : STD_LOGIC;
  signal PCEn_i_9_n_1 : STD_LOGIC;
  signal PCEn_i_9_n_2 : STD_LOGIC;
  signal PCEn_i_9_n_3 : STD_LOGIC;
  signal \PCIn_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \PCIn_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \PCIn_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \PCIn_reg[30]_i_29_n_0\ : STD_LOGIC;
  signal \PCIn_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_35_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_36_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_40_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_44_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_45_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_46_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_47_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_49_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_50_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_51_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_52_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_53_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_54_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_55_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_56_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_57_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PCIn_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PCIn_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \PCIn_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \PCIn_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \PCIn_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \PCIn_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PCIn_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \PCIn_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal PCSource : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PCWrite_reg_i_1_n_0 : STD_LOGIC;
  signal PCWrite_reg_i_2_n_0 : STD_LOGIC;
  signal \^q_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RegDst_reg_i_2_n_0 : STD_LOGIC;
  signal RegWrite_reg_i_1_n_0 : STD_LOGIC;
  signal RegWrite_reg_i_2_n_0 : STD_LOGIC;
  signal \^shamtsel\ : STD_LOGIC;
  signal SHAMTSel_reg_i_2_n_0 : STD_LOGIC;
  signal UpperImm : STD_LOGIC;
  signal WrCLO_reg_i_1_n_0 : STD_LOGIC;
  signal WrCLO_reg_i_2_n_0 : STD_LOGIC;
  signal WrHIGH_reg_i_2_n_0 : STD_LOGIC;
  signal Wr_A_reg_i_1_n_0 : STD_LOGIC;
  signal \arith/PCEn_i_21_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_22_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_23_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_24_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_29_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_30_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_31_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_32_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_37_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_38_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_39_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_40_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_45_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_46_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_47_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_48_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_53_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_54_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_55_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_56_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_61_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_62_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_63_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_64_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_69_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_70_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_71_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_72_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_77_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_78_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_79_n_0\ : STD_LOGIC;
  signal \arith/PCEn_i_80_n_0\ : STD_LOGIC;
  signal \nx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_i_10__69_n_0\ : STD_LOGIC;
  signal \q_i_10__70_n_0\ : STD_LOGIC;
  signal \q_i_10__71_n_0\ : STD_LOGIC;
  signal \q_i_11__69_n_0\ : STD_LOGIC;
  signal \q_i_11__70_n_0\ : STD_LOGIC;
  signal \q_i_11__71_n_0\ : STD_LOGIC;
  signal \q_i_12__66_n_0\ : STD_LOGIC;
  signal \q_i_12__67_n_0\ : STD_LOGIC;
  signal \q_i_13__66_n_0\ : STD_LOGIC;
  signal \q_i_14__0_n_0\ : STD_LOGIC;
  signal \q_i_14__1_n_0\ : STD_LOGIC;
  signal \q_i_16__0_n_0\ : STD_LOGIC;
  signal \q_i_17__0_n_0\ : STD_LOGIC;
  signal q_i_18_n_0 : STD_LOGIC;
  signal q_i_19_n_0 : STD_LOGIC;
  signal q_i_20_n_0 : STD_LOGIC;
  signal q_i_21_n_0 : STD_LOGIC;
  signal q_i_22_n_0 : STD_LOGIC;
  signal q_i_23_n_0 : STD_LOGIC;
  signal q_i_25_n_0 : STD_LOGIC;
  signal q_i_26_n_0 : STD_LOGIC;
  signal q_i_27_n_0 : STD_LOGIC;
  signal q_i_28_n_0 : STD_LOGIC;
  signal q_i_29_n_0 : STD_LOGIC;
  signal \q_i_2__68_n_0\ : STD_LOGIC;
  signal \q_i_2__69_n_0\ : STD_LOGIC;
  signal \q_i_2__70_n_0\ : STD_LOGIC;
  signal \q_i_2__71_n_0\ : STD_LOGIC;
  signal \q_i_2__72_n_0\ : STD_LOGIC;
  signal \q_i_2__73_n_0\ : STD_LOGIC;
  signal \q_i_2__74_n_0\ : STD_LOGIC;
  signal \q_i_2__75_n_0\ : STD_LOGIC;
  signal \q_i_2__76_n_0\ : STD_LOGIC;
  signal \q_i_2__77_n_0\ : STD_LOGIC;
  signal \q_i_2__78_n_0\ : STD_LOGIC;
  signal \q_i_2__79_n_0\ : STD_LOGIC;
  signal \q_i_2__80_n_0\ : STD_LOGIC;
  signal \q_i_2__81_n_0\ : STD_LOGIC;
  signal \q_i_2__82_n_0\ : STD_LOGIC;
  signal \q_i_2__83_n_0\ : STD_LOGIC;
  signal \q_i_2__84_n_0\ : STD_LOGIC;
  signal \q_i_2__85_n_0\ : STD_LOGIC;
  signal \q_i_2__86_n_0\ : STD_LOGIC;
  signal \q_i_2__87_n_0\ : STD_LOGIC;
  signal \q_i_2__88_n_0\ : STD_LOGIC;
  signal \q_i_2__89_n_0\ : STD_LOGIC;
  signal \q_i_2__90_n_0\ : STD_LOGIC;
  signal \q_i_2__91_n_0\ : STD_LOGIC;
  signal \q_i_2__92_n_0\ : STD_LOGIC;
  signal \q_i_2__93_n_0\ : STD_LOGIC;
  signal \q_i_2__94_n_0\ : STD_LOGIC;
  signal \q_i_2__95_n_0\ : STD_LOGIC;
  signal \q_i_2__96_n_0\ : STD_LOGIC;
  signal \q_i_2__97_n_0\ : STD_LOGIC;
  signal \q_i_2__98_n_0\ : STD_LOGIC;
  signal q_i_30_n_0 : STD_LOGIC;
  signal q_i_31_n_0 : STD_LOGIC;
  signal q_i_32_n_0 : STD_LOGIC;
  signal q_i_33_n_0 : STD_LOGIC;
  signal q_i_34_n_0 : STD_LOGIC;
  signal q_i_35_n_0 : STD_LOGIC;
  signal q_i_36_n_0 : STD_LOGIC;
  signal q_i_37_n_0 : STD_LOGIC;
  signal q_i_38_n_0 : STD_LOGIC;
  signal q_i_39_n_0 : STD_LOGIC;
  signal \q_i_3__10_n_0\ : STD_LOGIC;
  signal \q_i_3__11_n_0\ : STD_LOGIC;
  signal \q_i_3__12_n_0\ : STD_LOGIC;
  signal \q_i_3__13_n_0\ : STD_LOGIC;
  signal \q_i_3__14_n_0\ : STD_LOGIC;
  signal \q_i_3__15_n_0\ : STD_LOGIC;
  signal \q_i_3__16_n_0\ : STD_LOGIC;
  signal \q_i_3__17_n_0\ : STD_LOGIC;
  signal \q_i_3__18_n_0\ : STD_LOGIC;
  signal \q_i_3__19_n_0\ : STD_LOGIC;
  signal \q_i_3__1_n_0\ : STD_LOGIC;
  signal \q_i_3__20_n_0\ : STD_LOGIC;
  signal \q_i_3__21_n_0\ : STD_LOGIC;
  signal \q_i_3__22_n_0\ : STD_LOGIC;
  signal \q_i_3__23_n_0\ : STD_LOGIC;
  signal \q_i_3__24_n_0\ : STD_LOGIC;
  signal \q_i_3__25_n_0\ : STD_LOGIC;
  signal \q_i_3__26_n_0\ : STD_LOGIC;
  signal \q_i_3__27_n_0\ : STD_LOGIC;
  signal \q_i_3__28_n_0\ : STD_LOGIC;
  signal \q_i_3__29_n_0\ : STD_LOGIC;
  signal \q_i_3__2_n_0\ : STD_LOGIC;
  signal \q_i_3__30_n_0\ : STD_LOGIC;
  signal \q_i_3__31_n_0\ : STD_LOGIC;
  signal \q_i_3__3_n_0\ : STD_LOGIC;
  signal \q_i_3__4_n_0\ : STD_LOGIC;
  signal \q_i_3__5_n_0\ : STD_LOGIC;
  signal \q_i_3__65_n_0\ : STD_LOGIC;
  signal \q_i_3__67_n_0\ : STD_LOGIC;
  signal \q_i_3__68_n_0\ : STD_LOGIC;
  signal \q_i_3__69_n_0\ : STD_LOGIC;
  signal \q_i_3__6_n_0\ : STD_LOGIC;
  signal \q_i_3__70_n_0\ : STD_LOGIC;
  signal \q_i_3__71_n_0\ : STD_LOGIC;
  signal \q_i_3__72_n_0\ : STD_LOGIC;
  signal \q_i_3__73_n_0\ : STD_LOGIC;
  signal \q_i_3__74_n_0\ : STD_LOGIC;
  signal \q_i_3__7_n_0\ : STD_LOGIC;
  signal \q_i_3__8_n_0\ : STD_LOGIC;
  signal \q_i_3__9_n_0\ : STD_LOGIC;
  signal q_i_40_n_0 : STD_LOGIC;
  signal \q_i_4__18_n_0\ : STD_LOGIC;
  signal \q_i_4__35_n_0\ : STD_LOGIC;
  signal \q_i_4__36_n_0\ : STD_LOGIC;
  signal \q_i_4__37_n_0\ : STD_LOGIC;
  signal \q_i_4__38_n_0\ : STD_LOGIC;
  signal \q_i_4__39_n_0\ : STD_LOGIC;
  signal \q_i_4__40_n_0\ : STD_LOGIC;
  signal \q_i_4__41_n_0\ : STD_LOGIC;
  signal \q_i_4__42_n_0\ : STD_LOGIC;
  signal \q_i_4__43_n_0\ : STD_LOGIC;
  signal \q_i_4__44_n_0\ : STD_LOGIC;
  signal \q_i_4__45_n_0\ : STD_LOGIC;
  signal \q_i_4__46_n_0\ : STD_LOGIC;
  signal \q_i_4__47_n_0\ : STD_LOGIC;
  signal \q_i_4__48_n_0\ : STD_LOGIC;
  signal \q_i_4__49_n_0\ : STD_LOGIC;
  signal \q_i_4__50_n_0\ : STD_LOGIC;
  signal \q_i_4__51_n_0\ : STD_LOGIC;
  signal \q_i_4__52_n_0\ : STD_LOGIC;
  signal \q_i_4__53_n_0\ : STD_LOGIC;
  signal \q_i_4__54_n_0\ : STD_LOGIC;
  signal \q_i_4__55_n_0\ : STD_LOGIC;
  signal \q_i_5__35_n_0\ : STD_LOGIC;
  signal \q_i_5__36_n_0\ : STD_LOGIC;
  signal \q_i_5__37_n_0\ : STD_LOGIC;
  signal \q_i_5__38_n_0\ : STD_LOGIC;
  signal \q_i_6__74_n_0\ : STD_LOGIC;
  signal \q_i_7__69_n_0\ : STD_LOGIC;
  signal \q_i_7__70_n_0\ : STD_LOGIC;
  signal \q_i_7__71_n_0\ : STD_LOGIC;
  signal \q_i_8__69_n_0\ : STD_LOGIC;
  signal \q_i_8__70_n_0\ : STD_LOGIC;
  signal \q_i_8__71_n_0\ : STD_LOGIC;
  signal \q_i_9__70_n_0\ : STD_LOGIC;
  signal \q_i_9__71_n_0\ : STD_LOGIC;
  signal \q_i_9__72_n_0\ : STD_LOGIC;
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q_reg_11\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_12\ : STD_LOGIC;
  signal \^q_reg_13\ : STD_LOGIC;
  signal \^q_reg_14\ : STD_LOGIC;
  signal \^q_reg_15\ : STD_LOGIC;
  signal \^q_reg_16\ : STD_LOGIC;
  signal \^q_reg_17\ : STD_LOGIC;
  signal \^q_reg_18\ : STD_LOGIC;
  signal \^q_reg_19\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_20\ : STD_LOGIC;
  signal \^q_reg_21\ : STD_LOGIC;
  signal \^q_reg_22\ : STD_LOGIC;
  signal \^q_reg_23\ : STD_LOGIC;
  signal \^q_reg_24\ : STD_LOGIC;
  signal \^q_reg_25\ : STD_LOGIC;
  signal \^q_reg_26\ : STD_LOGIC;
  signal \^q_reg_27\ : STD_LOGIC;
  signal \^q_reg_28\ : STD_LOGIC;
  signal \^q_reg_29\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  signal \^q_reg_30\ : STD_LOGIC;
  signal \^q_reg_31\ : STD_LOGIC;
  signal \^q_reg_32\ : STD_LOGIC;
  signal \^q_reg_33\ : STD_LOGIC;
  signal \^q_reg_34\ : STD_LOGIC;
  signal \^q_reg_35\ : STD_LOGIC;
  signal \^q_reg_36\ : STD_LOGIC;
  signal \^q_reg_37\ : STD_LOGIC;
  signal \^q_reg_38\ : STD_LOGIC;
  signal \^q_reg_39\ : STD_LOGIC;
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q_reg_40\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q_reg_43\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC;
  signal \^q_reg_9\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal q_reg_i_15_n_0 : STD_LOGIC;
  signal q_reg_i_15_n_1 : STD_LOGIC;
  signal q_reg_i_15_n_2 : STD_LOGIC;
  signal q_reg_i_15_n_3 : STD_LOGIC;
  signal q_reg_i_24_n_0 : STD_LOGIC;
  signal q_reg_i_24_n_1 : STD_LOGIC;
  signal q_reg_i_24_n_2 : STD_LOGIC;
  signal q_reg_i_24_n_3 : STD_LOGIC;
  signal \q_reg_i_5__63_n_1\ : STD_LOGIC;
  signal \q_reg_i_5__63_n_2\ : STD_LOGIC;
  signal \q_reg_i_5__63_n_3\ : STD_LOGIC;
  signal q_reg_i_6_n_0 : STD_LOGIC;
  signal q_reg_i_6_n_1 : STD_LOGIC;
  signal q_reg_i_6_n_2 : STD_LOGIC;
  signal q_reg_i_6_n_3 : STD_LOGIC;
  signal NLW_q_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_reg_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_i_5__63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUOp_reg[1]_i_2\ : label is "soft_lutpair70";
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of ALURegWrite_reg : label is "LD";
  attribute SOFT_HLUTNM of ALURegWrite_reg_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ALURegWrite_reg_i_2 : label is "soft_lutpair24";
  attribute XILINX_LEGACY_PRIM of ALUSrcA_reg : label is "LD";
  attribute SOFT_HLUTNM of ALUSrcA_reg_i_1 : label is "soft_lutpair44";
  attribute XILINX_LEGACY_PRIM of \ALUSrcB_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUSrcB_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUSrcB_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \ALUSrcB_reg[2]_i_3\ : label is "soft_lutpair69";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_nx_state_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_nx_state_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \FSM_sequential_nx_state_reg[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FSM_sequential_nx_state_reg[1]_i_3\ : label is "soft_lutpair71";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_nx_state_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \FSM_sequential_nx_state_reg[2]_i_3\ : label is "soft_lutpair66";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_nx_state_reg[3]\ : label is "LD";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_pr_state_reg[0]\ : label is "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pr_state_reg[1]\ : label is "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pr_state_reg[2]\ : label is "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pr_state_reg[3]\ : label is "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101";
  attribute XILINX_LEGACY_PRIM of IRWrite_reg : label is "LD";
  attribute SOFT_HLUTNM of IRWrite_reg_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of IRWrite_reg_i_2 : label is "soft_lutpair66";
  attribute XILINX_LEGACY_PRIM of IorD_reg : label is "LD";
  attribute SOFT_HLUTNM of IorD_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of IorD_reg_i_2 : label is "soft_lutpair34";
  attribute XILINX_LEGACY_PRIM of MemRegWrite_reg : label is "LD";
  attribute SOFT_HLUTNM of MemRegWrite_reg_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of MemRegWrite_reg_i_2 : label is "soft_lutpair60";
  attribute XILINX_LEGACY_PRIM of MemWrite_reg : label is "LD";
  attribute SOFT_HLUTNM of MemWrite_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of MemWrite_reg_i_2 : label is "soft_lutpair24";
  attribute XILINX_LEGACY_PRIM of \MemtoReg_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \MemtoReg_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \MemtoReg_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \MemtoReg_reg[2]_i_1\ : label is "soft_lutpair68";
  attribute XILINX_LEGACY_PRIM of MultRst_reg : label is "LD";
  attribute SOFT_HLUTNM of MultRst_reg_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \PCIn_reg[0]_i_7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \PCIn_reg[10]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PCIn_reg[11]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PCIn_reg[12]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PCIn_reg[13]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \PCIn_reg[14]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PCIn_reg[15]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \PCIn_reg[16]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \PCIn_reg[17]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PCIn_reg[18]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PCIn_reg[19]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PCIn_reg[20]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \PCIn_reg[21]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \PCIn_reg[22]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \PCIn_reg[24]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \PCIn_reg[25]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \PCIn_reg[26]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \PCIn_reg[27]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PCIn_reg[28]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PCIn_reg[29]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \PCIn_reg[2]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \PCIn_reg[30]_i_29\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \PCIn_reg[30]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_14\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_30\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_44\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_45\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_47\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_48\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_49\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_50\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_51\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_52\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_53\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_54\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_55\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_56\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_57\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \PCIn_reg[31]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PCIn_reg[3]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \PCIn_reg[4]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \PCIn_reg[5]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \PCIn_reg[6]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \PCIn_reg[7]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \PCIn_reg[8]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \PCIn_reg[9]_i_4\ : label is "soft_lutpair50";
  attribute XILINX_LEGACY_PRIM of \PCSource_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCSource_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of PCWriteCond_reg : label is "LD";
  attribute SOFT_HLUTNM of PCWriteCond_reg_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of PCWriteCond_reg_i_2 : label is "soft_lutpair67";
  attribute XILINX_LEGACY_PRIM of PCWrite_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of RegDst_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of RegWrite_reg : label is "LD";
  attribute SOFT_HLUTNM of RegWrite_reg_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of RegWrite_reg_i_2 : label is "soft_lutpair25";
  attribute XILINX_LEGACY_PRIM of SHAMTSel_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of UpperImm_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of WrCLO_reg : label is "LD";
  attribute SOFT_HLUTNM of WrCLO_reg_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of WrCLO_reg_i_2 : label is "soft_lutpair30";
  attribute XILINX_LEGACY_PRIM of WrHIGH_reg : label is "LD";
  attribute SOFT_HLUTNM of WrHIGH_reg_i_2 : label is "soft_lutpair25";
  attribute XILINX_LEGACY_PRIM of Wr_A_reg : label is "LD";
  attribute SOFT_HLUTNM of Wr_A_reg_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_i_10__70\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q_i_10__71\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q_i_11__70\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q_i_11__71\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_i_12__67\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_i_14__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_i_1__252\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_i_1__257\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \q_i_1__258\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q_i_1__259\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q_i_2__36\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q_i_2__65\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \q_i_2__98\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q_i_3__72\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q_i_3__73\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_i_3__74\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \q_i_4__49\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q_i_4__51\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q_i_4__54\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q_i_5__36\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \q_i_5__37\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_i_8__70\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q_i_9__71\ : label is "soft_lutpair46";
begin
  ALUSrcA <= \^alusrca\;
  ArithR(31 downto 0) <= \^arithr\(31 downto 0);
  CO(0) <= \^co\(0);
  \FSM_sequential_pr_state_reg[0]_0\ <= \^fsm_sequential_pr_state_reg[0]_0\;
  \FSM_sequential_pr_state_reg[2]_0\ <= \^fsm_sequential_pr_state_reg[2]_0\;
  \FSM_sequential_pr_state_reg[3]_0\ <= \^fsm_sequential_pr_state_reg[3]_0\;
  \FSM_sequential_pr_state_reg[3]_1\(1 downto 0) <= \^fsm_sequential_pr_state_reg[3]_1\(1 downto 0);
  Q(3 downto 0) <= \^q_1\(3 downto 0);
  SHAMTSel <= \^shamtsel\;
  q_reg(4 downto 0) <= \^q_reg\(4 downto 0);
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
  q_reg_10(9 downto 0) <= \^q_reg_10\(9 downto 0);
  q_reg_11(2 downto 0) <= \^q_reg_11\(2 downto 0);
  q_reg_12 <= \^q_reg_12\;
  q_reg_13 <= \^q_reg_13\;
  q_reg_14 <= \^q_reg_14\;
  q_reg_15 <= \^q_reg_15\;
  q_reg_16 <= \^q_reg_16\;
  q_reg_17 <= \^q_reg_17\;
  q_reg_18 <= \^q_reg_18\;
  q_reg_19 <= \^q_reg_19\;
  q_reg_2 <= \^q_reg_2\;
  q_reg_20 <= \^q_reg_20\;
  q_reg_21 <= \^q_reg_21\;
  q_reg_22 <= \^q_reg_22\;
  q_reg_23 <= \^q_reg_23\;
  q_reg_24 <= \^q_reg_24\;
  q_reg_25 <= \^q_reg_25\;
  q_reg_26 <= \^q_reg_26\;
  q_reg_27 <= \^q_reg_27\;
  q_reg_28 <= \^q_reg_28\;
  q_reg_29 <= \^q_reg_29\;
  q_reg_3 <= \^q_reg_3\;
  q_reg_30 <= \^q_reg_30\;
  q_reg_31 <= \^q_reg_31\;
  q_reg_32 <= \^q_reg_32\;
  q_reg_33 <= \^q_reg_33\;
  q_reg_34 <= \^q_reg_34\;
  q_reg_35 <= \^q_reg_35\;
  q_reg_36 <= \^q_reg_36\;
  q_reg_37 <= \^q_reg_37\;
  q_reg_38 <= \^q_reg_38\;
  q_reg_39 <= \^q_reg_39\;
  q_reg_4(1 downto 0) <= \^q_reg_4\(1 downto 0);
  q_reg_40(10 downto 0) <= \^q_reg_40\(10 downto 0);
  q_reg_43(0) <= \^q_reg_43\(0);
  q_reg_5(2 downto 0) <= \^q_reg_5\(2 downto 0);
  q_reg_6 <= \^q_reg_6\;
  q_reg_9(10 downto 0) <= \^q_reg_9\(10 downto 0);
\ALUOp_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_191(0),
      G => q_reg_192(0),
      GE => '1',
      Q => \^q_reg_5\(0)
    );
\ALUOp_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_191(1),
      G => q_reg_192(0),
      GE => '1',
      Q => \^q_reg_5\(1)
    );
\ALUOp_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(2),
      O => \FSM_sequential_pr_state_reg[0]_1\
    );
\ALUOp_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_191(2),
      G => q_reg_192(0),
      GE => '1',
      Q => ALUOp(2)
    );
\ALUOp_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_191(3),
      G => q_reg_192(0),
      GE => '1',
      Q => \^q_reg_5\(2)
    );
ALURegWrite_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ALURegWrite_reg_i_1_n_0,
      G => ALURegWrite_reg_i_2_n_0,
      GE => '1',
      Q => ALURegWrite
    );
ALURegWrite_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      O => ALURegWrite_reg_i_1_n_0
    );
ALURegWrite_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1C31F1"
    )
        port map (
      I0 => q_reg_47,
      I1 => \^q_1\(1),
      I2 => \^q_1\(3),
      I3 => \^q_1\(0),
      I4 => \^q_1\(2),
      O => ALURegWrite_reg_i_2_n_0
    );
ALUSrcA_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ALUSrcA_reg_i_1_n_0,
      G => ALUSrcA_reg_i_2_n_0,
      GE => '1',
      Q => \^alusrca\
    );
ALUSrcA_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => ALUSrcA_reg_0,
      I2 => \^q_1\(0),
      I3 => \^q_1\(2),
      O => ALUSrcA_reg_i_1_n_0
    );
ALUSrcA_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005500F7"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => ALUSrcA_reg_1,
      I2 => \MemtoReg_reg[2]_0\,
      I3 => \^q_1\(2),
      I4 => \^q_1\(3),
      I5 => \^q_1\(1),
      O => ALUSrcA_reg_i_2_n_0
    );
\ALUSrcB_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \q_i_4__17_0\(0),
      G => \q_i_4__17_1\(0),
      GE => '1',
      Q => ALUSrcB(0)
    );
\ALUSrcB_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \q_i_4__17_0\(1),
      G => \q_i_4__17_1\(0),
      GE => '1',
      Q => ALUSrcB(1)
    );
\ALUSrcB_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \q_i_4__17_0\(2),
      G => \q_i_4__17_1\(0),
      GE => '1',
      Q => ALUSrcB(2)
    );
\ALUSrcB_reg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(3),
      O => \FSM_sequential_pr_state_reg[0]_2\
    );
\FSM_sequential_nx_state_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_sequential_nx_state_reg[0]_i_1_n_0\,
      G => \FSM_sequential_nx_state_reg[3]_i_2_n_0\,
      GE => '1',
      Q => \nx_state__0\(0)
    );
\FSM_sequential_nx_state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03CC00002233"
    )
        port map (
      I0 => \FSM_sequential_pr_state_reg[0]_3\,
      I1 => \^q_1\(2),
      I2 => MultDone,
      I3 => \^q_1\(0),
      I4 => \^q_1\(3),
      I5 => \^q_1\(1),
      O => \FSM_sequential_nx_state_reg[0]_i_1_n_0\
    );
\FSM_sequential_nx_state_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_sequential_nx_state_reg[1]_i_1_n_0\,
      G => \FSM_sequential_nx_state_reg[3]_i_2_n_0\,
      GE => '1',
      Q => \nx_state__0\(1)
    );
\FSM_sequential_nx_state_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880008"
    )
        port map (
      I0 => \FSM_sequential_nx_state_reg[1]_i_2_n_0\,
      I1 => \FSM_sequential_nx_state_reg[1]_i_3_n_0\,
      I2 => \FSM_sequential_pr_state_reg[1]_1\,
      I3 => \FSM_sequential_pr_state_reg[1]_0\,
      I4 => \FSM_sequential_pr_state_reg[1]_2\,
      I5 => \FSM_sequential_nx_state_reg[1]_i_6_n_0\,
      O => \FSM_sequential_nx_state_reg[1]_i_1_n_0\
    );
\FSM_sequential_nx_state_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(1),
      O => \FSM_sequential_nx_state_reg[1]_i_2_n_0\
    );
\FSM_sequential_nx_state_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(2),
      O => \FSM_sequential_nx_state_reg[1]_i_3_n_0\
    );
\FSM_sequential_nx_state_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005F0F00075F000"
    )
        port map (
      I0 => \FSM_sequential_pr_state_reg[2]_1\,
      I1 => MultDone,
      I2 => \^q_1\(1),
      I3 => \^q_1\(2),
      I4 => \^q_1\(0),
      I5 => \^q_1\(3),
      O => \FSM_sequential_nx_state_reg[1]_i_6_n_0\
    );
\FSM_sequential_nx_state_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_sequential_nx_state_reg[2]_i_1_n_0\,
      G => \FSM_sequential_nx_state_reg[3]_i_2_n_0\,
      GE => '1',
      Q => \nx_state__0\(2)
    );
\FSM_sequential_nx_state_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCA20000CC0000"
    )
        port map (
      I0 => \FSM_sequential_pr_state_reg[2]_1\,
      I1 => \^q_1\(1),
      I2 => \FSM_sequential_nx_state_reg[2]_i_3_n_0\,
      I3 => \^q_1\(0),
      I4 => \^q_1\(2),
      I5 => \FSM_sequential_pr_state_reg[2]_2\,
      O => \FSM_sequential_nx_state_reg[2]_i_1_n_0\
    );
\FSM_sequential_nx_state_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => MultDone,
      I2 => \^q_1\(2),
      O => \FSM_sequential_nx_state_reg[2]_i_3_n_0\
    );
\FSM_sequential_nx_state_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_sequential_nx_state_reg[3]_i_1_n_0\,
      G => \FSM_sequential_nx_state_reg[3]_i_2_n_0\,
      GE => '1',
      Q => \nx_state__0\(3)
    );
\FSM_sequential_nx_state_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002838"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(1),
      I2 => \^q_1\(0),
      I3 => \FSM_sequential_pr_state_reg[1]_2\,
      I4 => \FSM_sequential_pr_state_reg[3]_2\,
      I5 => \^q_1\(2),
      O => \FSM_sequential_nx_state_reg[3]_i_1_n_0\
    );
\FSM_sequential_nx_state_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFFFFFCEFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_pr_state_reg[1]_2\,
      I1 => \FSM_sequential_pr_state_reg[0]_4\,
      I2 => \^q_1\(3),
      I3 => \^q_1\(1),
      I4 => \^q_1\(2),
      I5 => \^q_1\(0),
      O => \FSM_sequential_nx_state_reg[3]_i_2_n_0\
    );
\FSM_sequential_pr_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => Reset,
      D => \nx_state__0\(0),
      Q => \^q_1\(0)
    );
\FSM_sequential_pr_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => Reset,
      D => \nx_state__0\(1),
      Q => \^q_1\(1)
    );
\FSM_sequential_pr_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => Reset,
      D => \nx_state__0\(2),
      Q => \^q_1\(2)
    );
\FSM_sequential_pr_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => Reset,
      D => \nx_state__0\(3),
      Q => \^q_1\(3)
    );
IRWrite_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => IRWrite_reg_i_1_n_0,
      G => \^fsm_sequential_pr_state_reg[2]_0\,
      GE => '1',
      Q => IRWrite
    );
IRWrite_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(0),
      O => IRWrite_reg_i_1_n_0
    );
IRWrite_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(3),
      I2 => \^q_1\(1),
      O => \^fsm_sequential_pr_state_reg[2]_0\
    );
IorD_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => IorD_reg_i_1_n_0,
      G => IorD_reg_i_2_n_0,
      GE => '1',
      Q => IorD
    );
IorD_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => IorD_reg_0,
      I1 => \^q_1\(1),
      I2 => \^q_1\(3),
      I3 => \^q_1\(0),
      O => IorD_reg_i_1_n_0
    );
IorD_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00014949"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(2),
      I2 => \^q_1\(3),
      I3 => IorD_reg_0,
      I4 => \^q_1\(0),
      O => IorD_reg_i_2_n_0
    );
MemRegWrite_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => MemRegWrite_reg_i_1_n_0,
      G => MemRegWrite_reg_i_2_n_0,
      GE => '1',
      Q => MemRegWrite
    );
MemRegWrite_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(0),
      O => MemRegWrite_reg_i_1_n_0
    );
MemRegWrite_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(1),
      I2 => \^q_1\(3),
      O => MemRegWrite_reg_i_2_n_0
    );
MemWrite_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => MemWrite_reg_i_1_n_0,
      G => MemWrite_reg_i_2_n_0,
      GE => '1',
      Q => MemWrite
    );
MemWrite_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(3),
      I2 => \^q_1\(1),
      O => MemWrite_reg_i_1_n_0
    );
MemWrite_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1201"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(1),
      I2 => \^q_1\(2),
      I3 => \^q_1\(3),
      O => MemWrite_reg_i_2_n_0
    );
\MemtoReg_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_190(0),
      G => \MemtoReg_reg[2]_i_2_n_0\,
      GE => '1',
      Q => MemtoReg(0)
    );
\MemtoReg_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_190(1),
      G => \MemtoReg_reg[2]_i_2_n_0\,
      GE => '1',
      Q => \^fsm_sequential_pr_state_reg[3]_1\(0)
    );
\MemtoReg_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \MemtoReg_reg[2]_i_1_n_0\,
      G => \MemtoReg_reg[2]_i_2_n_0\,
      GE => '1',
      Q => \^fsm_sequential_pr_state_reg[3]_1\(1)
    );
\MemtoReg_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \MemtoReg_reg[2]_0\,
      O => \MemtoReg_reg[2]_i_1_n_0\
    );
\MemtoReg_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010001414"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(0),
      I2 => \^q_1\(3),
      I3 => \MemtoReg_reg[2]_1\,
      I4 => \^q_1\(1),
      I5 => \MemtoReg_reg[2]_2\,
      O => \MemtoReg_reg[2]_i_2_n_0\
    );
MultRst_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => MultRst_reg_i_1_n_0,
      G => MultRst_reg_i_2_n_0,
      GE => '1',
      Q => MultReset
    );
MultRst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(3),
      O => MultRst_reg_i_1_n_0
    );
MultRst_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(0),
      I2 => \^q_1\(1),
      I3 => \^q_1\(3),
      O => MultRst_reg_i_2_n_0
    );
PCEn_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_9_n_0,
      CO(3) => PCEn_i_11_n_0,
      CO(2) => PCEn_i_11_n_1,
      CO(1) => PCEn_i_11_n_2,
      CO(0) => PCEn_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_99(3 downto 0),
      O(3 downto 0) => \^arithr\(7 downto 4),
      S(3) => \arith/PCEn_i_53_n_0\,
      S(2) => \arith/PCEn_i_54_n_0\,
      S(1) => \arith/PCEn_i_55_n_0\,
      S(0) => \arith/PCEn_i_56_n_0\
    );
PCEn_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_11_n_0,
      CO(3) => PCEn_i_12_n_0,
      CO(2) => PCEn_i_12_n_1,
      CO(1) => PCEn_i_12_n_2,
      CO(0) => PCEn_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_100(3 downto 0),
      O(3 downto 0) => \^arithr\(11 downto 8),
      S(3) => \arith/PCEn_i_61_n_0\,
      S(2) => \arith/PCEn_i_62_n_0\,
      S(1) => \arith/PCEn_i_63_n_0\,
      S(0) => \arith/PCEn_i_64_n_0\
    );
PCEn_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_12_n_0,
      CO(3) => PCEn_i_14_n_0,
      CO(2) => PCEn_i_14_n_1,
      CO(1) => PCEn_i_14_n_2,
      CO(0) => PCEn_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_101(3 downto 0),
      O(3 downto 0) => \^arithr\(15 downto 12),
      S(3) => \arith/PCEn_i_69_n_0\,
      S(2) => \arith/PCEn_i_70_n_0\,
      S(1) => \arith/PCEn_i_71_n_0\,
      S(0) => \arith/PCEn_i_72_n_0\
    );
PCEn_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_14_n_0,
      CO(3) => PCEn_i_15_n_0,
      CO(2) => PCEn_i_15_n_1,
      CO(1) => PCEn_i_15_n_2,
      CO(0) => PCEn_i_15_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_102(3 downto 0),
      O(3 downto 0) => \^arithr\(19 downto 16),
      S(3) => \arith/PCEn_i_77_n_0\,
      S(2) => \arith/PCEn_i_78_n_0\,
      S(1) => \arith/PCEn_i_79_n_0\,
      S(0) => \arith/PCEn_i_80_n_0\
    );
PCEn_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_15_n_0,
      CO(3) => PCEn_i_5_n_0,
      CO(2) => PCEn_i_5_n_1,
      CO(1) => PCEn_i_5_n_2,
      CO(0) => PCEn_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_103(3 downto 0),
      O(3 downto 0) => \^arithr\(23 downto 20),
      S(3) => \arith/PCEn_i_21_n_0\,
      S(2) => \arith/PCEn_i_22_n_0\,
      S(1) => \arith/PCEn_i_23_n_0\,
      S(0) => \arith/PCEn_i_24_n_0\
    );
PCEn_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_5_n_0,
      CO(3) => PCEn_i_6_n_0,
      CO(2) => PCEn_i_6_n_1,
      CO(1) => PCEn_i_6_n_2,
      CO(0) => PCEn_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_104(3 downto 0),
      O(3 downto 0) => \^arithr\(27 downto 24),
      S(3) => \arith/PCEn_i_29_n_0\,
      S(2) => \arith/PCEn_i_30_n_0\,
      S(1) => \arith/PCEn_i_31_n_0\,
      S(0) => \arith/PCEn_i_32_n_0\
    );
PCEn_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_6_n_0,
      CO(3) => PCEn_i_8_n_0,
      CO(2) => PCEn_i_8_n_1,
      CO(1) => PCEn_i_8_n_2,
      CO(0) => PCEn_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_105(3 downto 0),
      O(3 downto 0) => \^arithr\(31 downto 28),
      S(3) => \arith/PCEn_i_37_n_0\,
      S(2) => \arith/PCEn_i_38_n_0\,
      S(1) => \arith/PCEn_i_39_n_0\,
      S(0) => \arith/PCEn_i_40_n_0\
    );
PCEn_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PCEn_i_9_n_0,
      CO(2) => PCEn_i_9_n_1,
      CO(1) => PCEn_i_9_n_2,
      CO(0) => PCEn_i_9_n_3,
      CYINIT => \^q_reg_5\(1),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \^arithr\(3 downto 0),
      S(3) => \arith/PCEn_i_45_n_0\,
      S(2) => \arith/PCEn_i_46_n_0\,
      S(1) => \arith/PCEn_i_47_n_0\,
      S(0) => \arith/PCEn_i_48_n_0\
    );
\PCIn_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAACFC0"
    )
        port map (
      I0 => ALUOut(0),
      I1 => \PCIn_reg[0]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[0]_i_3_n_0\,
      I4 => PCSource(0),
      I5 => \^q_reg_43\(0),
      O => D(0)
    );
\PCIn_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(0),
      I1 => \^q_reg_5\(1),
      I2 => q_reg_56,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(0),
      O => \PCIn_reg[0]_i_2_n_0\
    );
\PCIn_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_4__18_n_0\,
      I1 => \ALUComponent/CompR\(0),
      O => \PCIn_reg[0]_i_3_n_0\,
      S => \^q_reg_5\(2)
    );
\PCIn_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_2\(24),
      I1 => \ALUComponent/R_2\(16),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(8),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(0),
      O => \ALUComponent/R_4\(0)
    );
\PCIn_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(6),
      I1 => \ALUComponent/R_0\(4),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(2),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(0),
      O => \ALUComponent/R_2\(0)
    );
\PCIn_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => A(0),
      I2 => \^shamtsel\,
      I3 => p_1_in(0),
      I4 => \^q_reg_1\,
      O => \ALUComponent/R_0\(0)
    );
\PCIn_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[10]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[10]_i_3_n_0\,
      I4 => \PCIn_reg[10]_i_4_n_0\,
      I5 => q_reg_109,
      O => D(10)
    );
\PCIn_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[10]_i_1_0\,
      I3 => \^q_reg_21\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[10]_i_2_n_0\
    );
\PCIn_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(10),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_3\(10),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(10),
      O => \PCIn_reg[10]_i_3_n_0\
    );
\PCIn_reg[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(8),
      O => \PCIn_reg[10]_i_4_n_0\
    );
\PCIn_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_2\(26),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(18),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(10),
      O => \ALUComponent/R_4\(10)
    );
\PCIn_reg[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q_reg\(0),
      I1 => SHAMT(3),
      I2 => \ALUComponent/L_1\(6),
      I3 => SHAMT(2),
      I4 => \ALUComponent/L_1\(10),
      O => \ALUComponent/L_3\(10)
    );
\PCIn_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(16),
      I1 => \ALUComponent/R_0\(14),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(12),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(10),
      O => \ALUComponent/R_2\(10)
    );
\PCIn_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_39_n_0\,
      I1 => q_reg_94,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_38_n_0\,
      I4 => q_reg_93,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(10)
    );
\PCIn_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[11]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[11]_i_3_n_0\,
      I4 => \PCIn_reg[11]_i_4_n_0\,
      I5 => q_reg_135,
      O => D(11)
    );
\PCIn_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_15_1,
      I3 => \^q_reg_22\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[11]_i_2_n_0\
    );
\PCIn_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(11),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_3\(11),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(11),
      O => \PCIn_reg[11]_i_3_n_0\
    );
\PCIn_reg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(9),
      O => \PCIn_reg[11]_i_4_n_0\
    );
\PCIn_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_2\(27),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(19),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(11),
      O => \ALUComponent/R_4\(11)
    );
\PCIn_reg[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q_reg\(1),
      I1 => SHAMT(3),
      I2 => \ALUComponent/L_1\(7),
      I3 => SHAMT(2),
      I4 => \ALUComponent/L_1\(11),
      O => \ALUComponent/L_3\(11)
    );
\PCIn_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(17),
      I1 => \ALUComponent/R_0\(15),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(13),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(11),
      O => \ALUComponent/R_2\(11)
    );
\PCIn_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_40_n_0\,
      I1 => q_reg_95,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_39_n_0\,
      I4 => q_reg_94,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(11)
    );
\PCIn_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[12]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => q_reg_119,
      I4 => \PCIn_reg[12]_i_4_n_0\,
      I5 => q_reg_120,
      O => D(12)
    );
\PCIn_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \^q_reg_3\,
      I2 => SHAMT(1),
      I3 => \^q_reg_2\,
      I4 => SHAMT(0),
      I5 => \^q_reg_15\,
      O => \^q_reg\(2)
    );
\PCIn_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_16\,
      I1 => \^q_reg_17\,
      I2 => SHAMT(1),
      I3 => \^q_reg_18\,
      I4 => SHAMT(0),
      I5 => \^q_reg_19\,
      O => \^q_reg\(3)
    );
\PCIn_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_20\,
      I1 => \^q_reg_21\,
      I2 => SHAMT(1),
      I3 => \^q_reg_22\,
      I4 => SHAMT(0),
      I5 => \^q_reg_23\,
      O => \^q_reg\(4)
    );
\PCIn_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_41_n_0\,
      I1 => q_reg_96,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_40_n_0\,
      I4 => q_reg_95,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(12)
    );
\PCIn_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[12]_i_1_0\,
      I3 => \^q_reg_23\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[12]_i_2_n_0\
    );
\PCIn_reg[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(10),
      O => \PCIn_reg[12]_i_4_n_0\
    );
\PCIn_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(18),
      I1 => \ALUComponent/R_0\(16),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(14),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(12),
      O => \^q_reg_9\(3)
    );
\PCIn_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[13]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[13]_i_3_n_0\,
      I4 => \PCIn_reg[13]_i_4_n_0\,
      I5 => q_reg_131,
      O => D(13)
    );
\PCIn_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => p_1_in(0),
      I2 => \^shamtsel\,
      I3 => A(0),
      I4 => \^q_reg_1\,
      I5 => SHAMT(1),
      O => \PCIn_reg[13]_i_10_n_0\
    );
\PCIn_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => \^q_reg_2\,
      I2 => SHAMT(1),
      I3 => \^q_reg_15\,
      I4 => SHAMT(0),
      I5 => \^q_reg_16\,
      O => \ALUComponent/L_1\(5)
    );
\PCIn_reg[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_17\,
      I1 => \^q_reg_18\,
      I2 => SHAMT(1),
      I3 => \^q_reg_19\,
      I4 => SHAMT(0),
      I5 => \^q_reg_20\,
      O => \ALUComponent/L_1\(9)
    );
\PCIn_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_21\,
      I1 => \^q_reg_22\,
      I2 => SHAMT(1),
      I3 => \^q_reg_23\,
      I4 => SHAMT(0),
      I5 => \^q_reg_24\,
      O => \ALUComponent/L_1\(13)
    );
\PCIn_reg[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_42_n_0\,
      I1 => q_reg_97,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_41_n_0\,
      I4 => q_reg_96,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(13)
    );
\PCIn_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_15_2,
      I3 => \^q_reg_24\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[13]_i_2_n_0\
    );
\PCIn_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(13),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_3\(13),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(13),
      O => \PCIn_reg[13]_i_3_n_0\
    );
\PCIn_reg[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(11),
      O => \PCIn_reg[13]_i_4_n_0\
    );
\PCIn_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \q_i_2__7_0\(0),
      I2 => SHAMT(4),
      I3 => \^q_reg_9\(8),
      I4 => SHAMT(3),
      I5 => \^q_reg_9\(4),
      O => \ALUComponent/R_4\(13)
    );
\PCIn_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PCIn_reg[13]_i_10_n_0\,
      I1 => \ALUComponent/L_1\(5),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(9),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(13),
      O => \ALUComponent/L_3\(13)
    );
\PCIn_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(19),
      I1 => \ALUComponent/R_0\(17),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(15),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(13),
      O => \^q_reg_9\(4)
    );
\PCIn_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[14]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[14]_i_3_n_0\,
      I4 => \PCIn_reg[14]_i_4_n_0\,
      I5 => q_reg_113,
      O => D(14)
    );
\PCIn_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \^q_reg_15\,
      I2 => SHAMT(1),
      I3 => \^q_reg_16\,
      I4 => SHAMT(0),
      I5 => \^q_reg_17\,
      O => \ALUComponent/L_1\(6)
    );
\PCIn_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_18\,
      I1 => \^q_reg_19\,
      I2 => SHAMT(1),
      I3 => \^q_reg_20\,
      I4 => SHAMT(0),
      I5 => \^q_reg_21\,
      O => \ALUComponent/L_1\(10)
    );
\PCIn_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_22\,
      I1 => \^q_reg_23\,
      I2 => SHAMT(1),
      I3 => \^q_reg_24\,
      I4 => SHAMT(0),
      I5 => \^q_reg_25\,
      O => \ALUComponent/L_1\(14)
    );
\PCIn_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_43_n_0\,
      I1 => q_reg_98,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_42_n_0\,
      I4 => q_reg_97,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(14)
    );
\PCIn_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[14]_i_1_0\,
      I3 => \^q_reg_25\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[14]_i_2_n_0\
    );
\PCIn_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(14),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_3\(14),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(14),
      O => \PCIn_reg[14]_i_3_n_0\
    );
\PCIn_reg[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(12),
      O => \PCIn_reg[14]_i_4_n_0\
    );
\PCIn_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \q_i_2__7_0\(1),
      I2 => SHAMT(4),
      I3 => \^q_reg_9\(9),
      I4 => SHAMT(3),
      I5 => \^q_reg_9\(5),
      O => \ALUComponent/R_4\(14)
    );
\PCIn_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg\(0),
      I1 => \ALUComponent/L_1\(6),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(10),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(14),
      O => \ALUComponent/L_3\(14)
    );
\PCIn_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(20),
      I1 => \ALUComponent/R_0\(18),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(16),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(14),
      O => \^q_reg_9\(5)
    );
\PCIn_reg[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => SHAMT(1),
      I2 => \^q_reg_0\,
      I3 => SHAMT(0),
      I4 => \^q_reg_3\,
      O => \^q_reg\(0)
    );
\PCIn_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[15]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[15]_i_3_n_0\,
      I4 => \PCIn_reg[15]_i_4_n_0\,
      I5 => q_reg_139,
      O => D(15)
    );
\PCIn_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_15\,
      I1 => \^q_reg_16\,
      I2 => SHAMT(1),
      I3 => \^q_reg_17\,
      I4 => SHAMT(0),
      I5 => \^q_reg_18\,
      O => \ALUComponent/L_1\(7)
    );
\PCIn_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_19\,
      I1 => \^q_reg_20\,
      I2 => SHAMT(1),
      I3 => \^q_reg_21\,
      I4 => SHAMT(0),
      I5 => \^q_reg_22\,
      O => \ALUComponent/L_1\(11)
    );
\PCIn_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_23\,
      I1 => \^q_reg_24\,
      I2 => SHAMT(1),
      I3 => \^q_reg_25\,
      I4 => SHAMT(0),
      I5 => \^q_reg_26\,
      O => \ALUComponent/L_1\(15)
    );
\PCIn_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFE00"
    )
        port map (
      I0 => \PCIn_reg[31]_i_44_n_0\,
      I1 => \PCIn_reg[31]_i_45_n_0\,
      I2 => \q_i_5__35_n_0\,
      I3 => SHAMT(0),
      I4 => \PCIn_reg[31]_i_43_n_0\,
      I5 => \PCIn_reg[30]_i_29_n_0\,
      O => \ALUComponent/R_0\(15)
    );
\PCIn_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_15_3,
      I3 => \^q_reg_26\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[15]_i_2_n_0\
    );
\PCIn_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(3),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_3\(15),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(15),
      O => \PCIn_reg[15]_i_3_n_0\
    );
\PCIn_reg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(13),
      O => \PCIn_reg[15]_i_4_n_0\
    );
\PCIn_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg\(1),
      I1 => \ALUComponent/L_1\(7),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(11),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(15),
      O => \ALUComponent/L_3\(15)
    );
\PCIn_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(21),
      I1 => \ALUComponent/R_0\(19),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(17),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(15),
      O => \^q_reg_9\(6)
    );
\PCIn_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[16]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[16]_i_3_n_0\,
      I4 => \PCIn_reg[16]_i_4_n_0\,
      I5 => q_reg_140,
      O => D(16)
    );
\PCIn_reg[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_46_n_0\,
      I1 => \PCIn_reg[31]_i_47_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_44_n_0\,
      I4 => \PCIn_reg[31]_i_45_n_0\,
      I5 => \q_i_5__35_n_0\,
      O => \ALUComponent/R_0\(16)
    );
\PCIn_reg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[16]_i_1_0\,
      I3 => \^q_reg_27\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[16]_i_2_n_0\
    );
\PCIn_reg[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(16),
      I1 => \^q_reg_5\(1),
      I2 => \PCIn_reg[19]_i_1_0\(0),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(16),
      O => \PCIn_reg[16]_i_3_n_0\
    );
\PCIn_reg[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(14),
      O => \PCIn_reg[16]_i_4_n_0\
    );
\PCIn_reg[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(4),
      I2 => \ALUComponent/R_2\(24),
      I3 => SHAMT(3),
      I4 => \ALUComponent/R_2\(16),
      O => \ALUComponent/R_4\(16)
    );
\PCIn_reg[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_11\(2),
      I1 => \^q_reg_11\(0),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(26),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(24),
      O => \ALUComponent/R_2\(24)
    );
\PCIn_reg[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(22),
      I1 => \ALUComponent/R_0\(20),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(18),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(16),
      O => \ALUComponent/R_2\(16)
    );
\PCIn_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[17]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[17]_i_3_n_0\,
      I4 => \PCIn_reg[17]_i_4_n_0\,
      I5 => q_reg_124,
      O => D(17)
    );
\PCIn_reg[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB000"
    )
        port map (
      I0 => \^q_reg_5\(0),
      I1 => SHAMT(0),
      I2 => q_reg_55,
      I3 => \q_i_6__74_n_0\,
      I4 => \q_i_3__65_n_0\,
      O => \ALUComponent/R_0\(31)
    );
\PCIn_reg[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFE00"
    )
        port map (
      I0 => \PCIn_reg[31]_i_48_n_0\,
      I1 => \q_i_4__36_n_0\,
      I2 => \q_i_4__35_n_0\,
      I3 => SHAMT(0),
      I4 => \PCIn_reg[31]_i_46_n_0\,
      I5 => \PCIn_reg[31]_i_47_n_0\,
      O => \ALUComponent/R_0\(17)
    );
\PCIn_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_6_0,
      I3 => \^q_reg_28\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[17]_i_2_n_0\
    );
\PCIn_reg[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(17),
      I1 => \^q_reg_5\(1),
      I2 => \PCIn_reg[19]_i_1_0\(1),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(17),
      O => \PCIn_reg[17]_i_3_n_0\
    );
\PCIn_reg[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(15),
      O => \PCIn_reg[17]_i_4_n_0\
    );
\PCIn_reg[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(4),
      I2 => \ALUComponent/R_2\(25),
      I3 => SHAMT(3),
      I4 => \ALUComponent/R_2\(17),
      O => \ALUComponent/R_4\(17)
    );
\PCIn_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(31),
      I1 => \^q_reg_11\(1),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(27),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(25),
      O => \ALUComponent/R_2\(25)
    );
\PCIn_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(23),
      I1 => \ALUComponent/R_0\(21),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(19),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(17),
      O => \ALUComponent/R_2\(17)
    );
\PCIn_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[18]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[18]_i_3_n_0\,
      I4 => \PCIn_reg[18]_i_4_n_0\,
      I5 => q_reg_106,
      O => D(18)
    );
\PCIn_reg[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_49_n_0\,
      I1 => \q_i_4__37_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_48_n_0\,
      I4 => \q_i_4__36_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(18)
    );
\PCIn_reg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[18]_i_1_0\,
      I3 => \^q_reg_29\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[18]_i_2_n_0\
    );
\PCIn_reg[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(18),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(18),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(18),
      O => \PCIn_reg[18]_i_3_n_0\
    );
\PCIn_reg[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(16),
      O => \PCIn_reg[18]_i_4_n_0\
    );
\PCIn_reg[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(4),
      I2 => \ALUComponent/R_2\(26),
      I3 => SHAMT(3),
      I4 => \ALUComponent/R_2\(18),
      O => \ALUComponent/R_4\(18)
    );
\PCIn_reg[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \q_i_7__71_n_0\,
      I1 => SHAMT(4),
      I2 => \ALUComponent/L_2\(10),
      I3 => SHAMT(3),
      I4 => \ALUComponent/L_2\(18),
      O => \ALUComponent/L_4\(18)
    );
\PCIn_reg[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \^q_reg_11\(2),
      I2 => SHAMT(2),
      I3 => \^q_reg_11\(0),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(26),
      O => \ALUComponent/R_2\(26)
    );
\PCIn_reg[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(24),
      I1 => \ALUComponent/R_0\(22),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(20),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(18),
      O => \ALUComponent/R_2\(18)
    );
\PCIn_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[19]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[19]_i_3_n_0\,
      I4 => \PCIn_reg[19]_i_4_n_0\,
      I5 => q_reg_132,
      O => D(19)
    );
\PCIn_reg[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => \^q_reg_0\,
      I2 => SHAMT(1),
      I3 => \^q_reg_3\,
      I4 => SHAMT(0),
      I5 => \^q_reg_2\,
      O => \^q_reg\(1)
    );
\PCIn_reg[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_50_n_0\,
      I1 => \q_i_4__38_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_49_n_0\,
      I4 => \q_i_4__37_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(19)
    );
\PCIn_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_6_1,
      I3 => \^q_reg_30\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[19]_i_2_n_0\
    );
\PCIn_reg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(19),
      I1 => \^q_reg_5\(1),
      I2 => \PCIn_reg[19]_i_1_0\(2),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(19),
      O => \PCIn_reg[19]_i_3_n_0\
    );
\PCIn_reg[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(17),
      O => \PCIn_reg[19]_i_4_n_0\
    );
\PCIn_reg[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(4),
      I2 => \ALUComponent/R_2\(27),
      I3 => SHAMT(3),
      I4 => \ALUComponent/R_2\(19),
      O => \ALUComponent/R_4\(19)
    );
\PCIn_reg[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_10\(9),
      I1 => SHAMT(2),
      I2 => \^q_reg_11\(1),
      I3 => SHAMT(1),
      I4 => \ALUComponent/R_0\(27),
      O => \ALUComponent/R_2\(27)
    );
\PCIn_reg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(25),
      I1 => \ALUComponent/R_0\(23),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(21),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(19),
      O => \ALUComponent/R_2\(19)
    );
\PCIn_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAACFC0"
    )
        port map (
      I0 => ALUOut(1),
      I1 => \PCIn_reg[1]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[1]_i_3_n_0\,
      I4 => PCSource(0),
      I5 => \^q_reg_43\(0),
      O => D(1)
    );
\PCIn_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(1),
      I1 => \^q_reg_5\(1),
      I2 => q_reg_53,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(1),
      O => \PCIn_reg[1]_i_2_n_0\
    );
\PCIn_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_24_0,
      I3 => \^q_reg_0\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[1]_i_3_n_0\
    );
\PCIn_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_2\(25),
      I1 => \ALUComponent/R_2\(17),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(9),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(1),
      O => \ALUComponent/R_4\(1)
    );
\PCIn_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(7),
      I1 => \ALUComponent/R_0\(5),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(3),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(1),
      O => \ALUComponent/R_2\(1)
    );
\PCIn_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \q_i_4__50_n_0\,
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => q_reg_85,
      I4 => SHAMT(0),
      I5 => \^q_reg_0\,
      O => \ALUComponent/R_0\(1)
    );
\PCIn_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[20]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => q_reg_114,
      I4 => \PCIn_reg[20]_i_4_n_0\,
      I5 => q_reg_115,
      O => D(20)
    );
\PCIn_reg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[20]_i_1_0\,
      I3 => \^q_reg_31\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[20]_i_2_n_0\
    );
\PCIn_reg[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(18),
      O => \PCIn_reg[20]_i_4_n_0\
    );
\PCIn_reg[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(26),
      I1 => \ALUComponent/R_0\(24),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(22),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(20),
      O => \^q_reg_9\(7)
    );
\PCIn_reg[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_51_n_0\,
      I1 => \q_i_4__39_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_50_n_0\,
      I4 => \q_i_4__38_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(20)
    );
\PCIn_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[21]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[21]_i_3_n_0\,
      I4 => \PCIn_reg[21]_i_4_n_0\,
      I5 => q_reg_128,
      O => D(21)
    );
\PCIn_reg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_6_2,
      I3 => \^q_reg_32\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[21]_i_2_n_0\
    );
\PCIn_reg[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(4),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(21),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(21),
      O => \PCIn_reg[21]_i_3_n_0\
    );
\PCIn_reg[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(19),
      O => \PCIn_reg[21]_i_4_n_0\
    );
\PCIn_reg[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALUComponent/L_2\(5),
      I1 => SHAMT(4),
      I2 => \ALUComponent/L_2\(13),
      I3 => SHAMT(3),
      I4 => \ALUComponent/L_2\(21),
      O => \ALUComponent/L_4\(21)
    );
\PCIn_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(27),
      I1 => \ALUComponent/R_0\(25),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(23),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(21),
      O => \^q_reg_9\(8)
    );
\PCIn_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_52_n_0\,
      I1 => \q_i_4__40_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_51_n_0\,
      I4 => \q_i_4__39_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(21)
    );
\PCIn_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[22]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[22]_i_3_n_0\,
      I4 => \PCIn_reg[22]_i_4_n_0\,
      I5 => q_reg_110,
      O => D(22)
    );
\PCIn_reg[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_55_n_0\,
      I1 => \q_i_4__43_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_54_n_0\,
      I4 => \q_i_4__42_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(24)
    );
\PCIn_reg[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_53_n_0\,
      I1 => \q_i_4__41_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_52_n_0\,
      I4 => \q_i_4__40_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(22)
    );
\PCIn_reg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[22]_i_1_0\,
      I3 => \^q_reg_33\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[22]_i_2_n_0\
    );
\PCIn_reg[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(5),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(22),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(22),
      O => \PCIn_reg[22]_i_3_n_0\
    );
\PCIn_reg[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(20),
      O => \PCIn_reg[22]_i_4_n_0\
    );
\PCIn_reg[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALUComponent/L_2\(6),
      I1 => SHAMT(4),
      I2 => \ALUComponent/L_2\(14),
      I3 => SHAMT(3),
      I4 => \ALUComponent/L_2\(22),
      O => \ALUComponent/L_4\(22)
    );
\PCIn_reg[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_11\(0),
      I1 => \ALUComponent/R_0\(26),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(24),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(22),
      O => \^q_reg_9\(9)
    );
\PCIn_reg[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_57_n_0\,
      I1 => \q_i_4__45_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_56_n_0\,
      I4 => \q_i_4__44_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(26)
    );
\PCIn_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[23]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[23]_i_3_n_0\,
      I4 => \PCIn_reg[23]_i_4_n_0\,
      I5 => q_reg_136,
      O => D(23)
    );
\PCIn_reg[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \q_i_9__71_n_0\,
      I1 => \q_i_4__48_n_0\,
      I2 => SHAMT(0),
      I3 => \q_i_10__70_n_0\,
      I4 => \q_i_4__47_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_11\(1)
    );
\PCIn_reg[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \q_i_11__70_n_0\,
      I1 => \q_i_4__46_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_57_n_0\,
      I4 => \q_i_4__45_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(27)
    );
\PCIn_reg[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_56_n_0\,
      I1 => \q_i_4__44_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_55_n_0\,
      I4 => \q_i_4__43_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(25)
    );
\PCIn_reg[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_54_n_0\,
      I1 => \q_i_4__42_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_53_n_0\,
      I4 => \q_i_4__41_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/R_0\(23)
    );
\PCIn_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_6_3,
      I3 => \^q_reg_34\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[23]_i_2_n_0\
    );
\PCIn_reg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(6),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(23),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(23),
      O => \PCIn_reg[23]_i_3_n_0\
    );
\PCIn_reg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(21),
      O => \PCIn_reg[23]_i_4_n_0\
    );
\PCIn_reg[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALUComponent/L_2\(7),
      I1 => SHAMT(4),
      I2 => \ALUComponent/L_2\(15),
      I3 => SHAMT(3),
      I4 => \ALUComponent/L_2\(23),
      O => \ALUComponent/L_4\(23)
    );
\PCIn_reg[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_11\(1),
      I1 => \ALUComponent/R_0\(27),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(25),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(23),
      O => \^q_reg_9\(10)
    );
\PCIn_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[24]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => q_reg_121,
      I4 => \PCIn_reg[24]_i_4_n_0\,
      I5 => q_reg_122,
      O => D(24)
    );
\PCIn_reg[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_4\(0),
      I1 => \^q_reg_4\(1),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(6),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(8),
      O => \^q_reg_40\(0)
    );
\PCIn_reg[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(10),
      I1 => \ALUComponent/L_0\(12),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(14),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(16),
      O => \^q_reg_40\(4)
    );
\PCIn_reg[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(18),
      I1 => \ALUComponent/L_0\(20),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(22),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(24),
      O => \^q_reg_40\(8)
    );
\PCIn_reg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[24]_i_1_0\,
      I3 => \^q_reg_35\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[24]_i_2_n_0\
    );
\PCIn_reg[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(22),
      O => \PCIn_reg[24]_i_4_n_0\
    );
\PCIn_reg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_38\,
      I1 => \^q_reg_37\,
      I2 => SHAMT(1),
      I3 => \^q_reg_36\,
      I4 => SHAMT(0),
      I5 => \^q_reg_35\,
      O => \^q_reg_10\(2)
    );
\PCIn_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[25]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => q_reg_125,
      I4 => \PCIn_reg[25]_i_4_n_0\,
      I5 => q_reg_126,
      O => D(25)
    );
\PCIn_reg[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(3),
      I1 => \ALUComponent/L_0\(5),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(7),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(9),
      O => \^q_reg_40\(1)
    );
\PCIn_reg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(11),
      I1 => \ALUComponent/L_0\(13),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(15),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(17),
      O => \^q_reg_40\(5)
    );
\PCIn_reg[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(19),
      I1 => \ALUComponent/L_0\(21),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(23),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(25),
      O => \^q_reg_40\(9)
    );
\PCIn_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \q_reg_i_5__63_0\,
      I3 => \^q_reg_36\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[25]_i_2_n_0\
    );
\PCIn_reg[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(23),
      O => \PCIn_reg[25]_i_4_n_0\
    );
\PCIn_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_39\,
      I1 => \^q_reg_38\,
      I2 => SHAMT(1),
      I3 => \^q_reg_37\,
      I4 => SHAMT(0),
      I5 => \^q_reg_36\,
      O => \^q_reg_10\(3)
    );
\PCIn_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[26]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[26]_i_3_n_0\,
      I4 => \PCIn_reg[26]_i_4_n_0\,
      I5 => q_reg_108,
      O => D(26)
    );
\PCIn_reg[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_4\(1),
      I1 => \ALUComponent/L_0\(6),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(8),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(10),
      O => \ALUComponent/L_2\(10)
    );
\PCIn_reg[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(12),
      I1 => \ALUComponent/L_0\(14),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(16),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(18),
      O => \ALUComponent/L_2\(18)
    );
\PCIn_reg[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(20),
      I1 => \ALUComponent/L_0\(22),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(24),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(26),
      O => \ALUComponent/L_2\(26)
    );
\PCIn_reg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[26]_i_1_0\,
      I3 => \^q_reg_37\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[26]_i_2_n_0\
    );
\PCIn_reg[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(7),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(26),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(26),
      O => \PCIn_reg[26]_i_3_n_0\
    );
\PCIn_reg[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(24),
      O => \PCIn_reg[26]_i_4_n_0\
    );
\PCIn_reg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_i_7__71_n_0\,
      I1 => \ALUComponent/L_2\(10),
      I2 => SHAMT(4),
      I3 => \ALUComponent/L_2\(18),
      I4 => SHAMT(3),
      I5 => \ALUComponent/L_2\(26),
      O => \ALUComponent/L_4\(26)
    );
\PCIn_reg[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B3B080"
    )
        port map (
      I0 => \^q_reg_5\(0),
      I1 => SHAMT(1),
      I2 => \^q_reg_12\,
      I3 => SHAMT(0),
      I4 => \^q_reg_13\,
      O => \^q_reg_10\(8)
    );
\PCIn_reg[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_14\,
      I1 => \^q_reg_39\,
      I2 => SHAMT(1),
      I3 => \^q_reg_38\,
      I4 => SHAMT(0),
      I5 => \^q_reg_37\,
      O => \^q_reg_10\(4)
    );
\PCIn_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[27]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[27]_i_3_n_0\,
      I4 => \PCIn_reg[27]_i_4_n_0\,
      I5 => q_reg_134,
      O => D(27)
    );
\PCIn_reg[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => SHAMT(0),
      I2 => \^q_reg_3\,
      I3 => SHAMT(1),
      I4 => \ALUComponent/L_0\(1),
      I5 => SHAMT(2),
      O => \PCIn_reg[27]_i_10_n_0\
    );
\PCIn_reg[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(5),
      I1 => \ALUComponent/L_0\(7),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(9),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(11),
      O => \^q_reg_40\(2)
    );
\PCIn_reg[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(13),
      I1 => \ALUComponent/L_0\(15),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(17),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(19),
      O => \^q_reg_40\(6)
    );
\PCIn_reg[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(21),
      I1 => \ALUComponent/L_0\(23),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(25),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(27),
      O => \ALUComponent/L_2\(27)
    );
\PCIn_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \q_reg_i_5__63_1\,
      I3 => \^q_reg_38\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[27]_i_2_n_0\
    );
\PCIn_reg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(8),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(27),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(27),
      O => \PCIn_reg[27]_i_3_n_0\
    );
\PCIn_reg[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(25),
      O => \PCIn_reg[27]_i_4_n_0\
    );
\PCIn_reg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PCIn_reg[27]_i_10_n_0\,
      I1 => \^q_reg_40\(2),
      I2 => SHAMT(4),
      I3 => \^q_reg_40\(6),
      I4 => SHAMT(3),
      I5 => \ALUComponent/L_2\(27),
      O => \ALUComponent/L_4\(27)
    );
\PCIn_reg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCDCD000000"
    )
        port map (
      I0 => SHAMT(1),
      I1 => \^q_reg_5\(0),
      I2 => SHAMT(0),
      I3 => q_reg_55,
      I4 => \q_i_6__74_n_0\,
      I5 => \q_i_3__65_n_0\,
      O => \^q_reg_10\(9)
    );
\PCIn_reg[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_13\,
      I1 => \^q_reg_14\,
      I2 => SHAMT(1),
      I3 => \^q_reg_39\,
      I4 => SHAMT(0),
      I5 => \^q_reg_38\,
      O => \^q_reg_10\(5)
    );
\PCIn_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[28]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => q_reg_117,
      I4 => \PCIn_reg[28]_i_4_n_0\,
      I5 => q_reg_118,
      O => D(28)
    );
\PCIn_reg[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(6),
      I1 => \ALUComponent/L_0\(8),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(10),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(12),
      O => \^q_reg_40\(3)
    );
\PCIn_reg[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(14),
      I1 => \ALUComponent/L_0\(16),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(18),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(20),
      O => \^q_reg_40\(7)
    );
\PCIn_reg[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(22),
      I1 => \ALUComponent/L_0\(24),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(26),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(28),
      O => \^q_reg_40\(10)
    );
\PCIn_reg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[28]_i_1_0\,
      I3 => \^q_reg_39\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[28]_i_2_n_0\
    );
\PCIn_reg[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(26),
      O => \PCIn_reg[28]_i_4_n_0\
    );
\PCIn_reg[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_12\,
      I1 => \^q_reg_13\,
      I2 => SHAMT(1),
      I3 => \^q_reg_14\,
      I4 => SHAMT(0),
      I5 => \^q_reg_39\,
      O => \^q_reg_10\(6)
    );
\PCIn_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[29]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[29]_i_3_n_0\,
      I4 => \PCIn_reg[29]_i_4_n_0\,
      I5 => q_reg_130,
      O => D(29)
    );
\PCIn_reg[29]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALUComponent/L_0\(1),
      I1 => SHAMT(2),
      I2 => \ALUComponent/L_0\(3),
      I3 => SHAMT(1),
      I4 => \ALUComponent/L_0\(5),
      O => \ALUComponent/L_2\(5)
    );
\PCIn_reg[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(7),
      I1 => \ALUComponent/L_0\(9),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(11),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(13),
      O => \ALUComponent/L_2\(13)
    );
\PCIn_reg[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(15),
      I1 => \ALUComponent/L_0\(17),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(19),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(21),
      O => \ALUComponent/L_2\(21)
    );
\PCIn_reg[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(23),
      I1 => \ALUComponent/L_0\(25),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(27),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(29),
      O => \ALUComponent/L_2\(29)
    );
\PCIn_reg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \q_reg_i_5__63_2\,
      I3 => \^q_reg_14\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[29]_i_2_n_0\
    );
\PCIn_reg[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(9),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(29),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(29),
      O => \PCIn_reg[29]_i_3_n_0\
    );
\PCIn_reg[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(27),
      O => \PCIn_reg[29]_i_4_n_0\
    );
\PCIn_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_2\(5),
      I1 => \ALUComponent/L_2\(13),
      I2 => SHAMT(4),
      I3 => \ALUComponent/L_2\(21),
      I4 => SHAMT(3),
      I5 => \ALUComponent/L_2\(29),
      O => \ALUComponent/L_4\(29)
    );
\PCIn_reg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80CFCF8F80C0C0"
    )
        port map (
      I0 => \^q_reg_5\(0),
      I1 => \^q_reg_12\,
      I2 => SHAMT(1),
      I3 => \^q_reg_13\,
      I4 => SHAMT(0),
      I5 => \^q_reg_14\,
      O => \^q_reg_10\(7)
    );
\PCIn_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[2]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[2]_i_3_n_0\,
      I4 => \PCIn_reg[2]_i_4_n_0\,
      I5 => q_reg_107,
      O => D(2)
    );
\PCIn_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[2]_i_1_0\,
      I3 => \^q_reg_3\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[2]_i_2_n_0\
    );
\PCIn_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(2),
      I1 => \^q_reg_5\(1),
      I2 => q_reg_50,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(2),
      O => \PCIn_reg[2]_i_3_n_0\
    );
\PCIn_reg[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(0),
      O => \PCIn_reg[2]_i_4_n_0\
    );
\PCIn_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_2\(26),
      I1 => \ALUComponent/R_2\(18),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(10),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(2),
      O => \ALUComponent/R_4\(2)
    );
\PCIn_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(8),
      I1 => \ALUComponent/R_0\(6),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(4),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(2),
      O => \ALUComponent/R_2\(2)
    );
\PCIn_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAFFEAFFEA00"
    )
        port map (
      I0 => \PCIn_reg[31]_i_31_n_0\,
      I1 => q_reg_86,
      I2 => \q_i_6__74_n_0\,
      I3 => SHAMT(0),
      I4 => \q_i_4__50_n_0\,
      I5 => \PCIn_reg[31]_i_30_n_0\,
      O => \ALUComponent/R_0\(2)
    );
\PCIn_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[30]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[30]_i_3_n_0\,
      I4 => \PCIn_reg[30]_i_4_n_0\,
      I5 => q_reg_112,
      O => D(30)
    );
\PCIn_reg[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(8),
      I1 => \ALUComponent/L_0\(10),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(12),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(14),
      O => \ALUComponent/L_2\(14)
    );
\PCIn_reg[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(16),
      I1 => \ALUComponent/L_0\(18),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(20),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(22),
      O => \ALUComponent/L_2\(22)
    );
\PCIn_reg[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(24),
      I1 => \ALUComponent/L_0\(26),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(28),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(30),
      O => \ALUComponent/L_2\(30)
    );
\PCIn_reg[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => p_1_in(0),
      I2 => \^shamtsel\,
      I3 => A(0),
      O => \PCIn_reg[30]_i_13_n_0\
    );
\PCIn_reg[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMT(0),
      I2 => \q_i_4__50_n_0\,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => q_reg_85,
      O => \^q_reg_4\(0)
    );
\PCIn_reg[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_31_n_0\,
      I1 => q_reg_86,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_32_n_0\,
      I4 => q_reg_87,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_4\(1)
    );
\PCIn_reg[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_33_n_0\,
      I1 => q_reg_88,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_34_n_0\,
      I4 => q_reg_89,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(6)
    );
\PCIn_reg[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_35_n_0\,
      I1 => q_reg_90,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_36_n_0\,
      I4 => q_reg_91,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(8)
    );
\PCIn_reg[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_37_n_0\,
      I1 => q_reg_92,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_38_n_0\,
      I4 => q_reg_93,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(10)
    );
\PCIn_reg[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_39_n_0\,
      I1 => q_reg_94,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_40_n_0\,
      I4 => q_reg_95,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(12)
    );
\PCIn_reg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[30]_i_1_1\,
      I3 => \^q_reg_13\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[30]_i_2_n_0\
    );
\PCIn_reg[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_41_n_0\,
      I1 => q_reg_96,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_42_n_0\,
      I4 => q_reg_97,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(14)
    );
\PCIn_reg[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_43_n_0\,
      I1 => \PCIn_reg[30]_i_29_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_44_n_0\,
      I4 => \PCIn_reg[31]_i_45_n_0\,
      I5 => \q_i_5__35_n_0\,
      O => \ALUComponent/L_0\(16)
    );
\PCIn_reg[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_46_n_0\,
      I1 => \PCIn_reg[31]_i_47_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_48_n_0\,
      I4 => \q_i_4__36_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(18)
    );
\PCIn_reg[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_49_n_0\,
      I1 => \q_i_4__37_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_50_n_0\,
      I4 => \q_i_4__38_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(20)
    );
\PCIn_reg[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_51_n_0\,
      I1 => \q_i_4__39_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_52_n_0\,
      I4 => \q_i_4__40_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(22)
    );
\PCIn_reg[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_53_n_0\,
      I1 => \q_i_4__41_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_54_n_0\,
      I4 => \q_i_4__42_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(24)
    );
\PCIn_reg[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_55_n_0\,
      I1 => \q_i_4__43_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_56_n_0\,
      I4 => \q_i_4__44_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(26)
    );
\PCIn_reg[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_57_n_0\,
      I1 => \q_i_4__45_n_0\,
      I2 => SHAMT(0),
      I3 => \q_i_11__70_n_0\,
      I4 => \q_i_4__46_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(28)
    );
\PCIn_reg[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \q_i_10__70_n_0\,
      I1 => \q_i_4__47_n_0\,
      I2 => SHAMT(0),
      I3 => \q_i_9__71_n_0\,
      I4 => \q_i_4__48_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(30)
    );
\PCIn_reg[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => q_reg_98,
      O => \PCIn_reg[30]_i_29_n_0\
    );
\PCIn_reg[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(10),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(30),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(30),
      O => \PCIn_reg[30]_i_3_n_0\
    );
\PCIn_reg[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(28),
      O => \PCIn_reg[30]_i_4_n_0\
    );
\PCIn_reg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_2\(6),
      I1 => \ALUComponent/L_2\(14),
      I2 => SHAMT(4),
      I3 => \ALUComponent/L_2\(22),
      I4 => SHAMT(3),
      I5 => \ALUComponent/L_2\(30),
      O => \ALUComponent/L_4\(30)
    );
\PCIn_reg[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PCIn_reg[30]_i_13_n_0\,
      I1 => \^q_reg_4\(0),
      I2 => SHAMT(2),
      I3 => \^q_reg_4\(1),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(6),
      O => \ALUComponent/L_2\(6)
    );
\PCIn_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[31]_i_4_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[31]_i_5_n_0\,
      I4 => \PCIn_reg[31]_i_6_n_0\,
      I5 => q_reg_138,
      O => D(31)
    );
\PCIn_reg[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(1),
      I1 => \ALUComponent/L_0\(3),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(5),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(7),
      O => \ALUComponent/L_2\(7)
    );
\PCIn_reg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(9),
      I1 => \ALUComponent/L_0\(11),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(13),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(15),
      O => \ALUComponent/L_2\(15)
    );
\PCIn_reg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(17),
      I1 => \ALUComponent/L_0\(19),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(21),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(23),
      O => \ALUComponent/L_2\(23)
    );
\PCIn_reg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_0\(25),
      I1 => \ALUComponent/L_0\(27),
      I2 => SHAMT(2),
      I3 => \ALUComponent/L_0\(29),
      I4 => SHAMT(1),
      I5 => \ALUComponent/L_0\(31),
      O => \ALUComponent/L_2\(31)
    );
\PCIn_reg[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => A(0),
      I2 => \^shamtsel\,
      I3 => p_1_in(0),
      I4 => \^q_reg_0\,
      O => \ALUComponent/L_0\(1)
    );
\PCIn_reg[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \q_i_4__50_n_0\,
      I1 => \PCIn_reg[31]_i_30_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_31_n_0\,
      I4 => q_reg_86,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(3)
    );
\PCIn_reg[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_32_n_0\,
      I1 => q_reg_87,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_33_n_0\,
      I4 => q_reg_88,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(5)
    );
\PCIn_reg[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_34_n_0\,
      I1 => q_reg_89,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_35_n_0\,
      I4 => q_reg_90,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(7)
    );
\PCIn_reg[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_36_n_0\,
      I1 => q_reg_91,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_37_n_0\,
      I4 => q_reg_92,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(9)
    );
\PCIn_reg[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_38_n_0\,
      I1 => q_reg_93,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_39_n_0\,
      I4 => q_reg_94,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(11)
    );
\PCIn_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => PCSource(0),
      I1 => \^q_reg_43\(0),
      O => E(0)
    );
\PCIn_reg[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_40_n_0\,
      I1 => q_reg_95,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_41_n_0\,
      I4 => q_reg_96,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(13)
    );
\PCIn_reg[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_42_n_0\,
      I1 => q_reg_97,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_43_n_0\,
      I4 => q_reg_98,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/L_0\(15)
    );
\PCIn_reg[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFE00"
    )
        port map (
      I0 => \PCIn_reg[31]_i_44_n_0\,
      I1 => \PCIn_reg[31]_i_45_n_0\,
      I2 => \q_i_5__35_n_0\,
      I3 => SHAMT(0),
      I4 => \PCIn_reg[31]_i_46_n_0\,
      I5 => \PCIn_reg[31]_i_47_n_0\,
      O => \ALUComponent/L_0\(17)
    );
\PCIn_reg[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_48_n_0\,
      I1 => \q_i_4__36_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_49_n_0\,
      I4 => \q_i_4__37_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(19)
    );
\PCIn_reg[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_50_n_0\,
      I1 => \q_i_4__38_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_51_n_0\,
      I4 => \q_i_4__39_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(21)
    );
\PCIn_reg[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_52_n_0\,
      I1 => \q_i_4__40_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_53_n_0\,
      I4 => \q_i_4__41_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(23)
    );
\PCIn_reg[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_54_n_0\,
      I1 => \q_i_4__42_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_55_n_0\,
      I4 => \q_i_4__43_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(25)
    );
\PCIn_reg[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_56_n_0\,
      I1 => \q_i_4__44_n_0\,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_57_n_0\,
      I4 => \q_i_4__45_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(27)
    );
\PCIn_reg[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \q_i_11__70_n_0\,
      I1 => \q_i_4__46_n_0\,
      I2 => SHAMT(0),
      I3 => \q_i_10__70_n_0\,
      I4 => \q_i_4__47_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \ALUComponent/L_0\(29)
    );
\PCIn_reg[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFE00"
    )
        port map (
      I0 => \q_i_9__71_n_0\,
      I1 => \q_i_4__48_n_0\,
      I2 => \q_i_4__35_n_0\,
      I3 => SHAMT(0),
      I4 => \q_i_8__70_n_0\,
      I5 => \q_i_3__65_n_0\,
      O => \ALUComponent/L_0\(31)
    );
\PCIn_reg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PCSource(0),
      I1 => \^q_reg_43\(0),
      O => \PCIn_reg[31]_i_3_n_0\
    );
\PCIn_reg[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => q_reg_85,
      I1 => ALUSrcB(2),
      I2 => ALUSrcB(1),
      O => \PCIn_reg[31]_i_30_n_0\
    );
\PCIn_reg[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_144,
      I1 => q_reg_143,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_31_n_0\
    );
\PCIn_reg[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_146,
      I1 => q_reg_145,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_32_n_0\
    );
\PCIn_reg[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_143,
      I1 => q_reg_147,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_33_n_0\
    );
\PCIn_reg[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_145,
      I1 => p_1_in(0),
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_34_n_0\
    );
\PCIn_reg[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_147,
      I1 => p_1_in(1),
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_35_n_0\
    );
\PCIn_reg[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(2),
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_36_n_0\
    );
\PCIn_reg[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(3),
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_37_n_0\
    );
\PCIn_reg[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(4),
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_38_n_0\
    );
\PCIn_reg[31]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C00AAAA0A00"
    )
        port map (
      I0 => q_reg_148,
      I1 => p_1_in(3),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \PCIn_reg[31]_i_39_n_0\
    );
\PCIn_reg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_83,
      I3 => \^q_reg_12\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[31]_i_4_n_0\
    );
\PCIn_reg[31]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C00AAAA0A00"
    )
        port map (
      I0 => q_reg_149,
      I1 => p_1_in(4),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \PCIn_reg[31]_i_40_n_0\
    );
\PCIn_reg[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_148,
      I1 => q_reg_142,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_41_n_0\
    );
\PCIn_reg[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_149,
      I1 => q_reg_150,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_42_n_0\
    );
\PCIn_reg[31]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC0000AC00"
    )
        port map (
      I0 => q_reg_142,
      I1 => q_reg_141,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \PCIn_reg[31]_i_43_n_0\
    );
\PCIn_reg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(2),
      O => \PCIn_reg[31]_i_44_n_0\
    );
\PCIn_reg[31]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(2),
      I2 => ALUSrcB(1),
      I3 => UpperImm,
      I4 => q_reg_151,
      O => \PCIn_reg[31]_i_45_n_0\
    );
\PCIn_reg[31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002200F00022"
    )
        port map (
      I0 => MemoryDataOut(3),
      I1 => ALUSrcB(0),
      I2 => q_reg_141,
      I3 => ALUSrcB(2),
      I4 => ALUSrcB(1),
      I5 => UpperImm,
      O => \PCIn_reg[31]_i_46_n_0\
    );
\PCIn_reg[31]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(2),
      I2 => ALUSrcB(1),
      I3 => UpperImm,
      I4 => q_reg_144,
      O => \PCIn_reg[31]_i_47_n_0\
    );
\PCIn_reg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(4),
      O => \PCIn_reg[31]_i_48_n_0\
    );
\PCIn_reg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(5),
      O => \PCIn_reg[31]_i_49_n_0\
    );
\PCIn_reg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(31),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_4\(31),
      I3 => \^q_reg_5\(2),
      I4 => \^arithr\(31),
      O => \PCIn_reg[31]_i_5_n_0\
    );
\PCIn_reg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(6),
      O => \PCIn_reg[31]_i_50_n_0\
    );
\PCIn_reg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(7),
      O => \PCIn_reg[31]_i_51_n_0\
    );
\PCIn_reg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(8),
      O => \PCIn_reg[31]_i_52_n_0\
    );
\PCIn_reg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(9),
      O => \PCIn_reg[31]_i_53_n_0\
    );
\PCIn_reg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(10),
      O => \PCIn_reg[31]_i_54_n_0\
    );
\PCIn_reg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(11),
      O => \PCIn_reg[31]_i_55_n_0\
    );
\PCIn_reg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(12),
      O => \PCIn_reg[31]_i_56_n_0\
    );
\PCIn_reg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(13),
      O => \PCIn_reg[31]_i_57_n_0\
    );
\PCIn_reg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(29),
      O => \PCIn_reg[31]_i_6_n_0\
    );
\PCIn_reg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => A(4),
      I2 => \^shamtsel\,
      I3 => p_1_in(4),
      I4 => q_reg_49(2),
      O => \ALUComponent/R_4\(31)
    );
\PCIn_reg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_2\(7),
      I1 => \ALUComponent/L_2\(15),
      I2 => SHAMT(4),
      I3 => \ALUComponent/L_2\(23),
      I4 => SHAMT(3),
      I5 => \ALUComponent/L_2\(31),
      O => \ALUComponent/L_4\(31)
    );
\PCIn_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[3]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[3]_i_3_n_0\,
      I4 => \PCIn_reg[3]_i_4_n_0\,
      I5 => q_reg_133,
      O => D(3)
    );
\PCIn_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_24_1,
      I3 => \^q_reg_2\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[3]_i_2_n_0\
    );
\PCIn_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(3),
      I1 => \^q_reg_5\(1),
      I2 => q_reg_54,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(3),
      O => \PCIn_reg[3]_i_3_n_0\
    );
\PCIn_reg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(1),
      O => \PCIn_reg[3]_i_4_n_0\
    );
\PCIn_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_2\(27),
      I1 => \ALUComponent/R_2\(19),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(11),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(3),
      O => \ALUComponent/R_4\(3)
    );
\PCIn_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(9),
      I1 => \ALUComponent/R_0\(7),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(5),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(3),
      O => \ALUComponent/R_2\(3)
    );
\PCIn_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_32_n_0\,
      I1 => q_reg_87,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_31_n_0\,
      I4 => q_reg_86,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(3)
    );
\PCIn_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[4]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[4]_i_3_n_0\,
      I4 => \PCIn_reg[4]_i_4_n_0\,
      I5 => q_reg_116,
      O => D(4)
    );
\PCIn_reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_33_n_0\,
      I1 => q_reg_88,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_32_n_0\,
      I4 => q_reg_87,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(4)
    );
\PCIn_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[4]_i_1_0\,
      I3 => \^q_reg_15\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[4]_i_2_n_0\
    );
\PCIn_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(4),
      I1 => \^q_reg_5\(1),
      I2 => q_reg_52,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(4),
      O => \PCIn_reg[4]_i_3_n_0\
    );
\PCIn_reg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(2),
      O => \PCIn_reg[4]_i_4_n_0\
    );
\PCIn_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_2\(28),
      I1 => \^q_reg_9\(7),
      I2 => SHAMT(4),
      I3 => \^q_reg_9\(3),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(4),
      O => \ALUComponent/R_4\(4)
    );
\PCIn_reg[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(2),
      I2 => \^q_reg_11\(2),
      I3 => SHAMT(1),
      I4 => \^q_reg_11\(0),
      O => \ALUComponent/R_2\(28)
    );
\PCIn_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(10),
      I1 => \ALUComponent/R_0\(8),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(6),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(4),
      O => \ALUComponent/R_2\(4)
    );
\PCIn_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[5]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[5]_i_3_n_0\,
      I4 => \PCIn_reg[5]_i_4_n_0\,
      I5 => q_reg_129,
      O => D(5)
    );
\PCIn_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_24_2,
      I3 => \^q_reg_16\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[5]_i_2_n_0\
    );
\PCIn_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(0),
      I1 => \^q_reg_5\(1),
      I2 => \PCIn_reg[5]_i_7_n_0\,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(5),
      O => \PCIn_reg[5]_i_3_n_0\
    );
\PCIn_reg[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(3),
      O => \PCIn_reg[5]_i_4_n_0\
    );
\PCIn_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \ALUComponent/L_1\(5),
      I1 => p_1_in(2),
      I2 => \^shamtsel\,
      I3 => A(2),
      I4 => \PCIn_reg[13]_i_10_n_0\,
      I5 => SHAMT(3),
      O => \PCIn_reg[5]_i_7_n_0\
    );
\PCIn_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(11),
      I1 => \ALUComponent/R_0\(9),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(7),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(5),
      O => \^q_reg_9\(0)
    );
\PCIn_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_34_n_0\,
      I1 => q_reg_89,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_33_n_0\,
      I4 => q_reg_88,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(5)
    );
\PCIn_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[6]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[6]_i_3_n_0\,
      I4 => \PCIn_reg[6]_i_4_n_0\,
      I5 => q_reg_111,
      O => D(6)
    );
\PCIn_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[6]_i_1_0\,
      I3 => \^q_reg_17\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[6]_i_2_n_0\
    );
\PCIn_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(1),
      I1 => \^q_reg_5\(1),
      I2 => \PCIn_reg[6]_i_7_n_0\,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(6),
      O => \PCIn_reg[6]_i_3_n_0\
    );
\PCIn_reg[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(4),
      O => \PCIn_reg[6]_i_4_n_0\
    );
\PCIn_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \ALUComponent/L_1\(6),
      I1 => p_1_in(2),
      I2 => \^shamtsel\,
      I3 => A(2),
      I4 => \^q_reg\(0),
      I5 => SHAMT(3),
      O => \PCIn_reg[6]_i_7_n_0\
    );
\PCIn_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(12),
      I1 => \ALUComponent/R_0\(10),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(8),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(6),
      O => \^q_reg_9\(1)
    );
\PCIn_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_35_n_0\,
      I1 => q_reg_90,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_34_n_0\,
      I4 => q_reg_89,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(6)
    );
\PCIn_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[7]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[7]_i_3_n_0\,
      I4 => \PCIn_reg[7]_i_4_n_0\,
      I5 => q_reg_137,
      O => D(7)
    );
\PCIn_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_24_3,
      I3 => \^q_reg_18\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[7]_i_2_n_0\
    );
\PCIn_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \PCIn_reg[30]_i_1_0\(2),
      I1 => \^q_reg_5\(1),
      I2 => \PCIn_reg[7]_i_7_n_0\,
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(7),
      O => \PCIn_reg[7]_i_3_n_0\
    );
\PCIn_reg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(5),
      O => \PCIn_reg[7]_i_4_n_0\
    );
\PCIn_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \ALUComponent/L_1\(7),
      I1 => p_1_in(2),
      I2 => \^shamtsel\,
      I3 => A(2),
      I4 => \^q_reg\(1),
      I5 => SHAMT(3),
      O => \PCIn_reg[7]_i_7_n_0\
    );
\PCIn_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(13),
      I1 => \ALUComponent/R_0\(11),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(9),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(7),
      O => \^q_reg_9\(2)
    );
\PCIn_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_36_n_0\,
      I1 => q_reg_91,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_35_n_0\,
      I4 => q_reg_90,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(7)
    );
\PCIn_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[8]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[8]_i_3_n_0\,
      I4 => \PCIn_reg[8]_i_4_n_0\,
      I5 => q_reg_123,
      O => D(8)
    );
\PCIn_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => \PCIn_reg[8]_i_1_0\,
      I3 => \^q_reg_19\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[8]_i_2_n_0\
    );
\PCIn_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(8),
      I1 => \^q_reg_5\(1),
      I2 => q_reg_51(0),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(8),
      O => \PCIn_reg[8]_i_3_n_0\
    );
\PCIn_reg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(6),
      O => \PCIn_reg[8]_i_4_n_0\
    );
\PCIn_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_2\(24),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(16),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(8),
      O => \ALUComponent/R_4\(8)
    );
\PCIn_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(14),
      I1 => \ALUComponent/R_0\(12),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(10),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(8),
      O => \ALUComponent/R_2\(8)
    );
\PCIn_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_37_n_0\,
      I1 => q_reg_92,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_36_n_0\,
      I4 => q_reg_91,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(8)
    );
\PCIn_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \PCIn_reg[31]_i_3_n_0\,
      I1 => \PCIn_reg[9]_i_2_n_0\,
      I2 => ALUOp(2),
      I3 => \PCIn_reg[9]_i_3_n_0\,
      I4 => \PCIn_reg[9]_i_4_n_0\,
      I5 => q_reg_127,
      O => D(9)
    );
\PCIn_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005668"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \^q_reg_5\(0),
      I2 => q_reg_i_15_0,
      I3 => \^q_reg_20\,
      I4 => \^q_reg_5\(2),
      O => \PCIn_reg[9]_i_2_n_0\
    );
\PCIn_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(9),
      I1 => \^q_reg_5\(1),
      I2 => \ALUComponent/L_3\(9),
      I3 => SHAMT(4),
      I4 => \^q_reg_5\(2),
      I5 => \^arithr\(9),
      O => \PCIn_reg[9]_i_3_n_0\
    );
\PCIn_reg[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q_reg_43\(0),
      I1 => PCSource(0),
      I2 => \p_1_in__0\(7),
      O => \PCIn_reg[9]_i_4_n_0\
    );
\PCIn_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_2\(25),
      I2 => SHAMT(4),
      I3 => \ALUComponent/R_2\(17),
      I4 => SHAMT(3),
      I5 => \ALUComponent/R_2\(9),
      O => \ALUComponent/R_4\(9)
    );
\PCIn_reg[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \PCIn_reg[13]_i_10_n_0\,
      I1 => SHAMT(3),
      I2 => \ALUComponent/L_1\(5),
      I3 => SHAMT(2),
      I4 => \ALUComponent/L_1\(9),
      O => \ALUComponent/L_3\(9)
    );
\PCIn_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_0\(15),
      I1 => \ALUComponent/R_0\(13),
      I2 => SHAMT(2),
      I3 => \ALUComponent/R_0\(11),
      I4 => SHAMT(1),
      I5 => \ALUComponent/R_0\(9),
      O => \ALUComponent/R_2\(9)
    );
\PCIn_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0AFA0AFA0"
    )
        port map (
      I0 => \PCIn_reg[31]_i_38_n_0\,
      I1 => q_reg_93,
      I2 => SHAMT(0),
      I3 => \PCIn_reg[31]_i_37_n_0\,
      I4 => q_reg_92,
      I5 => \q_i_6__74_n_0\,
      O => \ALUComponent/R_0\(9)
    );
\PCSource_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \PCIn_reg[2]_i_5\(0),
      G => \PCIn_reg[2]_i_5_0\(0),
      GE => '1',
      Q => PCSource(0)
    );
\PCSource_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \PCIn_reg[2]_i_5\(1),
      G => \PCIn_reg[2]_i_5_0\(0),
      GE => '1',
      Q => \^q_reg_43\(0)
    );
PCWriteCond_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \^fsm_sequential_pr_state_reg[3]_0\,
      G => \^fsm_sequential_pr_state_reg[0]_0\,
      GE => '1',
      Q => PCWriteCond
    );
PCWriteCond_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(2),
      O => \^fsm_sequential_pr_state_reg[3]_0\
    );
PCWriteCond_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(2),
      I2 => \^q_1\(1),
      O => \^fsm_sequential_pr_state_reg[0]_0\
    );
PCWrite_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => PCWrite_reg_i_1_n_0,
      G => PCWrite_reg_i_2_n_0,
      GE => '1',
      Q => PCWrite
    );
PCWrite_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544444455555555"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(2),
      I2 => PCWrite_reg_0,
      I3 => \FSM_sequential_pr_state_reg[1]_0\,
      I4 => PCWrite_reg_1,
      I5 => \^q_1\(0),
      O => PCWrite_reg_i_1_n_0
    );
PCWrite_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550051000000FF"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => ALUSrcA_reg_1,
      I2 => PCWrite_reg_2,
      I3 => \^q_1\(1),
      I4 => \^q_1\(2),
      I5 => \^q_1\(0),
      O => PCWrite_reg_i_2_n_0
    );
RegDst_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_45,
      G => RegDst_reg_i_2_n_0,
      GE => '1',
      Q => RegDst
    );
RegDst_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4014401440144010"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(0),
      I2 => \^q_1\(3),
      I3 => \^q_1\(1),
      I4 => RegDst_reg_0,
      I5 => q_reg_46,
      O => RegDst_reg_i_2_n_0
    );
RegWrite_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => RegWrite_reg_i_1_n_0,
      G => RegWrite_reg_i_2_n_0,
      GE => '1',
      Q => RegWrite
    );
RegWrite_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(2),
      I2 => \^q_1\(3),
      O => RegWrite_reg_i_1_n_0
    );
RegWrite_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0883"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(0),
      I2 => \^q_1\(3),
      I3 => \^q_1\(2),
      O => RegWrite_reg_i_2_n_0
    );
SHAMTSel_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \PCIn_reg[12]_i_9\,
      G => SHAMTSel_reg_i_2_n_0,
      GE => '1',
      Q => \^shamtsel\
    );
SHAMTSel_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => SHAMTSel_reg_0,
      I1 => \^q_1\(2),
      I2 => \^q_1\(3),
      I3 => \^q_1\(1),
      I4 => \^q_1\(0),
      I5 => SHAMTSel_reg_1,
      O => SHAMTSel_reg_i_2_n_0
    );
UpperImm_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \q_i_3__65_0\,
      G => \q_i_3__65_1\,
      GE => '1',
      Q => UpperImm
    );
WrCLO_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => WrCLO_reg_i_1_n_0,
      G => WrCLO_reg_i_2_n_0,
      GE => '1',
      Q => WrCLO
    );
WrCLO_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(2),
      O => WrCLO_reg_i_1_n_0
    );
WrCLO_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C2C0"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q_1\(1),
      I2 => \^q_1\(2),
      I3 => q_reg_46,
      I4 => \^q_1\(3),
      O => WrCLO_reg_i_2_n_0
    );
WrHIGH_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => q_reg_44,
      G => WrHIGH_reg_i_2_n_0,
      GE => '1',
      Q => WrLOW
    );
WrHIGH_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001810"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(0),
      I2 => \^q_1\(2),
      I3 => MultDone,
      I4 => \^q_1\(3),
      O => WrHIGH_reg_i_2_n_0
    );
Wr_A_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => MultRst_reg_i_1_n_0,
      G => Wr_A_reg_i_1_n_0,
      GE => '1',
      Q => Wr_B
    );
Wr_A_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0270"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(3),
      I2 => \^q_1\(0),
      I3 => \^q_1\(2),
      O => Wr_A_reg_i_1_n_0
    );
\arith/PCEn_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(23),
      I1 => \^alusrca\,
      I2 => q_reg_75,
      I3 => \^q_reg_34\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_21_n_0\
    );
\arith/PCEn_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(22),
      I1 => \^alusrca\,
      I2 => q_reg_74,
      I3 => \^q_reg_33\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_22_n_0\
    );
\arith/PCEn_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(21),
      I1 => \^alusrca\,
      I2 => q_reg_73,
      I3 => \^q_reg_32\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_23_n_0\
    );
\arith/PCEn_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(20),
      I1 => \^alusrca\,
      I2 => q_reg_72,
      I3 => \^q_reg_31\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_24_n_0\
    );
\arith/PCEn_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(27),
      I1 => \^alusrca\,
      I2 => q_reg_79,
      I3 => \^q_reg_38\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_29_n_0\
    );
\arith/PCEn_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(26),
      I1 => \^alusrca\,
      I2 => q_reg_78,
      I3 => \^q_reg_37\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_30_n_0\
    );
\arith/PCEn_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(25),
      I1 => \^alusrca\,
      I2 => q_reg_77,
      I3 => \^q_reg_36\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_31_n_0\
    );
\arith/PCEn_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(24),
      I1 => \^alusrca\,
      I2 => q_reg_76,
      I3 => \^q_reg_35\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_32_n_0\
    );
\arith/PCEn_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(31),
      I1 => \^alusrca\,
      I2 => q_reg_84,
      I3 => \^q_reg_12\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_37_n_0\
    );
\arith/PCEn_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(30),
      I1 => \^alusrca\,
      I2 => q_reg_82,
      I3 => \^q_reg_13\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_38_n_0\
    );
\arith/PCEn_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(29),
      I1 => \^alusrca\,
      I2 => q_reg_81,
      I3 => \^q_reg_14\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_39_n_0\
    );
\arith/PCEn_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(28),
      I1 => \^alusrca\,
      I2 => q_reg_80,
      I3 => \^q_reg_39\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_40_n_0\
    );
\arith/PCEn_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(3),
      I1 => \^alusrca\,
      I2 => A(3),
      I3 => \^q_reg_2\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_45_n_0\
    );
\arith/PCEn_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(2),
      I1 => \^alusrca\,
      I2 => A(2),
      I3 => \^q_reg_3\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_46_n_0\
    );
\arith/PCEn_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(1),
      I1 => \^alusrca\,
      I2 => A(1),
      I3 => \^q_reg_0\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_47_n_0\
    );
\arith/PCEn_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(0),
      I1 => \^alusrca\,
      I2 => A(0),
      I3 => \^q_reg_1\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_48_n_0\
    );
\arith/PCEn_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(7),
      I1 => \^alusrca\,
      I2 => q_reg_59,
      I3 => \^q_reg_18\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_53_n_0\
    );
\arith/PCEn_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(6),
      I1 => \^alusrca\,
      I2 => q_reg_58,
      I3 => \^q_reg_17\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_54_n_0\
    );
\arith/PCEn_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(5),
      I1 => \^alusrca\,
      I2 => q_reg_57,
      I3 => \^q_reg_16\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_55_n_0\
    );
\arith/PCEn_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(4),
      I1 => \^alusrca\,
      I2 => A(4),
      I3 => \^q_reg_15\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_56_n_0\
    );
\arith/PCEn_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(11),
      I1 => \^alusrca\,
      I2 => q_reg_63,
      I3 => \^q_reg_22\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_61_n_0\
    );
\arith/PCEn_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(10),
      I1 => \^alusrca\,
      I2 => q_reg_62,
      I3 => \^q_reg_21\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_62_n_0\
    );
\arith/PCEn_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(9),
      I1 => \^alusrca\,
      I2 => q_reg_61,
      I3 => \^q_reg_20\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_63_n_0\
    );
\arith/PCEn_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(8),
      I1 => \^alusrca\,
      I2 => q_reg_60,
      I3 => \^q_reg_19\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_64_n_0\
    );
\arith/PCEn_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(15),
      I1 => \^alusrca\,
      I2 => q_reg_67,
      I3 => \^q_reg_26\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_69_n_0\
    );
\arith/PCEn_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(14),
      I1 => \^alusrca\,
      I2 => q_reg_66,
      I3 => \^q_reg_25\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_70_n_0\
    );
\arith/PCEn_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(13),
      I1 => \^alusrca\,
      I2 => q_reg_65,
      I3 => \^q_reg_24\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_71_n_0\
    );
\arith/PCEn_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(12),
      I1 => \^alusrca\,
      I2 => q_reg_64,
      I3 => \^q_reg_23\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_72_n_0\
    );
\arith/PCEn_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(19),
      I1 => \^alusrca\,
      I2 => q_reg_71,
      I3 => \^q_reg_30\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_77_n_0\
    );
\arith/PCEn_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(18),
      I1 => \^alusrca\,
      I2 => q_reg_70,
      I3 => \^q_reg_29\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_78_n_0\
    );
\arith/PCEn_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(17),
      I1 => \^alusrca\,
      I2 => q_reg_69,
      I3 => \^q_reg_28\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_79_n_0\
    );
\arith/PCEn_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => PCOut(16),
      I1 => \^alusrca\,
      I2 => q_reg_68,
      I3 => \^q_reg_27\,
      I4 => \^q_reg_5\(1),
      O => \arith/PCEn_i_80_n_0\
    );
\q_i_10__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_19\,
      I1 => \^q_reg_18\,
      I2 => SHAMT(1),
      I3 => \^q_reg_17\,
      I4 => SHAMT(0),
      I5 => \^q_reg_16\,
      O => \ALUComponent/R_1\(5)
    );
\q_i_10__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_21\,
      I1 => \^q_reg_20\,
      I2 => SHAMT(1),
      I3 => \^q_reg_19\,
      I4 => SHAMT(0),
      I5 => \^q_reg_18\,
      O => \ALUComponent/R_1\(7)
    );
\q_i_10__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_26\,
      I1 => \^q_reg_25\,
      I2 => SHAMT(1),
      I3 => \^q_reg_24\,
      I4 => SHAMT(0),
      I5 => \^q_reg_23\,
      O => \ALUComponent/R_1\(12)
    );
\q_i_10__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_28\,
      I1 => \^q_reg_27\,
      I2 => SHAMT(1),
      I3 => \^q_reg_26\,
      I4 => SHAMT(0),
      I5 => \^q_reg_25\,
      O => \ALUComponent/R_1\(14)
    );
\q_i_10__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_36\,
      I1 => \q_reg_i_5__63_0\,
      I2 => \^q_reg_35\,
      I3 => PCOut(24),
      I4 => \^alusrca\,
      I5 => q_reg_76,
      O => \q_i_10__69_n_0\
    );
\q_i_10__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(15),
      O => \q_i_10__70_n_0\
    );
\q_i_10__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I1 => MemtoReg(0),
      I2 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_10__71_n_0\
    );
\q_i_11__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_15\,
      I1 => \^q_reg_2\,
      I2 => SHAMT(1),
      I3 => \^q_reg_3\,
      I4 => SHAMT(0),
      I5 => \^q_reg_0\,
      O => \ALUComponent/R_1\(1)
    );
\q_i_11__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_17\,
      I1 => \^q_reg_16\,
      I2 => SHAMT(1),
      I3 => \^q_reg_15\,
      I4 => SHAMT(0),
      I5 => \^q_reg_2\,
      O => \ALUComponent/R_1\(3)
    );
\q_i_11__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_22\,
      I1 => \^q_reg_21\,
      I2 => SHAMT(1),
      I3 => \^q_reg_20\,
      I4 => SHAMT(0),
      I5 => \^q_reg_19\,
      O => \ALUComponent/R_1\(8)
    );
\q_i_11__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_24\,
      I1 => \^q_reg_23\,
      I2 => SHAMT(1),
      I3 => \^q_reg_22\,
      I4 => SHAMT(0),
      I5 => \^q_reg_21\,
      O => \ALUComponent/R_1\(10)
    );
\q_i_11__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_83,
      I1 => \^q_reg_12\,
      I2 => \^q_reg_13\,
      I3 => q_reg_82,
      I4 => \^alusrca\,
      I5 => PCOut(30),
      O => \q_i_11__69_n_0\
    );
\q_i_11__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(14),
      O => \q_i_11__70_n_0\
    );
\q_i_11__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ALUOut(1),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I3 => MemtoReg(0),
      I4 => ALUOut(0),
      O => \q_i_11__71_n_0\
    );
\q_i_12__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_18\,
      I1 => \^q_reg_17\,
      I2 => SHAMT(1),
      I3 => \^q_reg_16\,
      I4 => SHAMT(0),
      I5 => \^q_reg_15\,
      O => \ALUComponent/R_1\(4)
    );
\q_i_12__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_20\,
      I1 => \^q_reg_19\,
      I2 => SHAMT(1),
      I3 => \^q_reg_18\,
      I4 => SHAMT(0),
      I5 => \^q_reg_17\,
      O => \ALUComponent/R_1\(6)
    );
\q_i_12__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \q_reg_i_5__63_2\,
      I1 => \^q_reg_14\,
      I2 => \^q_reg_39\,
      I3 => q_reg_80,
      I4 => \^alusrca\,
      I5 => PCOut(28),
      O => \q_i_12__66_n_0\
    );
\q_i_12__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => MemtoReg(0),
      I1 => ALUOut(0),
      I2 => ALUOut(1),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_12__67_n_0\
    );
\q_i_13__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \^q_reg_3\,
      I2 => SHAMT(1),
      I3 => \^q_reg_0\,
      I4 => SHAMT(0),
      I5 => \^q_reg_1\,
      O => \ALUComponent/R_1\(0)
    );
\q_i_13__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_16\,
      I1 => \^q_reg_15\,
      I2 => SHAMT(1),
      I3 => \^q_reg_2\,
      I4 => SHAMT(0),
      I5 => \^q_reg_3\,
      O => \ALUComponent/R_1\(2)
    );
\q_i_13__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \q_reg_i_5__63_1\,
      I1 => \^q_reg_38\,
      I2 => \^q_reg_37\,
      I3 => q_reg_78,
      I4 => \^alusrca\,
      I5 => PCOut(26),
      O => \q_i_13__66_n_0\
    );
\q_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \q_reg_i_5__63_0\,
      I1 => \^q_reg_36\,
      I2 => \^q_reg_35\,
      I3 => q_reg_76,
      I4 => \^alusrca\,
      I5 => PCOut(24),
      O => \q_i_14__0_n_0\
    );
\q_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I1 => MemtoReg(0),
      I2 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_14__1_n_0\
    );
\q_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_34\,
      I1 => q_reg_i_6_3,
      I2 => \^q_reg_33\,
      I3 => PCOut(22),
      I4 => \^alusrca\,
      I5 => q_reg_74,
      O => \q_i_16__0_n_0\
    );
\q_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_32\,
      I1 => q_reg_i_6_2,
      I2 => \^q_reg_31\,
      I3 => PCOut(20),
      I4 => \^alusrca\,
      I5 => q_reg_72,
      O => \q_i_17__0_n_0\
    );
q_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_30\,
      I1 => q_reg_i_6_1,
      I2 => \^q_reg_29\,
      I3 => PCOut(18),
      I4 => \^alusrca\,
      I5 => q_reg_70,
      O => q_i_18_n_0
    );
q_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_28\,
      I1 => q_reg_i_6_0,
      I2 => \^q_reg_27\,
      I3 => PCOut(16),
      I4 => \^alusrca\,
      I5 => q_reg_68,
      O => q_i_19_n_0
    );
\q_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(18),
      I1 => \^arithr\(18),
      I2 => ALUOp(2),
      I3 => \q_i_3__18_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(18)
    );
\q_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(2),
      I1 => \^arithr\(2),
      I2 => ALUOp(2),
      I3 => \q_i_3__2_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(2)
    );
\q_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(26),
      I1 => \^arithr\(26),
      I2 => ALUOp(2),
      I3 => \q_i_3__26_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(26)
    );
\q_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(10),
      I1 => \^arithr\(10),
      I2 => ALUOp(2),
      I3 => \q_i_3__10_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(10)
    );
\q_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(22),
      I1 => \^arithr\(22),
      I2 => ALUOp(2),
      I3 => \q_i_3__22_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(22)
    );
\q_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(6),
      I1 => \^arithr\(6),
      I2 => ALUOp(2),
      I3 => \q_i_3__6_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(6)
    );
\q_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(30),
      I1 => \^arithr\(30),
      I2 => ALUOp(2),
      I3 => \q_i_3__30_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(30)
    );
\q_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(14),
      I1 => \^arithr\(14),
      I2 => ALUOp(2),
      I3 => \q_i_3__14_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(14)
    );
\q_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(20),
      I1 => \^arithr\(20),
      I2 => ALUOp(2),
      I3 => \q_i_3__20_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(20)
    );
\q_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(4),
      I1 => \^arithr\(4),
      I2 => ALUOp(2),
      I3 => \q_i_3__4_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(4)
    );
\q_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => q_reg_48(1),
      I1 => \^arithr\(28),
      I2 => ALUOp(2),
      I3 => \q_i_3__28_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(28)
    );
\q_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => q_reg_48(0),
      I1 => \^arithr\(12),
      I2 => ALUOp(2),
      I3 => \q_i_3__12_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(12)
    );
\q_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(24),
      I1 => \^arithr\(24),
      I2 => ALUOp(2),
      I3 => \q_i_3__24_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(24)
    );
\q_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(8),
      I1 => \^arithr\(8),
      I2 => ALUOp(2),
      I3 => \q_i_3__8_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(8)
    );
\q_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(17),
      I1 => \^arithr\(17),
      I2 => ALUOp(2),
      I3 => \q_i_3__17_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(17)
    );
\q_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(1),
      I1 => \^arithr\(1),
      I2 => ALUOp(2),
      I3 => \q_i_3__1_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(1)
    );
\q_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(25),
      I1 => \^arithr\(25),
      I2 => ALUOp(2),
      I3 => \q_i_3__25_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(25)
    );
\q_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(9),
      I1 => \^arithr\(9),
      I2 => ALUOp(2),
      I3 => \q_i_3__9_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(9)
    );
\q_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(21),
      I1 => \^arithr\(21),
      I2 => ALUOp(2),
      I3 => \q_i_3__21_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(21)
    );
\q_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(5),
      I1 => \^arithr\(5),
      I2 => ALUOp(2),
      I3 => \q_i_3__5_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(5)
    );
\q_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(29),
      I1 => \^arithr\(29),
      I2 => ALUOp(2),
      I3 => \q_i_3__29_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(29)
    );
\q_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(13),
      I1 => \^arithr\(13),
      I2 => ALUOp(2),
      I3 => \q_i_3__13_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(13)
    );
\q_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(19),
      I1 => \^arithr\(19),
      I2 => ALUOp(2),
      I3 => \q_i_3__19_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(19)
    );
\q_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(3),
      I1 => \^arithr\(3),
      I2 => ALUOp(2),
      I3 => \q_i_3__3_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(3)
    );
\q_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(27),
      I1 => \^arithr\(27),
      I2 => ALUOp(2),
      I3 => \q_i_3__27_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(27)
    );
\q_i_1__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(11),
      I1 => \^arithr\(11),
      I2 => ALUOp(2),
      I3 => \q_i_3__11_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(11)
    );
\q_i_1__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(23),
      I1 => \^arithr\(23),
      I2 => ALUOp(2),
      I3 => \q_i_3__23_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(23)
    );
\q_i_1__127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(7),
      I1 => \^arithr\(7),
      I2 => ALUOp(2),
      I3 => \q_i_3__7_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(7)
    );
\q_i_1__128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(31),
      I1 => \^arithr\(31),
      I2 => ALUOp(2),
      I3 => \q_i_3__31_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(31)
    );
\q_i_1__129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(15),
      I1 => \^arithr\(15),
      I2 => ALUOp(2),
      I3 => \q_i_3__15_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(15)
    );
\q_i_1__130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(16),
      I1 => \^arithr\(16),
      I2 => ALUOp(2),
      I3 => \q_i_3__16_n_0\,
      I4 => \^q_reg_5\(2),
      O => ALUResult(16)
    );
\q_i_1__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/ShiftR\(0),
      I1 => \^arithr\(0),
      I2 => ALUOp(2),
      I3 => \ALUComponent/CompR\(0),
      I4 => \^q_reg_5\(2),
      I5 => \q_i_4__18_n_0\,
      O => ALUResult(0)
    );
\q_i_1__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => A(0),
      I1 => \^alusrca\,
      I2 => PCOut(0),
      I3 => \^q_reg_1\,
      I4 => \^co\(0),
      I5 => ld,
      O => q_reg_41
    );
\q_i_1__196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF000000"
    )
        port map (
      I0 => q_reg_84,
      I1 => \^alusrca\,
      I2 => PCOut(31),
      I3 => \^q_reg_12\,
      I4 => ld,
      I5 => \^co\(0),
      O => q_reg_42
    );
\q_i_1__229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \q_i_2__68_n_0\,
      I1 => \q_i_3__67_n_0\,
      I2 => \q_i_4__55_n_0\,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I5 => q_reg_152,
      O => datIn(1)
    );
\q_i_1__230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \q_i_2__98_n_0\,
      I1 => HighRegOut(2),
      I2 => \q_i_3__74_n_0\,
      I3 => q_reg_153,
      I4 => \q_i_4__52_n_0\,
      I5 => \q_i_5__38_n_0\,
      O => datIn(2)
    );
\q_i_1__231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \q_i_2__98_n_0\,
      I1 => HighRegOut(3),
      I2 => \q_i_3__74_n_0\,
      I3 => q_reg_154,
      I4 => \q_i_2__69_n_0\,
      I5 => \q_i_3__68_n_0\,
      O => datIn(3)
    );
\q_i_1__232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \q_i_2__98_n_0\,
      I1 => HighRegOut(4),
      I2 => \q_i_3__74_n_0\,
      I3 => q_reg_155,
      I4 => \q_i_2__70_n_0\,
      I5 => \q_i_3__69_n_0\,
      O => datIn(4)
    );
\q_i_1__233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \q_i_2__98_n_0\,
      I1 => HighRegOut(5),
      I2 => \q_i_3__74_n_0\,
      I3 => q_reg_156,
      I4 => \q_i_2__71_n_0\,
      I5 => \q_i_3__70_n_0\,
      O => datIn(5)
    );
\q_i_1__234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \q_i_2__72_n_0\,
      I1 => data0(6),
      I2 => \q_i_3__72_n_0\,
      I3 => \q_i_4__53_n_0\,
      I4 => HighRegOut(6),
      I5 => \q_i_2__98_n_0\,
      O => datIn(6)
    );
\q_i_1__235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \q_i_2__73_n_0\,
      I1 => data0(7),
      I2 => \q_i_3__72_n_0\,
      I3 => \q_i_3__71_n_0\,
      I4 => HighRegOut(7),
      I5 => \q_i_2__98_n_0\,
      O => datIn(7)
    );
\q_i_1__236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__74_n_0\,
      I1 => q_reg_157,
      I2 => HighRegOut(8),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(8)
    );
\q_i_1__237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__75_n_0\,
      I1 => q_reg_158,
      I2 => HighRegOut(9),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(9)
    );
\q_i_1__238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__76_n_0\,
      I1 => q_reg_159,
      I2 => HighRegOut(10),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(10)
    );
\q_i_1__239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__77_n_0\,
      I1 => q_reg_160,
      I2 => HighRegOut(11),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(11)
    );
\q_i_1__240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__78_n_0\,
      I1 => q_reg_161,
      I2 => HighRegOut(12),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(12)
    );
\q_i_1__241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__79_n_0\,
      I1 => q_reg_162,
      I2 => HighRegOut(13),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(13)
    );
\q_i_1__242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__80_n_0\,
      I1 => q_reg_163,
      I2 => HighRegOut(14),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(14)
    );
\q_i_1__243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \q_i_2__81_n_0\,
      I1 => q_reg_164,
      I2 => HighRegOut(15),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => datIn(15)
    );
\q_i_1__244\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(16),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__82_n_0\,
      O => datIn(16)
    );
\q_i_1__245\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(17),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__83_n_0\,
      O => datIn(17)
    );
\q_i_1__246\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(18),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__84_n_0\,
      O => datIn(18)
    );
\q_i_1__247\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(19),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__85_n_0\,
      O => datIn(19)
    );
\q_i_1__248\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(20),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__86_n_0\,
      O => datIn(20)
    );
\q_i_1__249\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(21),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__87_n_0\,
      O => datIn(21)
    );
\q_i_1__250\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(22),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__88_n_0\,
      O => datIn(22)
    );
\q_i_1__251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(23),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__89_n_0\,
      O => datIn(23)
    );
\q_i_1__252\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(24),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__90_n_0\,
      O => datIn(24)
    );
\q_i_1__253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(25),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__91_n_0\,
      O => datIn(25)
    );
\q_i_1__254\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(26),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__92_n_0\,
      O => datIn(26)
    );
\q_i_1__255\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(27),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__93_n_0\,
      O => datIn(27)
    );
\q_i_1__256\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(28),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__94_n_0\,
      O => datIn(28)
    );
\q_i_1__257\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(29),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__95_n_0\,
      O => datIn(29)
    );
\q_i_1__258\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(30),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__96_n_0\,
      O => datIn(30)
    );
\q_i_1__259\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => HighRegOut(31),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I2 => MemtoReg(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \q_i_2__97_n_0\,
      O => datIn(31)
    );
q_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_6_3,
      I1 => \^q_reg_34\,
      I2 => \^q_reg_33\,
      I3 => q_reg_74,
      I4 => \^alusrca\,
      I5 => PCOut(22),
      O => q_i_20_n_0
    );
q_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_6_2,
      I1 => \^q_reg_32\,
      I2 => \^q_reg_31\,
      I3 => q_reg_72,
      I4 => \^alusrca\,
      I5 => PCOut(20),
      O => q_i_21_n_0
    );
q_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_6_1,
      I1 => \^q_reg_30\,
      I2 => \^q_reg_29\,
      I3 => q_reg_70,
      I4 => \^alusrca\,
      I5 => PCOut(18),
      O => q_i_22_n_0
    );
q_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_6_0,
      I1 => \^q_reg_28\,
      I2 => \^q_reg_27\,
      I3 => q_reg_68,
      I4 => \^alusrca\,
      I5 => PCOut(16),
      O => q_i_23_n_0
    );
q_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_26\,
      I1 => q_reg_i_15_3,
      I2 => \^q_reg_25\,
      I3 => PCOut(14),
      I4 => \^alusrca\,
      I5 => q_reg_66,
      O => q_i_25_n_0
    );
q_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_24\,
      I1 => q_reg_i_15_2,
      I2 => \^q_reg_23\,
      I3 => PCOut(12),
      I4 => \^alusrca\,
      I5 => q_reg_64,
      O => q_i_26_n_0
    );
q_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_22\,
      I1 => q_reg_i_15_1,
      I2 => \^q_reg_21\,
      I3 => PCOut(10),
      I4 => \^alusrca\,
      I5 => q_reg_62,
      O => q_i_27_n_0
    );
q_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_20\,
      I1 => q_reg_i_15_0,
      I2 => \^q_reg_19\,
      I3 => PCOut(8),
      I4 => \^alusrca\,
      I5 => q_reg_60,
      O => q_i_28_n_0
    );
q_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_15_3,
      I1 => \^q_reg_26\,
      I2 => \^q_reg_25\,
      I3 => q_reg_66,
      I4 => \^alusrca\,
      I5 => PCOut(14),
      O => q_i_29_n_0
    );
\q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(18),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_50,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(18),
      O => \ALUComponent/ShiftR\(18)
    );
\q_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(20),
      I1 => \ALUComponent/R_3\(4),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_52,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(4)
    );
\q_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(24),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_51(0),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(24),
      O => \ALUComponent/ShiftR\(24)
    );
\q_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(24),
      I1 => \ALUComponent/R_3\(8),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_51(0),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(8)
    );
\q_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(17),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_53,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(17),
      O => \ALUComponent/ShiftR\(17)
    );
\q_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(17),
      I1 => \ALUComponent/R_3\(1),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_53,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(1)
    );
\q_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(25),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(9),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(25),
      O => \ALUComponent/ShiftR\(25)
    );
\q_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(25),
      I1 => \ALUComponent/R_3\(9),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(9),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(9)
    );
\q_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(21),
      I2 => \^q_reg_5\(1),
      I3 => \PCIn_reg[5]_i_7_n_0\,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(21),
      O => \ALUComponent/ShiftR\(21)
    );
\q_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \ALUComponent/R_3\(18),
      I1 => \ALUComponent/R_3\(2),
      I2 => \^q_reg_5\(1),
      I3 => SHAMT(3),
      I4 => \q_i_7__71_n_0\,
      I5 => SHAMT(4),
      O => \ALUComponent/ShiftR\(2)
    );
\q_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(21),
      I1 => \ALUComponent/R_3\(5),
      I2 => \^q_reg_5\(1),
      I3 => \PCIn_reg[5]_i_7_n_0\,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(5)
    );
\q_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(29),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(13),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(29),
      O => \ALUComponent/ShiftR\(29)
    );
\q_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(29),
      I1 => \ALUComponent/R_3\(13),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(13),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(13)
    );
\q_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(19),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_54,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(19),
      O => \ALUComponent/ShiftR\(19)
    );
\q_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(19),
      I1 => \ALUComponent/R_3\(3),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_54,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(3)
    );
\q_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(27),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(11),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(27),
      O => \ALUComponent/ShiftR\(27)
    );
\q_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(27),
      I1 => \ALUComponent/R_3\(11),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(11),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(11)
    );
\q_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => q_reg_49(1),
      I2 => \^q_reg_5\(1),
      I3 => \PCIn_reg[7]_i_7_n_0\,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(23),
      O => \ALUComponent/ShiftR\(23)
    );
\q_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => q_reg_49(1),
      I1 => \ALUComponent/R_3\(7),
      I2 => \^q_reg_5\(1),
      I3 => \PCIn_reg[7]_i_7_n_0\,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(7)
    );
\q_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => q_reg_49(2),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(15),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(31),
      O => \ALUComponent/ShiftR\(31)
    );
\q_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(26),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(10),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(26),
      O => \ALUComponent/ShiftR\(26)
    );
\q_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => q_reg_49(2),
      I1 => \ALUComponent/R_3\(15),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(15),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(15)
    );
\q_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(16),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_56,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(16),
      O => \ALUComponent/ShiftR\(16)
    );
\q_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(16),
      I1 => \ALUComponent/R_3\(0),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_56,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(0)
    );
\q_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => q_reg_55,
      I1 => ALUSrcB(2),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => \q_i_3__65_n_0\,
      O => \^q_reg_12\
    );
\q_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => q_reg_143,
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_144,
      I4 => q_reg_86,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_2\
    );
\q_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => q_reg_145,
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_146,
      I4 => q_reg_87,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_15\
    );
\q_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => q_reg_147,
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_143,
      I4 => q_reg_88,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_16\
    );
\q_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(26),
      I1 => \ALUComponent/R_3\(10),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(10),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(10)
    );
\q_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => p_1_in(0),
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_145,
      I4 => q_reg_89,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_17\
    );
\q_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => p_1_in(1),
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_147,
      I4 => q_reg_90,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_18\
    );
\q_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => p_1_in(2),
      I2 => \q_i_5__36_n_0\,
      I3 => p_1_in(0),
      I4 => q_reg_91,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_19\
    );
\q_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => p_1_in(3),
      I2 => \q_i_5__36_n_0\,
      I3 => p_1_in(1),
      I4 => q_reg_92,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_20\
    );
\q_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => p_1_in(4),
      I2 => \q_i_5__36_n_0\,
      I3 => p_1_in(2),
      I4 => q_reg_93,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_21\
    );
\q_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__36_n_0\,
      I1 => p_1_in(3),
      I2 => \q_i_4__51_n_0\,
      I3 => q_reg_148,
      I4 => q_reg_94,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_22\
    );
\q_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__36_n_0\,
      I1 => p_1_in(4),
      I2 => \q_i_4__51_n_0\,
      I3 => q_reg_149,
      I4 => q_reg_95,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_23\
    );
\q_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => q_reg_142,
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_148,
      I4 => q_reg_96,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_24\
    );
\q_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => q_reg_150,
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_149,
      I4 => q_reg_97,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_25\
    );
\q_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_4__51_n_0\,
      I1 => q_reg_141,
      I2 => \q_i_5__36_n_0\,
      I3 => q_reg_142,
      I4 => q_reg_98,
      I5 => \q_i_6__74_n_0\,
      O => \^q_reg_26\
    );
\q_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => q_reg_49(0),
      I2 => \^q_reg_5\(1),
      I3 => \PCIn_reg[6]_i_7_n_0\,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(22),
      O => \ALUComponent/ShiftR\(22)
    );
\q_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => MemoryDataOut(2),
      I1 => \q_i_6__74_n_0\,
      I2 => \q_i_4__49_n_0\,
      I3 => q_reg_151,
      I4 => \q_i_5__35_n_0\,
      O => \^q_reg_27\
    );
\q_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \q_i_4__35_n_0\,
      I1 => \q_i_6__74_n_0\,
      I2 => MemoryDataOut(3),
      I3 => q_reg_144,
      I4 => \q_i_4__49_n_0\,
      O => \^q_reg_28\
    );
\q_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(4),
      I4 => \q_i_4__36_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_29\
    );
\q_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(5),
      I4 => \q_i_4__37_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_30\
    );
\q_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(6),
      I4 => \q_i_4__38_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_31\
    );
\q_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(7),
      I4 => \q_i_4__39_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_32\
    );
\q_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(8),
      I4 => \q_i_4__40_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_33\
    );
\q_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(9),
      I4 => \q_i_4__41_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_34\
    );
\q_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(10),
      I4 => \q_i_4__42_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_35\
    );
\q_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(11),
      I4 => \q_i_4__43_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_36\
    );
\q_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => q_reg_49(0),
      I1 => \ALUComponent/R_3\(6),
      I2 => \^q_reg_5\(1),
      I3 => \PCIn_reg[6]_i_7_n_0\,
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(6)
    );
\q_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(12),
      I4 => \q_i_4__44_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_37\
    );
\q_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(13),
      I4 => \q_i_4__45_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_38\
    );
\q_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(14),
      I4 => \q_i_4__46_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_39\
    );
\q_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(15),
      I4 => \q_i_4__47_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_14\
    );
\q_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(16),
      I4 => \q_i_4__48_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_13\
    );
\q_i_2__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \q_i_4__50_n_0\,
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => q_reg_85,
      O => \^q_reg_3\
    );
\q_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC000A0C0A"
    )
        port map (
      I0 => MemoryDataOut(1),
      I1 => q_reg_144,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \^q_reg_0\
    );
\q_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \q_i_7__70_n_0\,
      I1 => \q_i_8__71_n_0\,
      I2 => \q_i_9__72_n_0\,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I4 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I5 => \^q\,
      O => datIn(0)
    );
\q_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => ALUOut(1),
      I2 => \q_i_11__71_n_0\,
      I3 => data0(9),
      I4 => data1(9),
      I5 => \q_i_12__67_n_0\,
      O => \q_i_2__68_n_0\
    );
\q_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(1),
      I2 => \q_i_11__71_n_0\,
      I3 => data0(11),
      I4 => data0(3),
      I5 => \q_i_3__72_n_0\,
      O => \q_i_2__69_n_0\
    );
\q_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(30),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(14),
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(30),
      O => \ALUComponent/ShiftR\(30)
    );
\q_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(2),
      I2 => \q_i_11__71_n_0\,
      I3 => data0(12),
      I4 => data0(4),
      I5 => \q_i_3__72_n_0\,
      O => \q_i_2__70_n_0\
    );
\q_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(3),
      I2 => \q_i_11__71_n_0\,
      I3 => data0(13),
      I4 => data0(5),
      I5 => \q_i_3__72_n_0\,
      O => \q_i_2__71_n_0\
    );
\q_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => data0(14),
      I1 => \q_i_11__71_n_0\,
      I2 => \p_1_in__0\(4),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__72_n_0\
    );
\q_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => data0(15),
      I1 => \q_i_11__71_n_0\,
      I2 => \p_1_in__0\(5),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__73_n_0\
    );
\q_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(6),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(8),
      I4 => data0(8),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__74_n_0\
    );
\q_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(7),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(9),
      I4 => data0(9),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__75_n_0\
    );
\q_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(8),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(10),
      I4 => data0(10),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__76_n_0\
    );
\q_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(9),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(11),
      I4 => data0(11),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__77_n_0\
    );
\q_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(10),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(12),
      I4 => data0(12),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__78_n_0\
    );
\q_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(11),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(13),
      I4 => data0(13),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__79_n_0\
    );
\q_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(30),
      I1 => \ALUComponent/R_3\(14),
      I2 => \^q_reg_5\(1),
      I3 => \ALUComponent/L_3\(14),
      I4 => SHAMT(4),
      O => \ALUComponent/ShiftR\(14)
    );
\q_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(12),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(14),
      I4 => data0(14),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__80_n_0\
    );
\q_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(13),
      I2 => \q_i_3__73_n_0\,
      I3 => data1(15),
      I4 => data0(15),
      I5 => \q_i_4__54_n_0\,
      O => \q_i_2__81_n_0\
    );
\q_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(14),
      I1 => data1(0),
      I2 => q_reg_165,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__82_n_0\
    );
\q_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(15),
      I1 => data1(1),
      I2 => q_reg_166,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__83_n_0\
    );
\q_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(16),
      I1 => data1(2),
      I2 => q_reg_167,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__84_n_0\
    );
\q_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(17),
      I1 => data1(3),
      I2 => q_reg_168,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__85_n_0\
    );
\q_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(18),
      I1 => data1(4),
      I2 => q_reg_169,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__86_n_0\
    );
\q_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(19),
      I1 => data1(5),
      I2 => q_reg_170,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__87_n_0\
    );
\q_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(20),
      I1 => data1(6),
      I2 => q_reg_171,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__88_n_0\
    );
\q_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(21),
      I1 => data1(7),
      I2 => q_reg_172,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__89_n_0\
    );
\q_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \ALUComponent/R_3\(20),
      I2 => \^q_reg_5\(1),
      I3 => q_reg_52,
      I4 => SHAMT(4),
      I5 => \ALUComponent/L_3\(20),
      O => \ALUComponent/ShiftR\(20)
    );
\q_i_2__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(22),
      I1 => data1(8),
      I2 => q_reg_173,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__90_n_0\
    );
\q_i_2__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(23),
      I1 => data1(9),
      I2 => q_reg_174,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__91_n_0\
    );
\q_i_2__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(24),
      I1 => data1(10),
      I2 => q_reg_175,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__92_n_0\
    );
\q_i_2__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(25),
      I1 => data1(11),
      I2 => q_reg_176,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__93_n_0\
    );
\q_i_2__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(26),
      I1 => data1(12),
      I2 => q_reg_177,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__94_n_0\
    );
\q_i_2__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(27),
      I1 => data1(13),
      I2 => q_reg_178,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__95_n_0\
    );
\q_i_2__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(28),
      I1 => data1(14),
      I2 => q_reg_179,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__96_n_0\
    );
\q_i_2__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \p_1_in__0\(29),
      I1 => data1(15),
      I2 => q_reg_180,
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__97_n_0\
    );
\q_i_2__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I1 => MemtoReg(0),
      I2 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_2__98_n_0\
    );
q_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_15_2,
      I1 => \^q_reg_24\,
      I2 => \^q_reg_23\,
      I3 => q_reg_64,
      I4 => \^alusrca\,
      I5 => PCOut(12),
      O => q_i_30_n_0
    );
q_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_15_1,
      I1 => \^q_reg_22\,
      I2 => \^q_reg_21\,
      I3 => q_reg_62,
      I4 => \^alusrca\,
      I5 => PCOut(10),
      O => q_i_31_n_0
    );
q_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_15_0,
      I1 => \^q_reg_20\,
      I2 => \^q_reg_19\,
      I3 => q_reg_60,
      I4 => \^alusrca\,
      I5 => PCOut(8),
      O => q_i_32_n_0
    );
q_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_18\,
      I1 => q_reg_i_24_3,
      I2 => \^q_reg_17\,
      I3 => PCOut(6),
      I4 => \^alusrca\,
      I5 => q_reg_58,
      O => q_i_33_n_0
    );
q_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_16\,
      I1 => q_reg_i_24_2,
      I2 => \^q_reg_15\,
      I3 => PCOut(4),
      I4 => \^alusrca\,
      I5 => A(4),
      O => q_i_34_n_0
    );
q_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => q_reg_i_24_1,
      I2 => \^q_reg_3\,
      I3 => PCOut(2),
      I4 => \^alusrca\,
      I5 => A(2),
      O => q_i_35_n_0
    );
q_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_i_24_0,
      I2 => \^q_reg_1\,
      I3 => PCOut(0),
      I4 => \^alusrca\,
      I5 => A(0),
      O => q_i_36_n_0
    );
q_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_24_3,
      I1 => \^q_reg_18\,
      I2 => \^q_reg_17\,
      I3 => q_reg_58,
      I4 => \^alusrca\,
      I5 => PCOut(6),
      O => q_i_37_n_0
    );
q_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_24_2,
      I1 => \^q_reg_16\,
      I2 => \^q_reg_15\,
      I3 => A(4),
      I4 => \^alusrca\,
      I5 => PCOut(4),
      O => q_i_38_n_0
    );
q_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_24_1,
      I1 => \^q_reg_2\,
      I2 => \^q_reg_3\,
      I3 => A(2),
      I4 => \^alusrca\,
      I5 => PCOut(2),
      O => q_i_39_n_0
    );
\q_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => A(1),
      I2 => \^alusrca\,
      I3 => PCOut(1),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__1_n_0\
    );
\q_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_21\,
      I1 => q_reg_62,
      I2 => \^alusrca\,
      I3 => PCOut(10),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__10_n_0\
    );
\q_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_22\,
      I1 => q_reg_63,
      I2 => \^alusrca\,
      I3 => PCOut(11),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__11_n_0\
    );
\q_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_23\,
      I1 => q_reg_64,
      I2 => \^alusrca\,
      I3 => PCOut(12),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__12_n_0\
    );
\q_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_24\,
      I1 => q_reg_65,
      I2 => \^alusrca\,
      I3 => PCOut(13),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__13_n_0\
    );
\q_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_25\,
      I1 => q_reg_66,
      I2 => \^alusrca\,
      I3 => PCOut(14),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__14_n_0\
    );
\q_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_26\,
      I1 => q_reg_67,
      I2 => \^alusrca\,
      I3 => PCOut(15),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__15_n_0\
    );
\q_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_27\,
      I1 => q_reg_68,
      I2 => \^alusrca\,
      I3 => PCOut(16),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__16_n_0\
    );
\q_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_28\,
      I1 => q_reg_69,
      I2 => \^alusrca\,
      I3 => PCOut(17),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__17_n_0\
    );
\q_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_29\,
      I1 => q_reg_70,
      I2 => \^alusrca\,
      I3 => PCOut(18),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__18_n_0\
    );
\q_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_30\,
      I1 => q_reg_71,
      I2 => \^alusrca\,
      I3 => PCOut(19),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__19_n_0\
    );
\q_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => A(2),
      I2 => \^alusrca\,
      I3 => PCOut(2),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__2_n_0\
    );
\q_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_31\,
      I1 => q_reg_72,
      I2 => \^alusrca\,
      I3 => PCOut(20),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__20_n_0\
    );
\q_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_32\,
      I1 => q_reg_73,
      I2 => \^alusrca\,
      I3 => PCOut(21),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__21_n_0\
    );
\q_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_33\,
      I1 => q_reg_74,
      I2 => \^alusrca\,
      I3 => PCOut(22),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__22_n_0\
    );
\q_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_34\,
      I1 => q_reg_75,
      I2 => \^alusrca\,
      I3 => PCOut(23),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__23_n_0\
    );
\q_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_35\,
      I1 => q_reg_76,
      I2 => \^alusrca\,
      I3 => PCOut(24),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__24_n_0\
    );
\q_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_36\,
      I1 => q_reg_77,
      I2 => \^alusrca\,
      I3 => PCOut(25),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__25_n_0\
    );
\q_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_37\,
      I1 => q_reg_78,
      I2 => \^alusrca\,
      I3 => PCOut(26),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__26_n_0\
    );
\q_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_38\,
      I1 => q_reg_79,
      I2 => \^alusrca\,
      I3 => PCOut(27),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__27_n_0\
    );
\q_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_39\,
      I1 => q_reg_80,
      I2 => \^alusrca\,
      I3 => PCOut(28),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__28_n_0\
    );
\q_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_14\,
      I1 => q_reg_81,
      I2 => \^alusrca\,
      I3 => PCOut(29),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__29_n_0\
    );
\q_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => A(3),
      I2 => \^alusrca\,
      I3 => PCOut(3),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__3_n_0\
    );
\q_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_13\,
      I1 => q_reg_82,
      I2 => \^alusrca\,
      I3 => PCOut(30),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__30_n_0\
    );
\q_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_12\,
      I1 => q_reg_84,
      I2 => \^alusrca\,
      I3 => PCOut(31),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__31_n_0\
    );
\q_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A202A202A2020"
    )
        port map (
      I0 => \^q_reg_5\(1),
      I1 => \ALUComponent/CO\,
      I2 => \^q_reg_5\(0),
      I3 => \^q_reg_12\,
      I4 => q_reg_83,
      I5 => \^arithr\(31),
      O => \ALUComponent/CompR\(0)
    );
\q_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_15\,
      I1 => A(4),
      I2 => \^alusrca\,
      I3 => PCOut(4),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__4_n_0\
    );
\q_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_16\,
      I1 => q_reg_57,
      I2 => \^alusrca\,
      I3 => PCOut(5),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__5_n_0\
    );
\q_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_17\,
      I1 => q_reg_58,
      I2 => \^alusrca\,
      I3 => PCOut(6),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__6_n_0\
    );
\q_i_3__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA000000AA00"
    )
        port map (
      I0 => q_reg_141,
      I1 => q_reg_142,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_3__65_n_0\
    );
\q_i_3__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC000A0C0A"
    )
        port map (
      I0 => MemoryDataOut(0),
      I1 => q_reg_151,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => UpperImm,
      I5 => ALUSrcB(2),
      O => \^q_reg_1\
    );
\q_i_3__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q_reg_181,
      I1 => data1(1),
      I2 => \q_i_14__1_n_0\,
      I3 => q_reg_183,
      I4 => HighRegOut(1),
      I5 => \q_i_2__98_n_0\,
      O => \q_i_3__67_n_0\
    );
\q_i_3__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_12__67_n_0\,
      I1 => data1(11),
      I2 => q_reg_181,
      I3 => data1(3),
      I4 => q_reg_185,
      I5 => \q_i_14__1_n_0\,
      O => \q_i_3__68_n_0\
    );
\q_i_3__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_12__67_n_0\,
      I1 => data1(12),
      I2 => q_reg_181,
      I3 => data1(4),
      I4 => q_reg_186,
      I5 => \q_i_14__1_n_0\,
      O => \q_i_3__69_n_0\
    );
\q_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_18\,
      I1 => q_reg_59,
      I2 => \^alusrca\,
      I3 => PCOut(7),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__7_n_0\
    );
\q_i_3__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_12__67_n_0\,
      I1 => data1(13),
      I2 => q_reg_181,
      I3 => data1(5),
      I4 => q_reg_187,
      I5 => \q_i_14__1_n_0\,
      O => \q_i_3__70_n_0\
    );
\q_i_3__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_12__67_n_0\,
      I1 => data1(15),
      I2 => q_reg_181,
      I3 => data1(7),
      I4 => q_reg_189,
      I5 => \q_i_14__1_n_0\,
      O => \q_i_3__71_n_0\
    );
\q_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01333100"
    )
        port map (
      I0 => ALUOut(1),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I2 => ALUOut(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      O => \q_i_3__72_n_0\
    );
\q_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ALUOut(0),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I2 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I3 => ALUOut(1),
      I4 => MemtoReg(0),
      O => \q_i_3__73_n_0\
    );
\q_i_3__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_3__74_n_0\
    );
\q_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_19\,
      I1 => q_reg_60,
      I2 => \^alusrca\,
      I3 => PCOut(8),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__8_n_0\
    );
\q_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_20\,
      I1 => q_reg_61,
      I2 => \^alusrca\,
      I3 => PCOut(9),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_3__9_n_0\
    );
q_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => q_reg_i_24_0,
      I1 => \^q_reg_0\,
      I2 => \^q_reg_1\,
      I3 => A(0),
      I4 => \^alusrca\,
      I5 => PCOut(0),
      O => q_i_40_n_0
    );
\q_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(3),
      I2 => \^q_reg_10\(7),
      I3 => SHAMT(2),
      I4 => \^q_reg_10\(3),
      O => \ALUComponent/R_3\(25)
    );
\q_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \^q_reg_10\(7),
      I2 => SHAMT(3),
      I3 => \^q_reg_10\(3),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(21),
      O => \ALUComponent/R_3\(21)
    );
\q_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCCCDDDC8CCC888"
    )
        port map (
      I0 => SHAMT(3),
      I1 => \^q_reg_6\,
      I2 => A(2),
      I3 => \^shamtsel\,
      I4 => p_1_in(2),
      I5 => \^q_reg_10\(7),
      O => \ALUComponent/R_3\(29)
    );
\q_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(9),
      I1 => \^q_reg_10\(5),
      I2 => SHAMT(3),
      I3 => \^q_reg_10\(1),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(19),
      O => \ALUComponent/R_3\(19)
    );
\q_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(3),
      I2 => \^q_reg_10\(9),
      I3 => SHAMT(2),
      I4 => \^q_reg_10\(5),
      O => \ALUComponent/R_3\(27)
    );
\q_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \^q_reg_5\(0),
      I1 => \q_i_3__65_n_0\,
      I2 => ALUSrcB(0),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => q_reg_55,
      O => \^q_reg_6\
    );
\q_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015656AEFEA8A80"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => A(0),
      I2 => \^alusrca\,
      I3 => PCOut(0),
      I4 => \^q_reg_5\(0),
      I5 => \^q_reg_5\(1),
      O => \q_i_4__18_n_0\
    );
\q_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(5),
      I1 => \ALUComponent/L_1\(9),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(13),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(17),
      O => \ALUComponent/L_3\(17)
    );
\q_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(8),
      I1 => \^q_reg_10\(4),
      I2 => SHAMT(3),
      I3 => \^q_reg_10\(0),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(18),
      O => \ALUComponent/R_3\(18)
    );
\q_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(6),
      I1 => \ALUComponent/L_1\(10),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(14),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(18),
      O => \ALUComponent/L_3\(18)
    );
\q_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(7),
      I1 => \ALUComponent/L_1\(11),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(15),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(19),
      O => \ALUComponent/L_3\(19)
    );
\q_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg\(3),
      I1 => \^q_reg\(4),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(16),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(20),
      O => \ALUComponent/L_3\(20)
    );
\q_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(9),
      I1 => \ALUComponent/L_1\(13),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(17),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(21),
      O => \ALUComponent/L_3\(21)
    );
\q_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(10),
      I1 => \ALUComponent/L_1\(14),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(18),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(22),
      O => \ALUComponent/L_3\(22)
    );
\q_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(11),
      I1 => \ALUComponent/L_1\(15),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(19),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(23),
      O => \ALUComponent/L_3\(23)
    );
\q_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg\(4),
      I1 => \ALUComponent/L_1\(16),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(20),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(24),
      O => \ALUComponent/L_3\(24)
    );
\q_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(13),
      I1 => \ALUComponent/L_1\(17),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(21),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(25),
      O => \ALUComponent/L_3\(25)
    );
\q_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(14),
      I1 => \ALUComponent/L_1\(18),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(22),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(26),
      O => \ALUComponent/L_3\(26)
    );
\q_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(15),
      I1 => \ALUComponent/L_1\(19),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(23),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(27),
      O => \ALUComponent/L_3\(27)
    );
\q_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(3),
      I2 => \^q_reg_10\(8),
      I3 => SHAMT(2),
      I4 => \^q_reg_10\(4),
      O => \ALUComponent/R_3\(26)
    );
\q_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(16),
      I1 => \ALUComponent/L_1\(20),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(24),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(28),
      O => q_reg_8(0)
    );
\q_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(17),
      I1 => \ALUComponent/L_1\(21),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(25),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(29),
      O => \ALUComponent/L_3\(29)
    );
\q_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(18),
      I1 => \ALUComponent/L_1\(22),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(26),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(30),
      O => \ALUComponent/L_3\(30)
    );
\q_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_1\(19),
      I1 => \ALUComponent/L_1\(23),
      I2 => SHAMT(3),
      I3 => \ALUComponent/L_1\(27),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(31),
      O => \ALUComponent/L_3\(31)
    );
\q_i_4__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => UpperImm,
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => q_reg_141,
      O => \q_i_4__35_n_0\
    );
\q_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_151,
      I1 => q_reg_146,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__36_n_0\
    );
\q_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_144,
      I1 => q_reg_143,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__37_n_0\
    );
\q_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_146,
      I1 => q_reg_145,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__38_n_0\
    );
\q_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_143,
      I1 => q_reg_147,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__39_n_0\
    );
\q_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_145,
      I1 => p_1_in(0),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__40_n_0\
    );
\q_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_147,
      I1 => p_1_in(1),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__41_n_0\
    );
\q_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(2),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__42_n_0\
    );
\q_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(3),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__43_n_0\
    );
\q_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(4),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__44_n_0\
    );
\q_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0000000A000"
    )
        port map (
      I0 => q_reg_148,
      I1 => p_1_in(3),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__45_n_0\
    );
\q_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0000000A000"
    )
        port map (
      I0 => q_reg_149,
      I1 => p_1_in(4),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__46_n_0\
    );
\q_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_148,
      I1 => q_reg_142,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__47_n_0\
    );
\q_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => q_reg_149,
      I1 => q_reg_150,
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => ALUSrcB(0),
      O => \q_i_4__48_n_0\
    );
\q_i_4__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => UpperImm,
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => ALUSrcB(0),
      O => \q_i_4__49_n_0\
    );
\q_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => A(3),
      I2 => \^shamtsel\,
      I3 => p_1_in(3),
      I4 => \q_i_2__7_0\(1),
      O => \ALUComponent/R_3\(30)
    );
\q_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABEEEE04004444"
    )
        port map (
      I0 => ALUSrcB(2),
      I1 => ALUSrcB(0),
      I2 => UpperImm,
      I3 => q_reg_151,
      I4 => ALUSrcB(1),
      I5 => q_reg_146,
      O => \q_i_4__50_n_0\
    );
\q_i_4__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => UpperImm,
      I3 => ALUSrcB(2),
      O => \q_i_4__51_n_0\
    );
\q_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_5__37_n_0\,
      I1 => \p_1_in__0\(0),
      I2 => \q_i_11__71_n_0\,
      I3 => data0(10),
      I4 => data0(2),
      I5 => \q_i_3__72_n_0\,
      O => \q_i_4__52_n_0\
    );
\q_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_12__67_n_0\,
      I1 => data1(14),
      I2 => q_reg_181,
      I3 => data1(6),
      I4 => q_reg_188,
      I5 => \q_i_14__1_n_0\,
      O => \q_i_4__53_n_0\
    );
\q_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00333100"
    )
        port map (
      I0 => ALUOut(1),
      I1 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      I2 => ALUOut(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      O => \q_i_4__54_n_0\
    );
\q_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057CA0000"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I1 => ALUOut(0),
      I2 => ALUOut(1),
      I3 => MemtoReg(0),
      I4 => data0(1),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_4__55_n_0\
    );
\q_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \^q_reg_10\(6),
      I2 => SHAMT(3),
      I3 => \^q_reg_10\(2),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(20),
      O => \ALUComponent/R_3\(20)
    );
\q_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => SHAMT(3),
      I2 => \^q_reg_10\(6),
      I3 => SHAMT(2),
      I4 => \^q_reg_10\(2),
      O => \ALUComponent/R_3\(24)
    );
\q_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(7),
      I1 => \^q_reg_10\(3),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(21),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(17),
      O => \ALUComponent/R_3\(17)
    );
\q_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_32\,
      I1 => \^q_reg_33\,
      I2 => SHAMT(1),
      I3 => \^q_reg_34\,
      I4 => SHAMT(0),
      I5 => \^q_reg_35\,
      O => \ALUComponent/L_1\(24)
    );
\q_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_33\,
      I1 => \^q_reg_34\,
      I2 => SHAMT(1),
      I3 => \^q_reg_35\,
      I4 => SHAMT(0),
      I5 => \^q_reg_36\,
      O => \ALUComponent/L_1\(25)
    );
\q_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_34\,
      I1 => \^q_reg_35\,
      I2 => SHAMT(1),
      I3 => \^q_reg_36\,
      I4 => SHAMT(0),
      I5 => \^q_reg_37\,
      O => \ALUComponent/L_1\(26)
    );
\q_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_35\,
      I1 => \^q_reg_36\,
      I2 => SHAMT(1),
      I3 => \^q_reg_37\,
      I4 => SHAMT(0),
      I5 => \^q_reg_38\,
      O => \ALUComponent/L_1\(27)
    );
\q_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_36\,
      I1 => \^q_reg_37\,
      I2 => SHAMT(1),
      I3 => \^q_reg_38\,
      I4 => SHAMT(0),
      I5 => \^q_reg_39\,
      O => \ALUComponent/L_1\(28)
    );
\q_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_37\,
      I1 => \^q_reg_38\,
      I2 => SHAMT(1),
      I3 => \^q_reg_39\,
      I4 => SHAMT(0),
      I5 => \^q_reg_14\,
      O => \ALUComponent/L_1\(29)
    );
\q_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_38\,
      I1 => \^q_reg_39\,
      I2 => SHAMT(1),
      I3 => \^q_reg_14\,
      I4 => SHAMT(0),
      I5 => \^q_reg_13\,
      O => \ALUComponent/L_1\(30)
    );
\q_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_39\,
      I1 => \^q_reg_14\,
      I2 => SHAMT(1),
      I3 => \^q_reg_13\,
      I4 => SHAMT(0),
      I5 => \^q_reg_12\,
      O => \ALUComponent/L_1\(31)
    );
\q_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(13),
      I1 => \ALUComponent/R_1\(9),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(5),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(1),
      O => \ALUComponent/R_3\(1)
    );
\q_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(14),
      I1 => \ALUComponent/R_1\(10),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(6),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(2),
      O => \ALUComponent/R_3\(2)
    );
\q_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg\(2),
      I1 => \^q_reg\(3),
      I2 => SHAMT(3),
      I3 => \^q_reg\(4),
      I4 => SHAMT(2),
      I5 => \ALUComponent/L_1\(16),
      O => \ALUComponent/L_3\(16)
    );
\q_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(15),
      I1 => \ALUComponent/R_1\(11),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(7),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(3),
      O => \ALUComponent/R_3\(3)
    );
\q_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(16),
      I1 => \ALUComponent/R_1\(12),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(8),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(4),
      O => \ALUComponent/R_3\(4)
    );
\q_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(17),
      I1 => \ALUComponent/R_1\(13),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(9),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(5),
      O => \ALUComponent/R_3\(5)
    );
\q_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(18),
      I1 => \ALUComponent/R_1\(14),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(10),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(6),
      O => \ALUComponent/R_3\(6)
    );
\q_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(19),
      I1 => \ALUComponent/R_1\(15),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(11),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(7),
      O => \ALUComponent/R_3\(7)
    );
\q_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(20),
      I1 => \ALUComponent/R_1\(16),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(12),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(8),
      O => \ALUComponent/R_3\(8)
    );
\q_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(21),
      I1 => \ALUComponent/R_1\(17),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(13),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(9),
      O => \ALUComponent/R_3\(9)
    );
\q_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(0),
      I1 => \ALUComponent/R_1\(18),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(14),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(10),
      O => \ALUComponent/R_3\(10)
    );
\q_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(1),
      I1 => \ALUComponent/R_1\(19),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(15),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(11),
      O => \ALUComponent/R_3\(11)
    );
\q_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(2),
      I1 => \ALUComponent/R_1\(20),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(16),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(12),
      O => q_reg_7(0)
    );
\q_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_25\,
      I1 => \^q_reg_26\,
      I2 => SHAMT(1),
      I3 => \^q_reg_27\,
      I4 => SHAMT(0),
      I5 => \^q_reg_28\,
      O => \ALUComponent/L_1\(17)
    );
\q_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(3),
      I1 => \ALUComponent/R_1\(21),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(17),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(13),
      O => \ALUComponent/R_3\(13)
    );
\q_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(4),
      I1 => \^q_reg_10\(0),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(18),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(14),
      O => \ALUComponent/R_3\(14)
    );
\q_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(5),
      I1 => \^q_reg_10\(1),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(19),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(15),
      O => \ALUComponent/R_3\(15)
    );
\q_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(6),
      I1 => \^q_reg_10\(2),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(20),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(16),
      O => \ALUComponent/R_3\(16)
    );
\q_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0000000800"
    )
        port map (
      I0 => q_reg_150,
      I1 => ALUSrcB(0),
      I2 => UpperImm,
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(2),
      I5 => q_reg_141,
      O => \q_i_5__35_n_0\
    );
\q_i_5__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => UpperImm,
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => ALUSrcB(0),
      O => \q_i_5__36_n_0\
    );
\q_i_5__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I1 => MemtoReg(0),
      I2 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_5__37_n_0\
    );
\q_i_5__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_12__67_n_0\,
      I1 => data1(10),
      I2 => q_reg_181,
      I3 => data1(2),
      I4 => q_reg_184,
      I5 => \q_i_14__1_n_0\,
      O => \q_i_5__38_n_0\
    );
\q_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_26\,
      I1 => \^q_reg_27\,
      I2 => SHAMT(1),
      I3 => \^q_reg_28\,
      I4 => SHAMT(0),
      I5 => \^q_reg_29\,
      O => \ALUComponent/L_1\(18)
    );
\q_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_27\,
      I1 => \^q_reg_28\,
      I2 => SHAMT(1),
      I3 => \^q_reg_29\,
      I4 => SHAMT(0),
      I5 => \^q_reg_30\,
      O => \ALUComponent/L_1\(19)
    );
\q_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_28\,
      I1 => \^q_reg_29\,
      I2 => SHAMT(1),
      I3 => \^q_reg_30\,
      I4 => SHAMT(0),
      I5 => \^q_reg_31\,
      O => \ALUComponent/L_1\(20)
    );
\q_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_29\,
      I1 => \^q_reg_30\,
      I2 => SHAMT(1),
      I3 => \^q_reg_31\,
      I4 => SHAMT(0),
      I5 => \^q_reg_32\,
      O => \ALUComponent/L_1\(21)
    );
\q_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_30\,
      I1 => \^q_reg_31\,
      I2 => SHAMT(1),
      I3 => \^q_reg_32\,
      I4 => SHAMT(0),
      I5 => \^q_reg_33\,
      O => \ALUComponent/L_1\(22)
    );
\q_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_31\,
      I1 => \^q_reg_32\,
      I2 => SHAMT(1),
      I3 => \^q_reg_33\,
      I4 => SHAMT(0),
      I5 => \^q_reg_34\,
      O => \ALUComponent/L_1\(23)
    );
\q_i_6__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_24\,
      I1 => \^q_reg_25\,
      I2 => SHAMT(1),
      I3 => \^q_reg_26\,
      I4 => SHAMT(0),
      I5 => \^q_reg_27\,
      O => \ALUComponent/L_1\(16)
    );
\q_i_6__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/R_1\(12),
      I1 => \ALUComponent/R_1\(8),
      I2 => SHAMT(3),
      I3 => \ALUComponent/R_1\(4),
      I4 => SHAMT(2),
      I5 => \ALUComponent/R_1\(0),
      O => \ALUComponent/R_3\(0)
    );
\q_i_6__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_35\,
      I1 => \^q_reg_34\,
      I2 => SHAMT(1),
      I3 => \^q_reg_33\,
      I4 => SHAMT(0),
      I5 => \^q_reg_32\,
      O => \ALUComponent/R_1\(21)
    );
\q_i_6__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_37\,
      I1 => \^q_reg_36\,
      I2 => SHAMT(1),
      I3 => \^q_reg_35\,
      I4 => SHAMT(0),
      I5 => \^q_reg_34\,
      O => \^q_reg_10\(1)
    );
\q_i_6__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \q_i_8__70_n_0\,
      I1 => \q_i_3__65_n_0\,
      I2 => SHAMT(0),
      I3 => \q_i_9__71_n_0\,
      I4 => \q_i_4__48_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_11\(2)
    );
\q_i_6__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ALUSrcB(2),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(0),
      O => \q_i_6__74_n_0\
    );
\q_i_7__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_31\,
      I1 => \^q_reg_30\,
      I2 => SHAMT(1),
      I3 => \^q_reg_29\,
      I4 => SHAMT(0),
      I5 => \^q_reg_28\,
      O => \ALUComponent/R_1\(17)
    );
\q_i_7__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_33\,
      I1 => \^q_reg_32\,
      I2 => SHAMT(1),
      I3 => \^q_reg_31\,
      I4 => SHAMT(0),
      I5 => \^q_reg_30\,
      O => \ALUComponent/R_1\(19)
    );
\q_i_7__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \q_i_10__70_n_0\,
      I1 => \q_i_4__47_n_0\,
      I2 => SHAMT(0),
      I3 => \q_i_11__70_n_0\,
      I4 => \q_i_4__46_n_0\,
      I5 => \q_i_4__35_n_0\,
      O => \^q_reg_11\(0)
    );
\q_i_7__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_12\,
      I1 => q_reg_83,
      I2 => \^q_reg_13\,
      I3 => PCOut(30),
      I4 => \^alusrca\,
      I5 => q_reg_82,
      O => \q_i_7__69_n_0\
    );
\q_i_7__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \q_i_10__71_n_0\,
      I1 => data0(0),
      I2 => \q_i_11__71_n_0\,
      I3 => data0(8),
      I4 => data1(8),
      I5 => \q_i_12__67_n_0\,
      O => \q_i_7__70_n_0\
    );
\q_i_7__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => SHAMT(0),
      I2 => \^q_reg_0\,
      I3 => SHAMT(1),
      I4 => \^q_reg_1\,
      I5 => SHAMT(2),
      O => \q_i_7__71_n_0\
    );
\q_i_8__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_27\,
      I1 => \^q_reg_26\,
      I2 => SHAMT(1),
      I3 => \^q_reg_25\,
      I4 => SHAMT(0),
      I5 => \^q_reg_24\,
      O => \ALUComponent/R_1\(13)
    );
\q_i_8__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_29\,
      I1 => \^q_reg_28\,
      I2 => SHAMT(1),
      I3 => \^q_reg_27\,
      I4 => SHAMT(0),
      I5 => \^q_reg_26\,
      O => \ALUComponent/R_1\(15)
    );
\q_i_8__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_34\,
      I1 => \^q_reg_33\,
      I2 => SHAMT(1),
      I3 => \^q_reg_32\,
      I4 => SHAMT(0),
      I5 => \^q_reg_31\,
      O => \ALUComponent/R_1\(20)
    );
\q_i_8__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_36\,
      I1 => \^q_reg_35\,
      I2 => SHAMT(1),
      I3 => \^q_reg_34\,
      I4 => SHAMT(0),
      I5 => \^q_reg_33\,
      O => \^q_reg_10\(0)
    );
\q_i_8__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_14\,
      I1 => \q_reg_i_5__63_2\,
      I2 => \^q_reg_39\,
      I3 => PCOut(28),
      I4 => \^alusrca\,
      I5 => q_reg_80,
      O => \q_i_8__69_n_0\
    );
\q_i_8__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => q_reg_55,
      O => \q_i_8__70_n_0\
    );
\q_i_8__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q_reg_181,
      I1 => data1(0),
      I2 => \q_i_14__1_n_0\,
      I3 => q_reg_182,
      I4 => HighRegOut(0),
      I5 => \q_i_2__98_n_0\,
      O => \q_i_8__71_n_0\
    );
\q_i_9__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_23\,
      I1 => \^q_reg_22\,
      I2 => SHAMT(1),
      I3 => \^q_reg_21\,
      I4 => SHAMT(0),
      I5 => \^q_reg_20\,
      O => \ALUComponent/R_1\(9)
    );
\q_i_9__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_25\,
      I1 => \^q_reg_24\,
      I2 => SHAMT(1),
      I3 => \^q_reg_23\,
      I4 => SHAMT(0),
      I5 => \^q_reg_22\,
      O => \ALUComponent/R_1\(11)
    );
\q_i_9__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_30\,
      I1 => \^q_reg_29\,
      I2 => SHAMT(1),
      I3 => \^q_reg_28\,
      I4 => SHAMT(0),
      I5 => \^q_reg_27\,
      O => \ALUComponent/R_1\(16)
    );
\q_i_9__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_32\,
      I1 => \^q_reg_31\,
      I2 => SHAMT(1),
      I3 => \^q_reg_30\,
      I4 => SHAMT(0),
      I5 => \^q_reg_29\,
      O => \ALUComponent/R_1\(18)
    );
\q_i_9__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \^q_reg_38\,
      I1 => \q_reg_i_5__63_1\,
      I2 => \^q_reg_37\,
      I3 => PCOut(26),
      I4 => \^alusrca\,
      I5 => q_reg_78,
      O => \q_i_9__70_n_0\
    );
\q_i_9__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(2),
      I3 => MemoryDataOut(16),
      O => \q_i_9__71_n_0\
    );
\q_i_9__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000200A2F0"
    )
        port map (
      I0 => data0(0),
      I1 => ALUOut(1),
      I2 => ALUOut(0),
      I3 => \^fsm_sequential_pr_state_reg[3]_1\(0),
      I4 => MemtoReg(0),
      I5 => \^fsm_sequential_pr_state_reg[3]_1\(1),
      O => \q_i_9__72_n_0\
    );
q_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => q_reg_i_24_n_0,
      CO(3) => q_reg_i_15_n_0,
      CO(2) => q_reg_i_15_n_1,
      CO(1) => q_reg_i_15_n_2,
      CO(0) => q_reg_i_15_n_3,
      CYINIT => '0',
      DI(3) => q_i_25_n_0,
      DI(2) => q_i_26_n_0,
      DI(1) => q_i_27_n_0,
      DI(0) => q_i_28_n_0,
      O(3 downto 0) => NLW_q_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => q_i_29_n_0,
      S(2) => q_i_30_n_0,
      S(1) => q_i_31_n_0,
      S(0) => q_i_32_n_0
    );
q_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_reg_i_24_n_0,
      CO(2) => q_reg_i_24_n_1,
      CO(1) => q_reg_i_24_n_2,
      CO(0) => q_reg_i_24_n_3,
      CYINIT => '0',
      DI(3) => q_i_33_n_0,
      DI(2) => q_i_34_n_0,
      DI(1) => q_i_35_n_0,
      DI(0) => q_i_36_n_0,
      O(3 downto 0) => NLW_q_reg_i_24_O_UNCONNECTED(3 downto 0),
      S(3) => q_i_37_n_0,
      S(2) => q_i_38_n_0,
      S(1) => q_i_39_n_0,
      S(0) => q_i_40_n_0
    );
\q_reg_i_5__63\: unisim.vcomponents.CARRY4
     port map (
      CI => q_reg_i_6_n_0,
      CO(3) => \^co\(0),
      CO(2) => \q_reg_i_5__63_n_1\,
      CO(1) => \q_reg_i_5__63_n_2\,
      CO(0) => \q_reg_i_5__63_n_3\,
      CYINIT => '0',
      DI(3) => \q_i_7__69_n_0\,
      DI(2) => \q_i_8__69_n_0\,
      DI(1) => \q_i_9__70_n_0\,
      DI(0) => \q_i_10__69_n_0\,
      O(3 downto 0) => \NLW_q_reg_i_5__63_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_i_11__69_n_0\,
      S(2) => \q_i_12__66_n_0\,
      S(1) => \q_i_13__66_n_0\,
      S(0) => \q_i_14__0_n_0\
    );
q_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => q_reg_i_15_n_0,
      CO(3) => q_reg_i_6_n_0,
      CO(2) => q_reg_i_6_n_1,
      CO(1) => q_reg_i_6_n_2,
      CO(0) => q_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => \q_i_16__0_n_0\,
      DI(2) => \q_i_17__0_n_0\,
      DI(1) => q_i_18_n_0,
      DI(0) => q_i_19_n_0,
      O(3 downto 0) => NLW_q_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => q_i_20_n_0,
      S(2) => q_i_21_n_0,
      S(1) => q_i_22_n_0,
      S(0) => q_i_23_n_0
    );
q_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => PCEn_i_8_n_0,
      CO(3 downto 1) => NLW_q_reg_i_7_CO_UNCONNECTED(3 downto 1),
      CO(0) => \ALUComponent/CO\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_MultController is
  port (
    \FSM_sequential_pr_state_reg[1]_0\ : out STD_LOGIC;
    MultDone : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_pr_state_reg[2]\ : out STD_LOGIC;
    en : out STD_LOGIC;
    prod_wr : out STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_3\ : in STD_LOGIC;
    q_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_multiplier : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[0]_0\ : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    Clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_MultController : entity is "MultController";
end Lab_4_CPU_0_0_MultController;

architecture STRUCTURE of Lab_4_CPU_0_0_MultController is
  signal \^fsm_sequential_pr_state_reg[1]_0\ : STD_LOGIC;
  signal \^multdone\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ld_mult_reg_i_1_n_0 : STD_LOGIC;
  signal ld_mult_reg_i_2_n_0 : STD_LOGIC;
  signal multiplicand_shift_reg_i_1_n_0 : STD_LOGIC;
  signal multiplicand_shift_reg_i_2_n_0 : STD_LOGIC;
  signal nx_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shift_multiplier : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pr_state[0]_i_1\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_pr_state_reg[0]\ : label is "s3:01,s1:10,s2:11,s0:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pr_state_reg[1]\ : label is "s3:01,s1:10,s2:11,s0:00";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of done_reg : label is "LDC";
  attribute XILINX_LEGACY_PRIM of multiplicand_shift_reg : label is "LD";
  attribute SOFT_HLUTNM of multiplicand_shift_reg_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of multiplicand_shift_reg_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_i_1__133\ : label is "soft_lutpair21";
begin
  \FSM_sequential_pr_state_reg[1]_0\ <= \^fsm_sequential_pr_state_reg[1]_0\;
  MultDone <= \^multdone\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_sequential_pr_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBBA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_pr_state_reg[0]_0\,
      I2 => \^q\(1),
      I3 => out_multiplier(0),
      I4 => MultReset,
      O => nx_state(0)
    );
\FSM_sequential_pr_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => MultReset,
      D => nx_state(0),
      Q => \^q\(0)
    );
\FSM_sequential_pr_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => MultReset,
      D => D(0),
      Q => \^q\(1)
    );
WrHIGH_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multdone\,
      I1 => q_reg(0),
      O => \FSM_sequential_pr_state_reg[2]\
    );
done_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => ld_mult_reg_i_2_n_0,
      D => \FSM_sequential_nx_state_reg[2]_i_3\,
      G => \^q\(1),
      GE => '1',
      Q => \^multdone\
    );
ld_mult_reg: unisim.vcomponents.LDCP
     port map (
      CLR => ld_mult_reg_i_1_n_0,
      D => '0',
      G => multiplicand_shift_reg_i_1_n_0,
      PRE => ld_mult_reg_i_2_n_0,
      Q => \^fsm_sequential_pr_state_reg[1]_0\
    );
ld_mult_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => ld_mult_reg_i_1_n_0
    );
ld_mult_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => ld_mult_reg_i_2_n_0
    );
multiplicand_shift_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => multiplicand_shift_reg_i_1_n_0,
      G => multiplicand_shift_reg_i_2_n_0,
      GE => '1',
      Q => shift_multiplier
    );
multiplicand_shift_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => multiplicand_shift_reg_i_1_n_0
    );
multiplicand_shift_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => multiplicand_shift_reg_i_2_n_0
    );
\q_i_1__132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_pr_state_reg[1]_0\,
      I1 => shift_multiplier,
      O => en
    );
\q_i_1__133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => out_multiplier(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => prod_wr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_100 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_100 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_100;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_100 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1000 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1000 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1000;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1000 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1001 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1001 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1001;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1001 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1002 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1002 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1002;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1002 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1003 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1003 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1003;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1003 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1004 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1004 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1004;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1004 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1005 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1005 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1005;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1005 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1006 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1006 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1006;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1006 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1007 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1007 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1007;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1007 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1008 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1008 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1008;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1008 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1009 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1009 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1009;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1009 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_101 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_101 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_101;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_101 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1010 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1010 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1010;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1010 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1011 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1011 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1011;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1011 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1012 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1012 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1012;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1012 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1013 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1013 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1013;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1013 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1014 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1014 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1014;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1014 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1015 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1015 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1015;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1015 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1016 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1016 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1016;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1016 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1017 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1017 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1017;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1017 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1018 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1018 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1018;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1018 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1019 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1019 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1019;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1019 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_102 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_102 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_102;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_102 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1020 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1020 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1020;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1020 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1021 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1021 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1021;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1021 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1022 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1022 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1022;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1022 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1023 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1023 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1023;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1023 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1024 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1024 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1024;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1024 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1025 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1025 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1025;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1025 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1026 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1026 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1026;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1026 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1027 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1027 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1027;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1027 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1028 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1028 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1028;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1028 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1029 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1029 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1029;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1029 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_103 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__31\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_103 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_103;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_103 is
  signal data24 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\q_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(0),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(0),
      I1 => data25(0),
      I2 => \q_reg_i_5__31\,
      I3 => data26(0),
      I4 => r2(0),
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1030 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1030 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1030;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1030 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1031 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1031 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1031;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1031 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1032 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1032 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1032;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1032 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1033 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1033 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1033;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1033 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1034 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1034 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1034;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1034 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1035 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1035 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1035;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1035 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1036 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1036 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1036;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1036 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1037 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1037 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1037;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1037 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1038 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1038 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1038;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1038 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1039 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1039 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1039;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1039 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_104 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__41\ : in STD_LOGIC;
    \q_reg_i_5__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_104 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_104;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_104 is
  signal data24 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\q_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(10),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(10),
      I1 => data25(0),
      I2 => \q_reg_i_5__41\,
      I3 => data26(0),
      I4 => \q_reg_i_5__41_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1040 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1040 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1040;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1040 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1041 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1041 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1041;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1041 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1042 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1042 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1042;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1042 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1043 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1043 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1043;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1043 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1044 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1044 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1044;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1044 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1045 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1045 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1045;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1045 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1046 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1046 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1046;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1046 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1047 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1047 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1047;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1047 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1048 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1048 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1048;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1048 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1049 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1049 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1049;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1049 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_105 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__42\ : in STD_LOGIC;
    \q_reg_i_5__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_105 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_105;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_105 is
  signal data24 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\q_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(11),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(11),
      I1 => data25(0),
      I2 => \q_reg_i_5__42\,
      I3 => data26(0),
      I4 => \q_reg_i_5__42_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1050 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1050 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1050;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1050 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1051 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1051 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1051;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1051 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1052 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1052 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1052;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1052 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1053 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1053 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1053;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1053 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1054 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1054 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1054;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1054 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1055 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1055 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1055;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1055 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1056 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1056 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1056;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1056 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1057 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1057 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1057;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1057 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1058 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1058 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1058;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1058 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1059 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1059 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1059;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1059 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_106 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__43\ : in STD_LOGIC;
    \q_reg_i_5__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_106 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_106;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_106 is
  signal data24 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\q_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(12),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(12),
      I1 => data25(0),
      I2 => \q_reg_i_5__43\,
      I3 => data26(0),
      I4 => \q_reg_i_5__43_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1060 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1060 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1060;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1060 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1061 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1061 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1061;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1061 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1062 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1062 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1062;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1062 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[0].writeReg_reg\(0),
      CLR => Reset,
      D => datIn(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1063 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1063 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1063;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1063 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1064 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1064 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1064;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1064 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1065 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1065 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1065;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1065 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1066 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1066 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1066;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1066 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1067 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1067 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1067;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1067 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1068 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1068 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1068;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1068 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1069 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1069 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1069;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1069 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_107 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__44\ : in STD_LOGIC;
    \q_reg_i_5__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_107 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_107;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_107 is
  signal data24 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\q_i_13__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(13),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(13),
      I1 => data25(0),
      I2 => \q_reg_i_5__44\,
      I3 => data26(0),
      I4 => \q_reg_i_5__44_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1070 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1070 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1070;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1070 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1071 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1071 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1071;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1071 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1072 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1072 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1072;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1072 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1073 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1073 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1073;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1073 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1074 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1074 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1074;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1074 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1075 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1075 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1075;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1075 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1076 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1076 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1076;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1076 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1077 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1077 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1077;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1077 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1078 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1078 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1078;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1078 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1079 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1079 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1079;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1079 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_108 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__45\ : in STD_LOGIC;
    \q_reg_i_5__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_108 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_108;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_108 is
  signal data24 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\q_i_13__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(14),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(14),
      I1 => data25(0),
      I2 => \q_reg_i_5__45\,
      I3 => data26(0),
      I4 => \q_reg_i_5__45_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1080 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1080 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1080;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1080 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1081 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1081 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1081;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1081 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1082 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1082 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1082;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1082 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1083 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1083 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1083;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1083 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1084 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1084 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1084;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1084 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1085 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1085 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1085;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1085 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1086 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1086 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1086;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1086 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1087 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1087 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1087;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1087 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1088 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1088 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1088;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1088 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1089 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1089 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1089;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1089 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_109 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__46\ : in STD_LOGIC;
    \q_reg_i_5__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_109 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_109;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_109 is
  signal data24 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\q_i_13__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(15),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(15),
      I1 => data25(0),
      I2 => \q_reg_i_5__46\,
      I3 => data26(0),
      I4 => \q_reg_i_5__46_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1090 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1090 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1090;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1090 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1091 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1091 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1091;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1091 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1092 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1092 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1092;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1092 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1093 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1093 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1093;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1093 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1094 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1094 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1094;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1094 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => r2Out(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1095 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    L_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    L_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[20]_i_7_0\ : in STD_LOGIC;
    SHAMTSel : in STD_LOGIC;
    \PCIn_reg[8]_i_7_0\ : in STD_LOGIC;
    \q_i_2__14\ : in STD_LOGIC;
    \q_i_2__12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_i_2__14_0\ : in STD_LOGIC;
    \PCIn_reg[20]_i_3\ : in STD_LOGIC;
    \PCIn_reg[28]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \PCIn_reg[20]_i_7_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[20]_i_7_2\ : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1095 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1095;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1095 is
  signal \ALUComponent/L_2\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \PCIn_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[4]_i_11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q_i_4__34\ : label is "soft_lutpair72";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_2 <= \^q_reg_2\;
PCEn_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => DI(0)
    );
\PCIn_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PCIn_reg[12]_i_9_n_0\,
      I1 => \q_i_2__12\(0),
      I2 => \q_i_2__14\,
      I3 => \q_i_2__12\(1),
      I4 => \q_i_2__14_0\,
      I5 => \q_i_2__12\(2),
      O => L_3(0)
    );
\PCIn_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => p_1_in(0),
      I2 => \PCIn_reg[20]_i_7_0\,
      I3 => p_1_in(1),
      I4 => SHAMTSel,
      I5 => \PCIn_reg[8]_i_7_0\,
      O => \PCIn_reg[12]_i_9_n_0\
    );
\PCIn_reg[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALUComponent/L_2\(4),
      I1 => \PCIn_reg[20]_i_3\,
      I2 => \PCIn_reg[28]_i_3\(0),
      I3 => \q_i_2__14\,
      I4 => \PCIn_reg[28]_i_3\(1),
      O => L_4(0)
    );
\PCIn_reg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALUComponent/L_2\(4),
      I1 => \PCIn_reg[28]_i_3\(0),
      I2 => \PCIn_reg[20]_i_3\,
      I3 => \PCIn_reg[28]_i_3\(1),
      I4 => \q_i_2__14\,
      I5 => \PCIn_reg[28]_i_3\(2),
      O => L_4(1)
    );
\PCIn_reg[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[20]_i_7_0\,
      I2 => \q_i_2__14_0\,
      I3 => \PCIn_reg[20]_i_7_1\(0),
      I4 => \PCIn_reg[20]_i_7_2\,
      I5 => \PCIn_reg[20]_i_7_1\(1),
      O => \ALUComponent/L_2\(4)
    );
\PCIn_reg[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel,
      I2 => p_1_in(0),
      O => \^q_reg_2\
    );
\PCIn_reg[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \PCIn_reg[12]_i_9_n_0\,
      I1 => \q_i_2__14\,
      I2 => \q_i_2__12\(0),
      I3 => \q_i_2__14_0\,
      I4 => \q_i_2__12\(1),
      O => q_reg_1(0)
    );
\q_i_4__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_3
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1096 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1096 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1096;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1096 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1097 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1097 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1097;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1097 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1098 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1098 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1098;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1098 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1099 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1099 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1099;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1099 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_110 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__15\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__15_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__47\ : in STD_LOGIC;
    \q_reg_i_5__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_110 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_110;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_110 is
  signal data24 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\q_i_13__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(16),
      I1 => data25(0),
      I2 => \q_reg_i_5__15\,
      I3 => data26(0),
      I4 => \q_reg_i_5__15_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(16),
      I1 => data25(0),
      I2 => \q_reg_i_5__47\,
      I3 => data26(0),
      I4 => \q_reg_i_5__47_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1100 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1100 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1100;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1100 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1101 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1101 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1101;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1101 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1102 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1102 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1102;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1102 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1103 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1103 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1103;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1103 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1104 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1104 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1104;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1104 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1105 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1105 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1105;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1105 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1106 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    L_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[17]_i_7_0\ : in STD_LOGIC;
    \PCIn_reg[17]_i_7_1\ : in STD_LOGIC;
    \PCIn_reg[17]_i_7_2\ : in STD_LOGIC;
    \PCIn_reg[17]_i_7_3\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SHAMTSel : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PCIn_reg[17]_i_3\ : in STD_LOGIC;
    \PCIn_reg[25]_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \PCIn_reg[17]_i_3_0\ : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1106 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1106;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1106 is
  signal \PCIn_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \PCIn_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[4]_i_10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q_i_3__64\ : label is "soft_lutpair73";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
PCEn_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => DI(0)
    );
\PCIn_reg[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \PCIn_reg[24]_i_9_n_0\,
      I1 => \PCIn_reg[17]_i_3\,
      I2 => \PCIn_reg[25]_i_3\(0),
      I3 => \PCIn_reg[17]_i_3_0\,
      I4 => \PCIn_reg[25]_i_3\(2),
      O => q_reg_2(0)
    );
\PCIn_reg[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \PCIn_reg[25]_i_9_n_0\,
      I1 => \PCIn_reg[17]_i_3\,
      I2 => \PCIn_reg[25]_i_3\(1),
      I3 => \PCIn_reg[17]_i_3_0\,
      I4 => \PCIn_reg[25]_i_3\(3),
      O => q_reg_2(1)
    );
\PCIn_reg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PCIn_reg[24]_i_9_n_0\,
      I1 => \PCIn_reg[25]_i_3\(0),
      I2 => \PCIn_reg[17]_i_3\,
      I3 => \PCIn_reg[25]_i_3\(2),
      I4 => \PCIn_reg[17]_i_3_0\,
      I5 => \PCIn_reg[25]_i_3\(4),
      O => L_4(0)
    );
\PCIn_reg[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => \PCIn_reg[17]_i_7_0\,
      I2 => p_1_in(0),
      I3 => SHAMTSel,
      I4 => A(0),
      I5 => \PCIn_reg[17]_i_7_3\,
      O => \PCIn_reg[24]_i_9_n_0\
    );
\PCIn_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PCIn_reg[25]_i_9_n_0\,
      I1 => \PCIn_reg[25]_i_3\(1),
      I2 => \PCIn_reg[17]_i_3\,
      I3 => \PCIn_reg[25]_i_3\(3),
      I4 => \PCIn_reg[17]_i_3_0\,
      I5 => \PCIn_reg[25]_i_3\(5),
      O => L_4(1)
    );
\PCIn_reg[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => \PCIn_reg[17]_i_7_0\,
      I2 => \PCIn_reg[17]_i_7_1\,
      I3 => \PCIn_reg[17]_i_7_2\,
      I4 => \PCIn_reg[17]_i_7_3\,
      O => \PCIn_reg[25]_i_9_n_0\
    );
\PCIn_reg[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel,
      I2 => p_1_in(1),
      O => \^q_reg_1\
    );
\q_i_3__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_3
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1107 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1107 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1107;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1107 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1108 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1108 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1108;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1108 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1109 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1109 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1109;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1109 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_111 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__16\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__16_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__48\ : in STD_LOGIC;
    \q_reg_i_5__48_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_111 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_111;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_111 is
  signal data24 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\q_i_13__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(17),
      I1 => data25(0),
      I2 => \q_reg_i_5__16\,
      I3 => data26(0),
      I4 => \q_reg_i_5__16_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(17),
      I1 => data25(0),
      I2 => \q_reg_i_5__48\,
      I3 => data26(0),
      I4 => \q_reg_i_5__48_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1110 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1110 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1110;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1110 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1111 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1111 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1111;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1111 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1112 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1112 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1112;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1112 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1113 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1113 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1113;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1113 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1114 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1114 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1114;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1114 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1115 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1115 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1115;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1115 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1116 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1116 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1116;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1116 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1117 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    R_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_12 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \q_i_2__16\ : in STD_LOGIC;
    \q_i_4__5\ : in STD_LOGIC;
    \q_i_2__16_0\ : in STD_LOGIC;
    \q_i_4__5_0\ : in STD_LOGIC;
    \PCIn_reg[6]_i_3\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_i_2__10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SHAMTSel : in STD_LOGIC;
    \q_i_2__24\ : in STD_LOGIC;
    \PCIn_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \PCIn_reg[6]_i_3_0\ : in STD_LOGIC;
    \q_i_2__28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_i_4__5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_i_4__5_2\ : in STD_LOGIC;
    \q_i_4__5_3\ : in STD_LOGIC;
    \PCIn_reg[13]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PCIn_reg[19]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1117 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1117;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1117 is
  signal \^r_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[29]_i_8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \q_i_3__63\ : label is "soft_lutpair74";
begin
  R_2(0) <= \^r_2\(0);
  q_reg_0 <= \^q_reg_0\;
  q_reg_10(0) <= \^q_reg_10\(0);
  q_reg_2 <= \^q_reg_2\;
  q_reg_8 <= \^q_reg_8\;
PCEn_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => DI(0)
    );
\PCIn_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \q_i_4__5\,
      I2 => \q_i_2__16_0\,
      I3 => \q_i_4__5_0\,
      I4 => \PCIn_reg[6]_i_3\,
      O => q_reg_6
    );
\PCIn_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD00DD55CD008800"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \q_i_4__5_1\(0),
      I2 => \q_i_4__5\,
      I3 => \q_i_4__5_2\,
      I4 => \q_i_4__5_0\,
      I5 => \PCIn_reg[13]_i_6\(0),
      O => \^q_reg_10\(0)
    );
\PCIn_reg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \q_i_2__10\(1),
      I2 => \PCIn_reg[6]_i_3_0\,
      I3 => \PCIn_reg[19]_i_3\(0),
      I4 => \PCIn_reg[6]_i_3\,
      I5 => \PCIn_reg[19]_i_3\(1),
      O => q_reg_11(0)
    );
\PCIn_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \q_i_2__16\,
      I2 => \q_i_4__5\,
      I3 => \q_i_2__16_0\,
      I4 => \q_i_4__5_0\,
      I5 => \PCIn_reg[6]_i_3\,
      O => q_reg_1
    );
\PCIn_reg[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F10000"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \q_i_4__5_0\,
      I2 => \q_i_4__5_1\(0),
      I3 => \q_i_4__5\,
      I4 => \q_i_4__5_2\,
      O => \^r_2\(0)
    );
\PCIn_reg[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel,
      I2 => p_1_in(0),
      O => \^q_reg_2\
    );
\PCIn_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => p_1_in(0),
      I2 => \q_i_2__10\(0),
      I3 => p_1_in(1),
      I4 => SHAMTSel,
      I5 => \q_i_2__24\,
      O => q_reg_5
    );
\PCIn_reg[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD00CD05CD00C800"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \q_i_4__5_1\(0),
      I2 => \q_i_4__5_0\,
      I3 => \q_i_4__5_2\,
      I4 => \q_i_4__5\,
      I5 => \q_i_4__5_3\,
      O => \^q_reg_8\
    );
\PCIn_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => p_1_in(0),
      I2 => \q_i_2__10\(1),
      I3 => p_1_in(1),
      I4 => SHAMTSel,
      I5 => \q_i_2__24\,
      O => q_reg_3
    );
\PCIn_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \q_i_2__10\(2),
      I1 => \^q_reg_2\,
      I2 => \q_i_4__5_0\,
      I3 => \q_i_2__16_0\,
      I4 => \q_i_4__5\,
      I5 => \PCIn_reg[6]_i_3\,
      O => q_reg_4
    );
\PCIn_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_10\(0),
      I1 => \PCIn_reg[7]_i_3\(6),
      I2 => \PCIn_reg[6]_i_3_0\,
      I3 => \PCIn_reg[7]_i_3\(3),
      I4 => \PCIn_reg[6]_i_3\,
      I5 => \PCIn_reg[7]_i_3\(0),
      O => q_reg_7(0)
    );
\PCIn_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_8\,
      I1 => \PCIn_reg[7]_i_3\(7),
      I2 => \PCIn_reg[6]_i_3_0\,
      I3 => \PCIn_reg[7]_i_3\(4),
      I4 => \PCIn_reg[6]_i_3\,
      I5 => \PCIn_reg[7]_i_3\(1),
      O => q_reg_7(1)
    );
\PCIn_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^r_2\(0),
      I1 => \PCIn_reg[7]_i_3\(8),
      I2 => \PCIn_reg[6]_i_3_0\,
      I3 => \PCIn_reg[7]_i_3\(5),
      I4 => \PCIn_reg[6]_i_3\,
      I5 => \PCIn_reg[7]_i_3\(2),
      O => q_reg_7(2)
    );
\q_i_3__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_12
    );
\q_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^r_2\(0),
      I1 => \PCIn_reg[6]_i_3\,
      I2 => \q_i_2__28\(3),
      I3 => \^q_reg_2\,
      I4 => \q_i_2__28\(1),
      O => q_reg_9(1)
    );
\q_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_8\,
      I1 => \PCIn_reg[6]_i_3\,
      I2 => \q_i_2__28\(2),
      I3 => \^q_reg_2\,
      I4 => \q_i_2__28\(0),
      O => q_reg_9(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1118 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1118 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1118;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1118 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1119 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1119 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1119;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1119 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_112 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__17\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__17_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__49\ : in STD_LOGIC;
    \q_reg_i_5__49_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_112 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_112;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_112 is
  signal data24 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\q_i_13__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(18),
      I1 => data25(0),
      I2 => \q_reg_i_5__17\,
      I3 => data26(0),
      I4 => \q_reg_i_5__17_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(18),
      I1 => data25(0),
      I2 => \q_reg_i_5__49\,
      I3 => data26(0),
      I4 => \q_reg_i_5__49_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1120 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[12]_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    L_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_7 : in STD_LOGIC;
    ArithR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PCIn_reg[15]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_i_2__12_0\ : in STD_LOGIC;
    \q_i_2__12_1\ : in STD_LOGIC;
    \q_i_2__12_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_i_2__12_3\ : in STD_LOGIC;
    \q_i_2__30\ : in STD_LOGIC;
    \q_i_2__30_0\ : in STD_LOGIC;
    SHAMTSel : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1120 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1120;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1120 is
  signal \ALUComponent/R_3\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \ALUComponent/R_4\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  signal \^q_reg_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_i_3__62\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \q_i_6__72\ : label is "soft_lutpair75";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_3 <= \^q_reg_3\;
  q_reg_5(0) <= \^q_reg_5\(0);
PCEn_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => DI(0)
    );
\PCIn_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ALUComponent/R_4\(12),
      I1 => \PCIn_reg[12]_i_1\(1),
      I2 => L_3(0),
      I3 => q_reg_7,
      I4 => \PCIn_reg[12]_i_1\(2),
      I5 => ArithR(0),
      O => q_reg_1
    );
\PCIn_reg[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALUComponent/R_3\(28),
      I1 => q_reg_7,
      I2 => \PCIn_reg[15]_i_3\(2),
      I3 => \^q_reg_3\,
      I4 => \PCIn_reg[15]_i_3\(0),
      O => \ALUComponent/R_4\(12)
    );
\PCIn_reg[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q_reg_5\(0),
      I1 => q_reg_7,
      I2 => \PCIn_reg[15]_i_3\(3),
      I3 => \^q_reg_3\,
      I4 => \PCIn_reg[15]_i_3\(1),
      O => q_reg_4(0)
    );
\q_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALUComponent/R_3\(28),
      I1 => q_reg_8(0),
      I2 => \PCIn_reg[12]_i_1\(1),
      I3 => L_3(0),
      I4 => q_reg_7,
      O => q_reg_2(0)
    );
\q_i_3__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_6
    );
\q_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => \q_i_2__12_1\,
      I2 => \q_i_2__12_3\,
      I3 => \PCIn_reg[12]_i_1\(0),
      I4 => \q_i_2__30\,
      I5 => \q_i_2__30_0\,
      O => \^q_reg_5\(0)
    );
\q_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => \q_i_2__12_0\,
      I2 => \q_i_2__12_1\,
      I3 => \q_i_2__12_2\(1),
      I4 => \q_i_2__12_3\,
      I5 => \q_i_2__12_2\(0),
      O => \ALUComponent/R_3\(28)
    );
\q_i_6__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel,
      I2 => p_1_in(0),
      O => \^q_reg_3\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1121 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    q_reg_2 : out STD_LOGIC;
    PCEn_i_5 : out STD_LOGIC;
    PCEn_i_8 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PCEn_i_6 : out STD_LOGIC;
    PCEn_i_6_0 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[26]_i_3\ : in STD_LOGIC;
    \PCIn_reg[26]_i_3_0\ : in STD_LOGIC;
    \PCIn_reg[27]_i_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PCIn_reg[26]_i_3_1\ : in STD_LOGIC;
    \PCIn_reg[22]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PCIn_reg[23]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    SHAMTSel : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[20]_i_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    L_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ArithR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    L_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    R_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1121 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1121;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1121 is
  signal \ALUComponent/R_4\ : STD_LOGIC_VECTOR ( 28 downto 20 );
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[15]_i_8\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \q_i_3__61\ : label is "soft_lutpair76";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_2 <= \^q_reg_2\;
PCEn_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_5(0)
    );
\PCIn_reg[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel,
      I2 => p_1_in(1),
      O => \^q_reg_2\
    );
\PCIn_reg[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(20),
      I1 => \PCIn_reg[20]_i_1\(0),
      I2 => L_4(0),
      I3 => \PCIn_reg[20]_i_1\(1),
      I4 => ArithR(0),
      O => PCEn_i_5
    );
\PCIn_reg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => \PCIn_reg[26]_i_3_1\,
      I3 => \PCIn_reg[27]_i_3\(4),
      I4 => \PCIn_reg[26]_i_3_0\,
      I5 => \PCIn_reg[23]_i_3\(0),
      O => \ALUComponent/R_4\(20)
    );
\PCIn_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => \PCIn_reg[26]_i_3_1\,
      I3 => \PCIn_reg[27]_i_3\(5),
      I4 => \PCIn_reg[26]_i_3_0\,
      I5 => \PCIn_reg[23]_i_3\(1),
      O => q_reg_1(0)
    );
\PCIn_reg[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PCIn_reg[26]_i_3\,
      I1 => \^q_reg_2\,
      I2 => \PCIn_reg[22]_i_3\(0),
      I3 => \PCIn_reg[26]_i_3_0\,
      I4 => \PCIn_reg[23]_i_3\(2),
      O => q_reg_1(1)
    );
\PCIn_reg[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PCIn_reg[26]_i_3\,
      I1 => \^q_reg_2\,
      I2 => R_2(0),
      I3 => \PCIn_reg[26]_i_3_0\,
      I4 => \PCIn_reg[23]_i_3\(3),
      O => q_reg_1(2)
    );
\PCIn_reg[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(24),
      I1 => \PCIn_reg[20]_i_1\(0),
      I2 => L_4(1),
      I3 => \PCIn_reg[20]_i_1\(1),
      I4 => ArithR(1),
      O => PCEn_i_6
    );
\PCIn_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => \PCIn_reg[26]_i_3_0\,
      I3 => \PCIn_reg[27]_i_3\(4),
      I4 => \PCIn_reg[26]_i_3_1\,
      I5 => \PCIn_reg[27]_i_3\(0),
      O => \ALUComponent/R_4\(24)
    );
\PCIn_reg[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(25),
      I1 => \PCIn_reg[20]_i_1\(0),
      I2 => L_4(2),
      I3 => \PCIn_reg[20]_i_1\(1),
      I4 => ArithR(2),
      O => PCEn_i_6_0
    );
\PCIn_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => \PCIn_reg[26]_i_3_0\,
      I3 => \PCIn_reg[27]_i_3\(5),
      I4 => \PCIn_reg[26]_i_3_1\,
      I5 => \PCIn_reg[27]_i_3\(1),
      O => \ALUComponent/R_4\(25)
    );
\PCIn_reg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => \PCIn_reg[26]_i_3_0\,
      I3 => \PCIn_reg[27]_i_3\(6),
      I4 => \PCIn_reg[26]_i_3_1\,
      I5 => \PCIn_reg[27]_i_3\(2),
      O => q_reg_1(3)
    );
\PCIn_reg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => \PCIn_reg[26]_i_3_0\,
      I3 => \PCIn_reg[27]_i_3\(7),
      I4 => \PCIn_reg[26]_i_3_1\,
      I5 => \PCIn_reg[27]_i_3\(3),
      O => q_reg_1(4)
    );
\PCIn_reg[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ALUComponent/R_4\(28),
      I1 => \PCIn_reg[20]_i_1\(0),
      I2 => L_4(3),
      I3 => \PCIn_reg[20]_i_1\(1),
      I4 => ArithR(3),
      O => PCEn_i_8
    );
\PCIn_reg[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3_0\,
      I2 => \PCIn_reg[26]_i_3\,
      I3 => \PCIn_reg[26]_i_3_1\,
      I4 => \PCIn_reg[27]_i_3\(4),
      O => \ALUComponent/R_4\(28)
    );
\PCIn_reg[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3_0\,
      I2 => \PCIn_reg[26]_i_3\,
      I3 => \PCIn_reg[26]_i_3_1\,
      I4 => \PCIn_reg[27]_i_3\(5),
      O => q_reg_1(5)
    );
\PCIn_reg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCCCDDDC8CCC888"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \PCIn_reg[26]_i_3\,
      I2 => A(0),
      I3 => SHAMTSel,
      I4 => p_1_in(0),
      I5 => \PCIn_reg[22]_i_3\(0),
      O => q_reg_1(6)
    );
\q_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALUComponent/R_4\(28),
      I1 => \PCIn_reg[20]_i_1\(0),
      I2 => L_3(0),
      I3 => \^q_reg_2\,
      I4 => q_reg_6(0),
      O => q_reg_3(0)
    );
\q_i_3__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_4
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1122 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1122 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1122;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1122 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1123 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1123 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1123;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1123 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1124 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1124 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1124;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1124 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1125 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1125 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1125;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1125 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1126 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1126 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1126;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1126 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
PCEn_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_2(0)
    );
\q_i_3__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => ALUSrcA,
      I2 => PCOut(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Wr_B,
      CLR => Reset,
      D => DataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1127 is
  port (
    q : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1127 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1127;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1127 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrCLO,
      CLR => Reset,
      D => CLOResult(0),
      Q => q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1128 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1128 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1128;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1128 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrCLO,
      CLR => Reset,
      D => CLOResult(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1129 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1129 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1129;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1129 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrCLO,
      CLR => Reset,
      D => CLOResult(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_113 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__18\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__18_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__50\ : in STD_LOGIC;
    \q_reg_i_5__50_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_113 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_113;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_113 is
  signal data24 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\q_i_13__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(19),
      I1 => data25(0),
      I2 => \q_reg_i_5__18\,
      I3 => data26(0),
      I4 => \q_reg_i_5__18_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(19),
      I1 => data25(0),
      I2 => \q_reg_i_5__50\,
      I3 => data26(0),
      I4 => \q_reg_i_5__50_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1130 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1130 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1130;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1130 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrCLO,
      CLR => Reset,
      D => CLOResult(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1131 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1131 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1131;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1131 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrCLO,
      CLR => Reset,
      D => CLOResult(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1132 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1132 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1132;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1132 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrCLO,
      CLR => Reset,
      D => CLOResult(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1133 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1133 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1133;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1133 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1134 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1134 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1134;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1134 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1135 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1135 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1135;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1135 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1136 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1136 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1136;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1136 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1137 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1137 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1137;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1137 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1138 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1138 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1138;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1138 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1139 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1139 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1139;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1139 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_114 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__32\ : in STD_LOGIC;
    \q_reg_i_5__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_114 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_114;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_114 is
  signal data24 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\q_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(1),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(1),
      I1 => data25(0),
      I2 => \q_reg_i_5__32\,
      I3 => data26(0),
      I4 => \q_reg_i_5__32_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1140 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1140 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1140;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1140 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1141 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1141 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1141;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1141 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1142 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1142 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1142;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1142 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1143 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1143 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1143;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1143 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1144 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1144 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1144;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1144 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1145 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1145 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1145;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1145 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1146 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1146 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1146;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1146 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1147 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1147 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1147;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1147 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1148 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1148 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1148;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1148 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1149 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1149 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1149;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1149 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_115 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__19\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__19_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__51\ : in STD_LOGIC;
    \q_reg_i_5__51_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_115 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_115;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_115 is
  signal data24 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\q_i_13__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(20),
      I1 => data25(0),
      I2 => \q_reg_i_5__19\,
      I3 => data26(0),
      I4 => \q_reg_i_5__19_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(20),
      I1 => data25(0),
      I2 => \q_reg_i_5__51\,
      I3 => data26(0),
      I4 => \q_reg_i_5__51_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1150 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1150 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1150;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1150 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1151 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1151 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1151;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1151 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1152 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1152 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1152;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1152 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1153 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[28]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1153 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1153;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1153 is
  signal \^pcout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  PCOut(0) <= \^pcout\(0);
\PCIn_reg[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcout\(0),
      I1 => \PCIn_reg[28]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_1,
      CLR => Reset,
      D => Q(0),
      Q => \^pcout\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1154 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[29]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1154 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1154;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1154 is
  signal \^pcout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  PCOut(0) <= \^pcout\(0);
\PCIn_reg[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcout\(0),
      I1 => \PCIn_reg[29]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_1,
      CLR => Reset,
      D => Q(0),
      Q => \^pcout\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1155 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1155 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1155;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1155 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1156 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[30]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1156 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1156;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1156 is
  signal \^pcout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  PCOut(0) <= \^pcout\(0);
\PCIn_reg[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcout\(0),
      I1 => \PCIn_reg[30]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_1,
      CLR => Reset,
      D => Q(0),
      Q => \^pcout\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1157 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    PCEn_i_13_0 : out STD_LOGIC;
    PCEn_i_16_0 : out STD_LOGIC;
    PCEn_i_7_0 : out STD_LOGIC;
    PCEn_i_10_0 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ArithR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PCIn_reg[31]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1157 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1157;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1157 is
  signal PCEn_i_10_n_0 : STD_LOGIC;
  signal PCEn_i_13_n_0 : STD_LOGIC;
  signal PCEn_i_16_n_0 : STD_LOGIC;
  signal PCEn_i_7_n_0 : STD_LOGIC;
  signal \^pcout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  PCOut(0) <= \^pcout\(0);
PCEn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ArithR(22),
      I1 => ArithR(21),
      I2 => ArithR(24),
      I3 => ArithR(23),
      I4 => PCEn_i_7_n_0,
      O => PCEn_i_7_0
    );
PCEn_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ArithR(27),
      I1 => ArithR(28),
      I2 => ArithR(25),
      I3 => ArithR(26),
      O => PCEn_i_10_n_0
    );
PCEn_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ArithR(3),
      I1 => ArithR(4),
      I2 => ArithR(1),
      I3 => ArithR(2),
      O => PCEn_i_13_n_0
    );
PCEn_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ArithR(11),
      I1 => ArithR(12),
      I2 => ArithR(9),
      I3 => ArithR(10),
      O => PCEn_i_16_n_0
    );
PCEn_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ArithR(30),
      I1 => ArithR(29),
      I2 => ArithR(0),
      I3 => ArithR(31),
      I4 => PCEn_i_10_n_0,
      O => PCEn_i_10_0
    );
PCEn_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ArithR(6),
      I1 => ArithR(5),
      I2 => ArithR(8),
      I3 => ArithR(7),
      I4 => PCEn_i_13_n_0,
      O => PCEn_i_13_0
    );
PCEn_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ArithR(14),
      I1 => ArithR(13),
      I2 => ArithR(16),
      I3 => ArithR(15),
      I4 => PCEn_i_16_n_0,
      O => PCEn_i_16_0
    );
PCEn_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ArithR(19),
      I1 => ArithR(20),
      I2 => ArithR(17),
      I3 => ArithR(18),
      O => PCEn_i_7_n_0
    );
\PCIn_reg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcout\(0),
      I1 => \PCIn_reg[31]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_1,
      CLR => Reset,
      D => Q(0),
      Q => \^pcout\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1158 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1158 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1158;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1158 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1159 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1159 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1159;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1159 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_116 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__20\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__20_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__52\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_116 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_116;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_116 is
  signal data24 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\q_i_13__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(21),
      I1 => data25(0),
      I2 => \q_reg_i_5__20\,
      I3 => data26(0),
      I4 => \q_reg_i_5__20_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(21),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__52\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1160 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1160 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1160;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1160 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1161 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1161 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1161;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1161 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1162 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1162 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1162;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1162 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1163 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1163 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1163;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1163 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1164 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1164 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1164;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1164 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => q_reg_0,
      CLR => Reset,
      D => Q(0),
      Q => PCOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1165 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1165 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1165;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1165 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => O(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1166 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1166 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1166;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1166 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1167 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1167 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1167;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1167 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1168 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1168 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1168;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1168 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1169 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1169 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1169;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1169 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_117 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__21\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__21_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__53\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_117 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_117;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_117 is
  signal data24 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\q_i_13__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(22),
      I1 => data25(0),
      I2 => \q_reg_i_5__21\,
      I3 => data26(0),
      I4 => \q_reg_i_5__21_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(22),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__53\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1170 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1170 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1170;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1170 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1171 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1171 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1171;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1171 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1172 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1172 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1172;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1172 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1173 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1173 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1173;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1173 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1174 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1174 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1174;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1174 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1175 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1175 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1175;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1175 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1176 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1176 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1176;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1176 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => O(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1177 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1177 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1177;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1177 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1178 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1178 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1178;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1178 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1179 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1179 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1179;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1179 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_118 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__22\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__22_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__54\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_118 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_118;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_118 is
  signal data24 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\q_i_13__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(23),
      I1 => data25(0),
      I2 => \q_reg_i_5__22\,
      I3 => data26(0),
      I4 => \q_reg_i_5__22_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(23),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__54\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1180 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1180 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1180;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1180 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1181 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1181 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1181;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1181 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1182 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1182 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1182;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1182 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1183 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1183 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1183;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1183 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1184 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1184 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1184;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1184 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1185 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1185 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1185;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1185 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1186 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1186 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1186;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1186 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1187 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1187 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1187;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1187 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => O(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1188 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1188 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1188;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1188 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1189 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1189 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1189;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1189 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_119 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__23\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__23_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__55\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_119 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_119;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_119 is
  signal data24 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\q_i_13__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(24),
      I1 => data25(0),
      I2 => \q_reg_i_5__23\,
      I3 => data26(0),
      I4 => \q_reg_i_5__23_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(24),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__55\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1190 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1190 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1190;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1190 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1191 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1191 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1191;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1191 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1192 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1192 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1192;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1192 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1193 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1193 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1193;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1193 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1194 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1194 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1194;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1194 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1195 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1195 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1195;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1195 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1196 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1196 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1196;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1196 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1197 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1197 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1197;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1197 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1198 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1198 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1198;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1198 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => O(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1199 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1199 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1199;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1199 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_120 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__24\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__24_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__56\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_120 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_120;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_120 is
  signal data24 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\q_i_13__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(25),
      I1 => data25(0),
      I2 => \q_reg_i_5__24\,
      I3 => data26(0),
      I4 => \q_reg_i_5__24_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(25),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__56\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1200 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1200 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1200;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1200 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1201 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1201 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1201;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1201 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1202 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1202 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1202;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1202 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1203 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1203 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1203;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1203 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1204 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1204 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1204;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1204 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1205 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1205 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1205;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1205 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1206 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1206 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1206;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1206 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1207 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1207 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1207;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1207 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1208 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1208 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1208;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1208 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1209 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1209 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1209;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1209 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_121 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__25\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__25_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__57\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_121 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_121;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_121 is
  signal data24 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\q_i_13__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(26),
      I1 => data25(0),
      I2 => \q_reg_i_5__25\,
      I3 => data26(0),
      I4 => \q_reg_i_5__25_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(26),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__57\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1210 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1210 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1210;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1210 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1211 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1211 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1211;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1211 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1212 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1212 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1212;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1212 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1213 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1213 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1213;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1213 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1214 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1214 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1214;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1214 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1215 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1215 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1215;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1215 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1216 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1216 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1216;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1216 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1217 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1217 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1217;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1217 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1218 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1218 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1218;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1218 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1219 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1219 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1219;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1219 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_122 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__26\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__26_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__58\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_122 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_122;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_122 is
  signal data24 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\q_i_13__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(27),
      I1 => data25(0),
      I2 => \q_reg_i_5__26\,
      I3 => data26(0),
      I4 => \q_reg_i_5__26_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(27),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__58\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1220 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1220 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1220;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1220 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1221 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1221 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1221;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1221 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1222 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1222 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1222;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1222 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1223 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1223 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1223;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1223 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1224 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1224 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1224;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1224 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1225 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1225 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1225;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1225 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1226 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1226 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1226;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1226 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1227 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1227 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1227;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1227 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1228 is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    prod_wr : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1228 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1228;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1228 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => prod_wr,
      CLR => MultReset,
      D => q_reg_0(0),
      Q => MultOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1229 is
  port (
    out_multiplier : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1229 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1229;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1229 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_0,
      Q => out_multiplier(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_123 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__27\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__27_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__59\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_123 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_123;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_123 is
  signal data24 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\q_i_13__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(28),
      I1 => data25(0),
      I2 => \q_reg_i_5__27\,
      I3 => data26(0),
      I4 => \q_reg_i_5__27_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(28),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__59\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1230 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1230 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1230;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1230 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1231 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1231 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1231;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1231 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1232 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_3_0\ : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1232 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1232;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1232 is
  signal sel0 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\FSM_sequential_pr_state[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(12),
      I1 => \FSM_sequential_pr_state[1]_i_3\(2),
      I2 => \FSM_sequential_pr_state[1]_i_3\(0),
      I3 => \FSM_sequential_pr_state[1]_i_3\(1),
      I4 => \FSM_sequential_pr_state[1]_i_3_0\,
      O => q_reg_0
    );
\q_i_1__176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => sel0(12),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => sel0(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1233 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1233 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1233;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1233 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1234 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1234 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1234;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1234 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1235 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1235 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1235;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1235 is
  signal sel0 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\FSM_sequential_pr_state[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(15),
      I1 => \FSM_sequential_pr_state[1]_i_7\(0),
      I2 => \FSM_sequential_pr_state[1]_i_7\(2),
      I3 => \FSM_sequential_pr_state[1]_i_7\(1),
      O => q_reg_0
    );
\q_i_1__179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => sel0(15),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => sel0(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1236 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1236 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1236;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1236 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1237 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1237 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1237;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1237 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__181\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1238 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1238 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1238;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1238 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1239 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1239 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1239;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1239 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_124 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__28\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__28_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__60\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_124 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_124;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_124 is
  signal data24 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\q_i_13__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(29),
      I1 => data25(0),
      I2 => \q_reg_i_5__28\,
      I3 => data26(0),
      I4 => \q_reg_i_5__28_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(29),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__60\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1240 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1240 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1240;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1240 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1241 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_2_0\ : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1241 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1241;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1241 is
  signal sel0 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\FSM_sequential_pr_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(20),
      I1 => \FSM_sequential_pr_state[1]_i_2\(2),
      I2 => \FSM_sequential_pr_state[1]_i_2\(0),
      I3 => \FSM_sequential_pr_state[1]_i_2\(1),
      I4 => \FSM_sequential_pr_state[1]_i_2_0\,
      O => q_reg_0
    );
\q_i_1__184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => sel0(20),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => sel0(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1242 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1242 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1242;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1242 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1243 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1243 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1243;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1243 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__186\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1244 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1244 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1244;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1244 is
  signal sel0 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\FSM_sequential_pr_state[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(23),
      I1 => \FSM_sequential_pr_state[1]_i_5\(0),
      I2 => \FSM_sequential_pr_state[1]_i_5\(2),
      I3 => \FSM_sequential_pr_state[1]_i_5\(1),
      O => q_reg_0
    );
\q_i_1__187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => sel0(23),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => sel0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1245 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1245 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1245;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1245 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1246 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1246 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1246;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1246 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1247 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1247 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1247;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1247 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1248 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1248 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1248;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1248 is
  signal sel0 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\FSM_sequential_pr_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(27),
      I1 => \FSM_sequential_pr_state[1]_i_2\(0),
      I2 => \FSM_sequential_pr_state[1]_i_2\(2),
      I3 => \FSM_sequential_pr_state[1]_i_2\(1),
      O => q_reg_0
    );
\q_i_1__191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => sel0(27),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => sel0(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1249 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1249 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1249;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1249 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_125 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__33\ : in STD_LOGIC;
    \q_reg_i_5__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_125 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_125;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_125 is
  signal data24 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\q_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(2),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(2),
      I1 => data25(0),
      I2 => \q_reg_i_5__33\,
      I3 => data26(0),
      I4 => \q_reg_i_5__33_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1250 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1250 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1250;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1250 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1251 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1251 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1251;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1251 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1252 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1252 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1252;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1252 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1253 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1253 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1253;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1253 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__195\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1254 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1254 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1254;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1254 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1255 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1255 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1255;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1255 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1256 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1256 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1256;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1256 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1257 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1257 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1257;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1257 is
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sel0(0) <= \^sel0\(0);
\q_i_1__170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => CO(0),
      I4 => q_reg_4,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sel0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1258 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    en : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    out_multiplier : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_pr_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_pr_state[1]_i_2_0\ : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1258 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1258;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1258 is
  signal \FSM_sequential_pr_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pr_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pr_state[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of done_reg_i_1 : label is "soft_lutpair23";
begin
  q_reg_1 <= \^q_reg_1\;
\FSM_sequential_pr_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0B"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => out_multiplier(0),
      I2 => MultReset,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\FSM_sequential_pr_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_pr_state[1]_i_3_n_0\,
      I1 => \FSM_sequential_pr_state_reg[1]_0\,
      I2 => \FSM_sequential_pr_state_reg[1]\(0),
      I3 => \FSM_sequential_pr_state_reg[1]\(8),
      I4 => \FSM_sequential_pr_state_reg[1]\(9),
      I5 => \FSM_sequential_pr_state_reg[1]_1\,
      O => \^q_reg_1\
    );
\FSM_sequential_pr_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_pr_state[1]_i_6_n_0\,
      I1 => \FSM_sequential_pr_state_reg[1]\(2),
      I2 => \FSM_sequential_pr_state_reg[1]\(1),
      I3 => \FSM_sequential_pr_state_reg[1]\(4),
      I4 => \FSM_sequential_pr_state_reg[1]\(3),
      I5 => \FSM_sequential_pr_state[1]_i_2_0\,
      O => \FSM_sequential_pr_state[1]_i_3_n_0\
    );
\FSM_sequential_pr_state[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(7),
      I1 => \FSM_sequential_pr_state_reg[1]\(5),
      I2 => \FSM_sequential_pr_state_reg[1]\(7),
      I3 => \FSM_sequential_pr_state_reg[1]\(6),
      O => \FSM_sequential_pr_state[1]_i_6_n_0\
    );
done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => out_multiplier(0),
      I2 => Q(1),
      I3 => Q(0),
      O => q_reg_0
    );
\q_i_1__171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => sel0(7),
      I1 => q_reg_4,
      I2 => q_reg_5,
      I3 => CO(0),
      I4 => q_reg_6,
      O => q_reg_2
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_3,
      Q => sel0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1259 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1259 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1259;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1259 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_126 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__29\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__29_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__61\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_126 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_126;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_126 is
  signal data24 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\q_i_13__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(30),
      I1 => data25(0),
      I2 => \q_reg_i_5__29\,
      I3 => data26(0),
      I4 => \q_reg_i_5__29_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(30),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__61\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1260 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1260 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1260;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1260 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\q_i_1__173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => CO(0),
      I4 => q_reg_5,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1261 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1261 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1261;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1261 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
S_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => S(0)
    );
\q_i_1__135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => q_reg_4,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1262 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1262 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1262;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1262 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1263 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1263 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1263;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1263 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1264 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1264 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1264;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1264 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1265 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1265 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1265;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1265 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1266 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1266 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1266;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1266 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1267 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1267 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1267;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1267 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1268 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1268 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1268;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1268 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1269 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1269 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1269;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1269 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_127 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__30\ : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__30_0\ : in STD_LOGIC;
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__62\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_127 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_127;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_127 is
  signal data24 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\q_i_13__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(31),
      I1 => data25(0),
      I2 => \q_reg_i_5__30\,
      I3 => data26(0),
      I4 => \q_reg_i_5__30_0\,
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(31),
      I1 => data25(0),
      I2 => r2(0),
      I3 => data26(0),
      I4 => \q_reg_i_5__62\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1270 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1270 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1270;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1270 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1271 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1271 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1271;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1271 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1272 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1272 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1272;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1272 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
S_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => S(0)
    );
\q_i_1__136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => q_reg_4,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1273 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1273 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1273;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1273 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1274 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1274 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1274;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1274 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1275 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1275 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1275;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1275 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1276 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1276 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1276;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1276 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1277 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1277 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1277;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1277 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1278 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1278 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1278;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1278 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1279 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1279 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1279;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1279 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_128 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__34\ : in STD_LOGIC;
    \q_reg_i_5__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_128 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_128;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_128 is
  signal data24 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\q_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(3),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
\q_i_13__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(3),
      I1 => data25(0),
      I2 => \q_reg_i_5__34\,
      I3 => data26(0),
      I4 => \q_reg_i_5__34_0\,
      I5 => data27(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1280 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1280 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1280;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1280 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1281 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1281 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1281;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1281 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1282 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1282 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1282;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1282 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1283 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1283 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1283;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1283 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
S_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => S(0)
    );
\q_i_1__137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => q_reg_4,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1284 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1284 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1284;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1284 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1285 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1285 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1285;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1285 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1286 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1286 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1286;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1286 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1287 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1287 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1287;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1287 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1288 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1288 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1288;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1288 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1289 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1289 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1289;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1289 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_129 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__35\ : in STD_LOGIC;
    \q_reg_i_5__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_129 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_129;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_129 is
  signal data24 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\q_i_13__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(4),
      I1 => data25(0),
      I2 => \q_reg_i_5__35\,
      I3 => data26(0),
      I4 => \q_reg_i_5__35_0\,
      I5 => data27(0),
      O => q_reg_1
    );
\q_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(4),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1290 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1290 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1290;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1290 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1291 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1291 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1291;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1291 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1292 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1292 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1292;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1292 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1293 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1293 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1293;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1293 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1294 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1294 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1294;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1294 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
S_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => S(0)
    );
\q_i_1__138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_2,
      I2 => q_reg_3,
      I3 => q_reg_4,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1295 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1295 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1295;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1295 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1296 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1296 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1296;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1296 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1297 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1297 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1297;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1297 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1298 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1298 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1298;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1298 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1299 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1299 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1299;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1299 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_130 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__36\ : in STD_LOGIC;
    \q_reg_i_5__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_130 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_130;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_130 is
  signal data24 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\q_i_13__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(5),
      I1 => data25(0),
      I2 => \q_reg_i_5__36\,
      I3 => data26(0),
      I4 => \q_reg_i_5__36_0\,
      I5 => data27(0),
      O => q_reg_1
    );
\q_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(5),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1300 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1300 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1300;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1300 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1301 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1301 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1301;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1301 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1302 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1302 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1302;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1302 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1303 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1303 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1303;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1303 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1304 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1304 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1304;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1304 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1305 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1305 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1305;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1305 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1306 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1306 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1306;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1306 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1307 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1307 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1307;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1307 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1308 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1308 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1308;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1308 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1309 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1309 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1309;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1309 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_131 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__37\ : in STD_LOGIC;
    \q_reg_i_5__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_131 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_131;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_131 is
  signal data24 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\q_i_13__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(6),
      I1 => data25(0),
      I2 => \q_reg_i_5__37\,
      I3 => data26(0),
      I4 => \q_reg_i_5__37_0\,
      I5 => data27(0),
      O => q_reg_1
    );
\q_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(6),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1310 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1310 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1310;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1310 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1311 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1311 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1311;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1311 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1312 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1312 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1312;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1312 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1313 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1313 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1313;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1313 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1314 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1314 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1314;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1314 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1315 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1315 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1315;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1315 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1316 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1316 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1316;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1316 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1317 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1317 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1317;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1317 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1318 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1318 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1318;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1318 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1319 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1319 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1319;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1319 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_132 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__38\ : in STD_LOGIC;
    \q_reg_i_5__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_132 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_132;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_132 is
  signal data24 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\q_i_13__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(7),
      I1 => data25(0),
      I2 => \q_reg_i_5__38\,
      I3 => data26(0),
      I4 => \q_reg_i_5__38_0\,
      I5 => data27(0),
      O => q_reg_1
    );
\q_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(7),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1320 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1320 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1320;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1320 is
  signal q_reg_n_0 : STD_LOGIC;
begin
\S_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_reg_n_0,
      I1 => MultOut(0),
      O => q_reg_0(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_1,
      Q => q_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1321 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1321 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1321;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1321 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1322 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1322 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1322;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1322 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1323 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1323 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1323;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1323 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1324 is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1324 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1324;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1324 is
  signal \^sl_map\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sl_map(0) <= \^sl_map\(0);
\S_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => MultOut(0),
      O => q_reg_1(0)
    );
\q_i_1__144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => \^sl_map\(0),
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      I4 => CO(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => en,
      CLR => MultReset,
      D => q_reg_2,
      Q => \^sl_map\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1325 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1325 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1325;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1325 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1326 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1326 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1326;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1326 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1327 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1327 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1327;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1327 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1328 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1328 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1328;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1328 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1329 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1329 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1329;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1329 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_133 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__39\ : in STD_LOGIC;
    \q_reg_i_5__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_133 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_133;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_133 is
  signal data24 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\q_i_13__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(8),
      I1 => data25(0),
      I2 => \q_reg_i_5__39\,
      I3 => data26(0),
      I4 => \q_reg_i_5__39_0\,
      I5 => data27(0),
      O => q_reg_1
    );
\q_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(8),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1330 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1330 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1330;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1330 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1331 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1331 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1331;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1331 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1332 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1332 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1332;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1332 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1333 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1333 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1333;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1333 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1334 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1334 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1334;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1334 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1335 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1335 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1335;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1335 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1336 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1336 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1336;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1336 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1337 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1337 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1337;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1337 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1338 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1338 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1338;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1338 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1339 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1339 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1339;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1339 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_134 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__40\ : in STD_LOGIC;
    \q_reg_i_5__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_134 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_134;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_134 is
  signal data24 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\q_i_13__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(9),
      I1 => data25(0),
      I2 => \q_reg_i_5__40\,
      I3 => data26(0),
      I4 => \q_reg_i_5__40_0\,
      I5 => data27(0),
      O => q_reg_1
    );
\q_i_13__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data24(9),
      I1 => data25(0),
      I2 => r1(1),
      I3 => data26(0),
      I4 => r1(0),
      I5 => data27(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[7].writeReg_reg\(7),
      CLR => Reset,
      D => datIn(0),
      Q => data24(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1340 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1340 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1340;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1340 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1341 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1341 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1341;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1341 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1342 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1342 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1342;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1342 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1343 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1343 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1343;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1343 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1344 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1344 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1344;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1344 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1345 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1345 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1345;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1345 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1346 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1346 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1346;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1346 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1347 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1347 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1347;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1347 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1348 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1348 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1348;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1348 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1349 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1349 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1349;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1349 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_135 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_135 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_135;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_135 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1350 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1350 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1350;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1350 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1351 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1351 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1351;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1351 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1352 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1352 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1352;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1352 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1353 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1353 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1353;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1353 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1354 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1354 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1354;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1354 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1355 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1355 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1355;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1355 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1356 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1356 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1356;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1356 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MemRegWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1357 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1357 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1357;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1357 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1358 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1358 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1358;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1358 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1359 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1359 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1359;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1359 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_136 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_136 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_136;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_136 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1360 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1360 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1360;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1360 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1361 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1361 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1361;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1361 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1362 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1362 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1362;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1362 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1363 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1363 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1363;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1363 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1364 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1364 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1364;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1364 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1365 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1365 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1365;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1365 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1366 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1366 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1366;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1366 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1367 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1367 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1367;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1367 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1368 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1368 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1368;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1368 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1369 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1369 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1369;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1369 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_137 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_137 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_137;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_137 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1370 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1370 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1370;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1370 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1371 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1371 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1371;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1371 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1372 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1372 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1372;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1372 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1373 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1373 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1373;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1373 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1374 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1374 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1374;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1374 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1375 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1375 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1375;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1375 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1376 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1376 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1376;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1376 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1377 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1377 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1377;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1377 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1378 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1378 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1378;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1378 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1379 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1379 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1379;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1379 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_138 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_138 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_138;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_138 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1380 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1380 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1380;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1380 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1381 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1381 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1381;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1381 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1382 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1382 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1382;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1382 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1383 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1383 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1383;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1383 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1384 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1384 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1384;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1384 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1385 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1385 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1385;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1385 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1386 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1386 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1386;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1386 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1387 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1387 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1387;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1387 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1388 is
  port (
    q_reg_0 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1388 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1388;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1388 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1389 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \ALUOp_reg[3]_i_2\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[0]_i_1\ : in STD_LOGIC;
    \ALUOp_reg[3]_i_2_0\ : in STD_LOGIC;
    \ALUOp_reg[3]_i_2_1\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[0]_i_1_0\ : in STD_LOGIC;
    Op : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_nx_state_reg[0]_i_1_1\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[0]_i_1_2\ : in STD_LOGIC;
    \ALUOp_reg[3]_i_2_2\ : in STD_LOGIC;
    \PCIn_reg[2]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1389 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1389;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1389 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUSrcB_reg[2]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of WrCLO_reg_i_4 : label is "soft_lutpair0";
begin
  q_reg_0 <= \^q_reg_0\;
\ALUOp_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFFFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \ALUOp_reg[3]_i_2_1\,
      I2 => \FSM_sequential_nx_state_reg[0]_i_1\,
      I3 => \ALUOp_reg[3]_i_2_0\,
      I4 => \ALUOp_reg[3]_i_2\,
      I5 => \ALUOp_reg[3]_i_2_2\,
      O => q_reg_4
    );
\ALUOp_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFDFEFDFEEE"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_nx_state_reg[0]_i_1\,
      I2 => \ALUOp_reg[3]_i_2_1\,
      I3 => \ALUOp_reg[3]_i_2_0\,
      I4 => \ALUOp_reg[3]_i_2\,
      I5 => \ALUOp_reg[3]_i_2_2\,
      O => q_reg_3
    );
\ALUSrcB_reg[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \ALUOp_reg[3]_i_2\,
      I2 => \FSM_sequential_nx_state_reg[0]_i_1\,
      I3 => \ALUOp_reg[3]_i_2_0\,
      I4 => \ALUOp_reg[3]_i_2_1\,
      O => q_reg_1
    );
\FSM_sequential_nx_state_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF09FF09"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_nx_state_reg[0]_i_1\,
      I2 => \FSM_sequential_nx_state_reg[0]_i_1_0\,
      I3 => Op(0),
      I4 => \FSM_sequential_nx_state_reg[0]_i_1_1\,
      I5 => \FSM_sequential_nx_state_reg[0]_i_1_2\,
      O => q_reg_2
    );
\PCIn_reg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[2]_i_1\(0),
      O => q_reg_6
    );
WrCLO_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \ALUOp_reg[3]_i_2_1\,
      O => q_reg_5
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_139 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_139 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_139;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_139 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1390 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[12]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1390 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1390;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1390 is
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  p_1_in(0) <= \^p_1_in\(0);
\PCIn_reg[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \PCIn_reg[12]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^p_1_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1391 is
  port (
    q_reg_0 : out STD_LOGIC;
    rd : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \writeRd[0].writeReg_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : out STD_LOGIC_VECTOR ( 2 to 2 );
    \writeRd[6].writeReg_reg\ : out STD_LOGIC_VECTOR ( 6 to 6 );
    \writeRd[14].writeReg_reg\ : out STD_LOGIC_VECTOR ( 14 to 14 );
    \writeRd[16].writeReg_reg\ : out STD_LOGIC_VECTOR ( 16 to 16 );
    \writeRd[18].writeReg_reg\ : out STD_LOGIC_VECTOR ( 18 to 18 );
    \writeRd[20].writeReg_reg\ : out STD_LOGIC_VECTOR ( 20 to 20 );
    \writeRd[22].writeReg_reg\ : out STD_LOGIC_VECTOR ( 22 to 22 );
    \writeRd[24].writeReg_reg\ : out STD_LOGIC_VECTOR ( 24 to 24 );
    \writeRd[26].writeReg_reg\ : out STD_LOGIC_VECTOR ( 26 to 26 );
    \writeRd[28].writeReg_reg\ : out STD_LOGIC_VECTOR ( 28 to 28 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    \PCIn_reg[13]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1391 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1391;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1391 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^rd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[13]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q_i_2__34\ : label is "soft_lutpair1";
begin
  q_reg_0 <= \^q_reg_0\;
  rd(0) <= \^rd\(0);
\PCIn_reg[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[13]_i_1\(0),
      O => q_reg_1
    );
\q_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_3(0),
      I3 => RegWrite,
      I4 => q_reg_3(2),
      I5 => q_reg_3(1),
      O => \writeRd[0].writeReg_reg\(0)
    );
\q_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => RegWrite,
      I3 => q_reg_3(0),
      I4 => q_reg_3(2),
      I5 => q_reg_3(1),
      O => \writeRd[2].writeReg_reg\(2)
    );
\q_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_3(0),
      I3 => q_reg_3(1),
      I4 => q_reg_3(2),
      I5 => RegWrite,
      O => \writeRd[6].writeReg_reg\(6)
    );
\q_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_3(0),
      I3 => q_reg_3(2),
      I4 => RegWrite,
      I5 => q_reg_3(1),
      O => \writeRd[14].writeReg_reg\(14)
    );
\q_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(0),
      I2 => q_reg_3(3),
      I3 => RegWrite,
      I4 => q_reg_3(2),
      I5 => q_reg_3(1),
      O => \writeRd[16].writeReg_reg\(16)
    );
\q_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(1),
      I2 => q_reg_3(0),
      I3 => RegWrite,
      I4 => q_reg_3(2),
      I5 => q_reg_3(3),
      O => \writeRd[18].writeReg_reg\(18)
    );
\q_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(0),
      I2 => q_reg_3(1),
      I3 => RegWrite,
      I4 => q_reg_3(2),
      I5 => q_reg_3(3),
      O => \writeRd[20].writeReg_reg\(20)
    );
\q_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(2),
      I2 => q_reg_3(0),
      I3 => RegWrite,
      I4 => q_reg_3(3),
      I5 => q_reg_3(1),
      O => \writeRd[22].writeReg_reg\(22)
    );
\q_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(1),
      I2 => q_reg_3(2),
      I3 => RegWrite,
      I4 => q_reg_3(0),
      I5 => q_reg_3(3),
      O => \writeRd[24].writeReg_reg\(24)
    );
\q_i_1__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(1),
      I2 => q_reg_3(0),
      I3 => RegWrite,
      I4 => q_reg_3(3),
      I5 => q_reg_3(2),
      O => \writeRd[26].writeReg_reg\(26)
    );
\q_i_1__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(0),
      I2 => q_reg_3(2),
      I3 => RegWrite,
      I4 => q_reg_3(3),
      I5 => q_reg_3(1),
      O => \writeRd[28].writeReg_reg\(28)
    );
\q_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => q_reg_2,
      O => \^rd\(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1392 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : out STD_LOGIC;
    \writeRd[17].writeReg_reg\ : out STD_LOGIC_VECTOR ( 17 to 17 );
    \writeRd[21].writeReg_reg\ : out STD_LOGIC_VECTOR ( 21 to 21 );
    \writeRd[25].writeReg_reg\ : out STD_LOGIC_VECTOR ( 25 to 25 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    \PCIn_reg[14]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1392 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1392;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1392 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[14]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_i_3__34\ : label is "soft_lutpair2";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_1(0) <= \^q_reg_1\(0);
\PCIn_reg[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[14]_i_1\(0),
      O => q_reg_2
    );
\q_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^q_reg_1\(0),
      I1 => rd(1),
      I2 => RegWrite,
      I3 => rd(0),
      I4 => rd(2),
      I5 => rd(3),
      O => \writeRd[17].writeReg_reg\(17)
    );
\q_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q_reg_1\(0),
      I1 => rd(2),
      I2 => RegWrite,
      I3 => rd(0),
      I4 => rd(3),
      I5 => rd(1),
      O => \writeRd[21].writeReg_reg\(21)
    );
\q_i_1__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q_reg_1\(0),
      I1 => rd(1),
      I2 => RegWrite,
      I3 => rd(0),
      I4 => rd(3),
      I5 => rd(2),
      O => \writeRd[25].writeReg_reg\(25)
    );
\q_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => q_reg_3,
      O => \^q_reg_1\(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1393 is
  port (
    q_reg_0 : out STD_LOGIC;
    rd : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : out STD_LOGIC_VECTOR ( 3 to 3 );
    \writeRd[9].writeReg_reg\ : out STD_LOGIC_VECTOR ( 9 to 9 );
    \writeRd[10].writeReg_reg\ : out STD_LOGIC_VECTOR ( 10 to 10 );
    \writeRd[11].writeReg_reg\ : out STD_LOGIC_VECTOR ( 11 to 11 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    \PCIn_reg[15]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_4 : in STD_LOGIC;
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1393 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1393;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1393 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^rd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[15]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_i_1__71\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_i_1__78\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_i_6__73\ : label is "soft_lutpair4";
begin
  q_reg_0 <= \^q_reg_0\;
  rd(0) <= \^rd\(0);
\PCIn_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[15]_i_1\(0),
      O => q_reg_1
    );
\q_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_4,
      I3 => q_reg_3(2),
      I4 => RegWrite,
      O => \writeRd[3].writeReg_reg\(3)
    );
\q_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_3(2),
      I3 => q_reg_3(0),
      I4 => q_reg_3(1),
      I5 => RegWrite,
      O => \writeRd[9].writeReg_reg\(9)
    );
\q_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_3(1),
      I3 => q_reg_3(2),
      I4 => q_reg_3(0),
      I5 => RegWrite,
      O => \writeRd[10].writeReg_reg\(10)
    );
\q_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_4,
      I3 => RegWrite,
      I4 => q_reg_3(2),
      O => \writeRd[11].writeReg_reg\(11)
    );
\q_i_6__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => q_reg_2,
      O => \^rd\(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1394 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : out STD_LOGIC_VECTOR ( 7 to 7 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    \PCIn_reg[16]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_4 : in STD_LOGIC;
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1394 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1394;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1394 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[16]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_i_5__34\ : label is "soft_lutpair5";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_1(0) <= \^q_reg_1\(0);
\PCIn_reg[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[16]_i_1\(0),
      O => q_reg_2
    );
\q_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^q_reg_1\(0),
      I1 => rd(1),
      I2 => q_reg_4,
      I3 => RegWrite,
      I4 => rd(0),
      O => \writeRd[7].writeReg_reg\(7)
    );
\q_i_5__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => q_reg_3,
      O => \^q_reg_1\(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1395 is
  port (
    q_reg_0 : out STD_LOGIC;
    rd : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : out STD_LOGIC_VECTOR ( 27 to 27 );
    \writeRd[29].writeReg_reg\ : out STD_LOGIC_VECTOR ( 29 to 29 );
    \writeRd[30].writeReg_reg\ : out STD_LOGIC_VECTOR ( 30 to 30 );
    \writeRd[31].writeReg_reg\ : out STD_LOGIC_VECTOR ( 31 to 31 );
    \writeRd[15].writeReg_reg\ : out STD_LOGIC_VECTOR ( 15 to 15 );
    \writeRd[23].writeReg_reg\ : out STD_LOGIC_VECTOR ( 23 to 23 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    \PCIn_reg[17]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_4 : in STD_LOGIC;
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1395 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1395;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1395 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^rd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PCIn_reg[17]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_i_1__92\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_i_1__96\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_i_1__97\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_i_1__98\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_i_3__33\ : label is "soft_lutpair8";
begin
  q_reg_0 <= \^q_reg_0\;
  rd(0) <= \^rd\(0);
\PCIn_reg[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[17]_i_1\(0),
      O => q_reg_1
    );
\q_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(2),
      I2 => q_reg_4,
      I3 => q_reg_3(3),
      I4 => RegWrite,
      O => \writeRd[27].writeReg_reg\(27)
    );
\q_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(1),
      I2 => RegWrite,
      I3 => q_reg_3(0),
      I4 => q_reg_3(3),
      I5 => q_reg_3(2),
      O => \writeRd[29].writeReg_reg\(29)
    );
\q_i_1__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(0),
      I2 => q_reg_3(1),
      I3 => RegWrite,
      I4 => q_reg_3(3),
      I5 => q_reg_3(2),
      O => \writeRd[30].writeReg_reg\(30)
    );
\q_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => RegWrite,
      I1 => \^rd\(0),
      I2 => q_reg_4,
      I3 => q_reg_3(3),
      I4 => q_reg_3(2),
      O => \writeRd[31].writeReg_reg\(31)
    );
\q_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => RegWrite,
      I1 => \^rd\(0),
      I2 => q_reg_4,
      I3 => q_reg_3(3),
      I4 => q_reg_3(2),
      O => \writeRd[15].writeReg_reg\(15)
    );
\q_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^rd\(0),
      I1 => q_reg_3(3),
      I2 => q_reg_4,
      I3 => RegWrite,
      I4 => q_reg_3(2),
      O => \writeRd[23].writeReg_reg\(23)
    );
\q_i_3__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => q_reg_2,
      O => \^rd\(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1396 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_rep_0 : out STD_LOGIC;
    \q_reg_rep__0_0\ : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[18]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1396 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1396;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1396 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of q_reg : label is "q_reg";
  attribute ORIG_CELL_NAME of q_reg_rep : label is "q_reg";
  attribute ORIG_CELL_NAME of \q_reg_rep__0\ : label is "q_reg";
begin
  q_reg_0 <= \^q_reg_0\;
\PCIn_reg[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[18]_i_1\(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => q_reg_rep_0
    );
\q_reg_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \q_reg_rep__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1397 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_rep_0 : out STD_LOGIC;
    \q_reg_rep__0_0\ : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[19]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RegDst : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1397 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1397;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1397 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of q_reg : label is "q_reg";
  attribute ORIG_CELL_NAME of q_reg_rep : label is "q_reg";
  attribute ORIG_CELL_NAME of \q_reg_rep__0\ : label is "q_reg";
begin
  q_reg_0 <= \^q_reg_0\;
\PCIn_reg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[19]_i_1\(0),
      O => q_reg_1
    );
\q_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_3,
      I2 => r2(0),
      I3 => RegDst,
      I4 => q_reg_4,
      O => q_reg_2
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => q_reg_rep_0
    );
\q_reg_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \q_reg_rep__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1398 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[20]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1398 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1398;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1398 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
\PCIn_reg[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[20]_i_1\(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1399 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : out STD_LOGIC_VECTOR ( 19 to 19 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RegDst : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    \PCIn_reg[21]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1399 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1399;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1399 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
\PCIn_reg[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[21]_i_1\(0),
      O => q_reg_2
    );
\q_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_5,
      I2 => r2(1),
      I3 => RegDst,
      I4 => q_reg_6,
      I5 => RegWrite,
      O => \writeRd[19].writeReg_reg\(19)
    );
\q_i_2__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_3,
      I2 => r2(0),
      I3 => RegDst,
      I4 => q_reg_4,
      O => \^q_reg_1\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_140 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_140 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_140;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_140 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1400 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[0]_i_2\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[0]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[0]_i_2_1\ : in STD_LOGIC;
    \PCIn_reg[3]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1400 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1400;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1400 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_nx_state_reg[3]_i_7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \PCIn_reg[3]_i_5\ : label is "soft_lutpair9";
begin
  q_reg_0 <= \^q_reg_0\;
\FSM_sequential_nx_state_reg[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_nx_state_reg[0]_i_2\,
      I2 => \FSM_sequential_nx_state_reg[0]_i_2_0\,
      I3 => \FSM_sequential_nx_state_reg[0]_i_2_1\,
      O => q_reg_1
    );
\PCIn_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[3]_i_1\(0),
      O => q_reg_2
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1401 is
  port (
    r2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    \writeRd[1].writeReg_reg\ : out STD_LOGIC_VECTOR ( 1 to 1 );
    \writeRd[4].writeReg_reg\ : out STD_LOGIC_VECTOR ( 4 to 4 );
    \writeRd[5].writeReg_reg\ : out STD_LOGIC_VECTOR ( 5 to 5 );
    \writeRd[8].writeReg_reg\ : out STD_LOGIC_VECTOR ( 8 to 8 );
    \writeRd[12].writeReg_reg\ : out STD_LOGIC_VECTOR ( 12 to 12 );
    \writeRd[13].writeReg_reg\ : out STD_LOGIC_VECTOR ( 13 to 13 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RegDst : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    \PCIn_reg[22]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RegWrite : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1401 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1401;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1401 is
  signal \q_i_2__99_n_0\ : STD_LOGIC;
  signal \^r2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_i_1__72\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_i_1__73\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_i_1__75\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_i_1__79\ : label is "soft_lutpair11";
begin
  r2(0) <= \^r2\(0);
\PCIn_reg[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r2\(0),
      I1 => \PCIn_reg[22]_i_1\(0),
      O => q_reg_0
    );
\q_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400040"
    )
        port map (
      I0 => \q_i_2__99_n_0\,
      I1 => RegWrite,
      I2 => q_reg_4,
      I3 => RegDst,
      I4 => q_reg_5,
      I5 => q_reg_6,
      O => \writeRd[1].writeReg_reg\(1)
    );
\q_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \q_i_2__99_n_0\,
      I1 => RegWrite,
      I2 => q_reg_7(1),
      I3 => q_reg_7(2),
      I4 => q_reg_7(0),
      O => \writeRd[4].writeReg_reg\(4)
    );
\q_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \q_i_2__99_n_0\,
      I1 => q_reg_7(1),
      I2 => q_reg_7(0),
      I3 => q_reg_7(2),
      I4 => RegWrite,
      O => \writeRd[5].writeReg_reg\(5)
    );
\q_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \q_i_2__99_n_0\,
      I1 => RegWrite,
      I2 => q_reg_7(2),
      I3 => q_reg_7(0),
      I4 => q_reg_7(1),
      O => \writeRd[8].writeReg_reg\(8)
    );
\q_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \q_i_2__99_n_0\,
      I1 => q_reg_7(1),
      I2 => q_reg_7(2),
      I3 => q_reg_7(0),
      I4 => RegWrite,
      O => \writeRd[12].writeReg_reg\(12)
    );
\q_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q_i_2__99_n_0\,
      I1 => q_reg_7(2),
      I2 => q_reg_7(0),
      I3 => RegWrite,
      I4 => q_reg_7(1),
      O => \writeRd[13].writeReg_reg\(13)
    );
\q_i_2__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^r2\(0),
      I1 => q_reg_1,
      I2 => q_reg_2(0),
      I3 => RegDst,
      I4 => q_reg_3,
      O => \q_i_2__99_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^r2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1402 is
  port (
    r1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_rep_0 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[23]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1402 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1402;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1402 is
  signal \^r1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of q_reg : label is "q_reg";
  attribute ORIG_CELL_NAME of q_reg_rep : label is "q_reg";
begin
  r1(0) <= \^r1\(0);
\PCIn_reg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r1\(0),
      I1 => \PCIn_reg[23]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^r1\(0)
    );
q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => q_reg_rep_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1403 is
  port (
    r1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_rep_0 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[24]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1403 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1403;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1403 is
  signal \^r1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of q_reg : label is "q_reg";
  attribute ORIG_CELL_NAME of q_reg_rep : label is "q_reg";
begin
  r1(0) <= \^r1\(0);
\PCIn_reg[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r1\(0),
      I1 => \PCIn_reg[24]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^r1\(0)
    );
q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => q_reg_rep_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1404 is
  port (
    r1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[25]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1404 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1404;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1404 is
  signal \^r1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  r1(0) <= \^r1\(0);
\PCIn_reg[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r1\(0),
      I1 => \PCIn_reg[25]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^r1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1405 is
  port (
    r1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[26]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1405 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1405;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1405 is
  signal \^r1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  r1(0) <= \^r1\(0);
\PCIn_reg[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r1\(0),
      I1 => \PCIn_reg[26]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^r1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1406 is
  port (
    r1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[27]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1406 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1406;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1406 is
  signal \^r1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  r1(0) <= \^r1\(0);
\PCIn_reg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r1\(0),
      I1 => \PCIn_reg[27]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^r1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1407 is
  port (
    Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    WrCLO_reg_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ALUOp_reg[2]_i_1\ : in STD_LOGIC;
    \ALUOp_reg[2]_i_1_0\ : in STD_LOGIC;
    \ALUOp_reg[2]_i_1_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1407 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1407;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1407 is
  signal \^op\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MemtoReg_reg[1]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \MemtoReg_reg[2]_i_8\ : label is "soft_lutpair12";
begin
  Op(0) <= \^op\(0);
\ALUOp_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060606063606060"
    )
        port map (
      I0 => \^op\(0),
      I1 => WrCLO_reg_i_3(0),
      I2 => WrCLO_reg_i_3(2),
      I3 => \ALUOp_reg[2]_i_1\,
      I4 => \ALUOp_reg[2]_i_1_0\,
      I5 => \ALUOp_reg[2]_i_1_1\,
      O => q_reg_1
    );
\MemtoReg_reg[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^op\(0),
      I1 => WrCLO_reg_i_3(0),
      O => q_reg_2
    );
\MemtoReg_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4544"
    )
        port map (
      I0 => \^op\(0),
      I1 => WrCLO_reg_i_3(1),
      I2 => WrCLO_reg_i_3(2),
      I3 => WrCLO_reg_i_3(0),
      I4 => WrCLO_reg_i_3(3),
      I5 => WrCLO_reg_i_3(4),
      O => q_reg_0
    );
\MemtoReg_reg[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^op\(0),
      I1 => WrCLO_reg_i_3(1),
      I2 => WrCLO_reg_i_3(2),
      O => q_reg_3
    );
WrCLO_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^op\(0),
      I1 => WrCLO_reg_i_3(4),
      I2 => WrCLO_reg_i_3(0),
      I3 => WrCLO_reg_i_3(1),
      I4 => WrCLO_reg_i_3(2),
      I5 => WrCLO_reg_i_3(3),
      O => q_reg_4
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^op\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1408 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[3]\ : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]\ : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_1\ : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Op : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ALUSrcB_reg[1]\ : in STD_LOGIC;
    \ALUSrcB_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[1]_i_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_nx_state_reg[3]_i_1\ : in STD_LOGIC;
    \MemtoReg_reg[2]_i_1\ : in STD_LOGIC;
    \MemtoReg_reg[2]_i_1_0\ : in STD_LOGIC;
    \MemtoReg_reg[2]_i_1_1\ : in STD_LOGIC;
    \MemtoReg_reg[0]\ : in STD_LOGIC;
    \MemtoReg_reg[1]\ : in STD_LOGIC;
    RegDst_reg_i_2 : in STD_LOGIC;
    RegDst_reg_i_2_0 : in STD_LOGIC;
    RegDst_reg_i_2_1 : in STD_LOGIC;
    RegDst_reg_i_2_2 : in STD_LOGIC;
    RegDst_reg_i_2_3 : in STD_LOGIC;
    \MemtoReg_reg[0]_i_1_0\ : in STD_LOGIC;
    \MemtoReg_reg[0]_i_1_1\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[3]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1408 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1408;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1408 is
  signal \FSM_sequential_nx_state_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \MemtoReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \MemtoReg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_6\ : STD_LOGIC;
  signal \^q_reg_8\ : STD_LOGIC;
begin
  q_reg_0(0) <= \^q_reg_0\(0);
  q_reg_2 <= \^q_reg_2\;
  q_reg_6 <= \^q_reg_6\;
  q_reg_8 <= \^q_reg_8\;
\ALUSrcB_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFEFF00000000"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(1),
      I2 => Op(0),
      I3 => \ALUSrcB_reg[1]\,
      I4 => Op(2),
      I5 => \ALUSrcB_reg[1]_0\,
      O => q_reg_1(0)
    );
\FSM_sequential_nx_state_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(1),
      I2 => Op(0),
      I3 => Op(3),
      I4 => Op(4),
      I5 => Op(2),
      O => \^q_reg_8\
    );
\FSM_sequential_nx_state_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \FSM_sequential_nx_state_reg[1]_i_6\,
      I2 => Q(3),
      O => \FSM_sequential_pr_state_reg[3]\
    );
\FSM_sequential_nx_state_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000040400C"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(2),
      I2 => Op(1),
      I3 => Op(0),
      I4 => Op(3),
      I5 => Op(4),
      O => q_reg_3
    );
\FSM_sequential_nx_state_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \FSM_sequential_nx_state_reg[3]_i_6_n_0\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \FSM_sequential_nx_state_reg[3]_i_1\,
      I5 => \^q_reg_2\,
      O => \FSM_sequential_pr_state_reg[1]\
    );
\FSM_sequential_nx_state_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111111"
    )
        port map (
      I0 => \^q_reg_8\,
      I1 => Q(3),
      I2 => \FSM_sequential_nx_state_reg[3]_i_2\,
      I3 => RegDst_reg_i_2_1,
      I4 => RegDst_reg_i_2_2,
      O => \FSM_sequential_pr_state_reg[3]_1\
    );
\FSM_sequential_nx_state_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(0),
      I2 => Op(3),
      I3 => Op(4),
      I4 => Op(2),
      O => \FSM_sequential_nx_state_reg[3]_i_6_n_0\
    );
\MemtoReg_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F700"
    )
        port map (
      I0 => \MemtoReg_reg[0]\,
      I1 => Op(0),
      I2 => \^q_reg_0\(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \MemtoReg_reg[0]_i_2_n_0\,
      O => \FSM_sequential_pr_state_reg[3]_0\(0)
    );
\MemtoReg_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q_reg_8\,
      I1 => Q(3),
      I2 => RegDst_reg_i_2_2,
      I3 => \MemtoReg_reg[0]_i_1_0\,
      I4 => \MemtoReg_reg[0]_i_1_1\,
      O => \MemtoReg_reg[0]_i_2_n_0\
    );
\MemtoReg_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111FF1F1111"
    )
        port map (
      I0 => \MemtoReg_reg[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => \MemtoReg_reg[0]\,
      I3 => \MemtoReg_reg[1]\,
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_pr_state_reg[3]_0\(1)
    );
\MemtoReg_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D00D"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(2),
      I2 => Op(1),
      I3 => Op(0),
      I4 => Op(4),
      I5 => Op(3),
      O => \MemtoReg_reg[1]_i_2_n_0\
    );
\MemtoReg_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AE00AE000000AE"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => \^q_reg_0\(0),
      I2 => \FSM_sequential_nx_state_reg[3]_i_1\,
      I3 => \MemtoReg_reg[2]_i_1\,
      I4 => \MemtoReg_reg[2]_i_1_0\,
      I5 => \MemtoReg_reg[2]_i_1_1\,
      O => q_reg_5
    );
\MemtoReg_reg[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(2),
      I2 => Op(1),
      I3 => Op(0),
      O => \^q_reg_6\
    );
PCWrite_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000301000103"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(4),
      I2 => Op(3),
      I3 => Op(0),
      I4 => Op(1),
      I5 => Op(2),
      O => q_reg_4
    );
RegDst_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAA88A"
    )
        port map (
      I0 => \MemtoReg_reg[1]_i_2_n_0\,
      I1 => RegDst_reg_i_2,
      I2 => RegDst_reg_i_2_0,
      I3 => RegDst_reg_i_2_1,
      I4 => RegDst_reg_i_2_2,
      I5 => RegDst_reg_i_2_3,
      O => q_reg_7
    );
UpperImm_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(4),
      I2 => Op(3),
      I3 => Op(1),
      I4 => Op(0),
      I5 => Op(2),
      O => \^q_reg_2\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1409 is
  port (
    Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[0]\ : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \MemtoReg_reg[0]_i_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ALUOp_reg[1]\ : in STD_LOGIC;
    \ALUOp_reg[1]_0\ : in STD_LOGIC;
    \ALUOp_reg[1]_1\ : in STD_LOGIC;
    \PCSource_reg[1]\ : in STD_LOGIC;
    ALURegWrite_reg_i_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1409 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1409;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1409 is
  signal \^fsm_sequential_pr_state_reg[0]\ : STD_LOGIC;
  signal \^op\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MemtoReg_reg[1]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \PCSource_reg[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PCSource_reg[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PCSource_reg[1]_i_3\ : label is "soft_lutpair14";
begin
  \FSM_sequential_pr_state_reg[0]\ <= \^fsm_sequential_pr_state_reg[0]\;
  Op(0) <= \^op\(0);
  q_reg_1 <= \^q_reg_1\;
\ALUOp_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAABABAAAAAAA"
    )
        port map (
      I0 => \ALUOp_reg[1]\,
      I1 => \^q_reg_1\,
      I2 => \ALUOp_reg[1]_0\,
      I3 => \MemtoReg_reg[0]_i_1\(2),
      I4 => \MemtoReg_reg[0]_i_1\(1),
      I5 => \ALUOp_reg[1]_1\,
      O => D(0)
    );
ALURegWrite_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^op\(0),
      I2 => \MemtoReg_reg[0]_i_1\(0),
      I3 => \MemtoReg_reg[0]_i_1\(1),
      I4 => \MemtoReg_reg[0]_i_1\(2),
      I5 => ALURegWrite_reg_i_2,
      O => \^fsm_sequential_pr_state_reg[0]\
    );
\FSM_sequential_nx_state_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000501100008000"
    )
        port map (
      I0 => \^op\(0),
      I1 => \MemtoReg_reg[0]_i_1\(2),
      I2 => \MemtoReg_reg[0]_i_1\(0),
      I3 => \MemtoReg_reg[0]_i_1\(1),
      I4 => \MemtoReg_reg[0]_i_1\(3),
      I5 => \MemtoReg_reg[0]_i_1\(4),
      O => q_reg_3
    );
\MemtoReg_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^op\(0),
      I1 => \MemtoReg_reg[0]_i_1\(2),
      I2 => \MemtoReg_reg[0]_i_1\(4),
      I3 => \MemtoReg_reg[0]_i_1\(3),
      O => q_reg_4
    );
\PCSource_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^q_reg_1\,
      I3 => \MemtoReg_reg[0]_i_1\(1),
      I4 => \MemtoReg_reg[0]_i_1\(2),
      O => q_reg_0(0)
    );
\PCSource_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => \MemtoReg_reg[0]_i_1\(1),
      I2 => \MemtoReg_reg[0]_i_1\(2),
      I3 => Q(1),
      I4 => Q(0),
      O => q_reg_0(1)
    );
\PCSource_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AAAA"
    )
        port map (
      I0 => \PCSource_reg[1]\,
      I1 => \MemtoReg_reg[0]_i_1\(2),
      I2 => \MemtoReg_reg[0]_i_1\(1),
      I3 => \^q_reg_1\,
      I4 => \^fsm_sequential_pr_state_reg[0]\,
      O => q_reg_2(0)
    );
\PCSource_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^op\(0),
      I1 => \MemtoReg_reg[0]_i_1\(0),
      I2 => \MemtoReg_reg[0]_i_1\(3),
      I3 => \MemtoReg_reg[0]_i_1\(4),
      O => \^q_reg_1\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^op\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_141 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_141 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_141;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_141 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1410 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_pr_state_reg[3]\ : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ALUOp_reg[0]\ : in STD_LOGIC;
    \ALUOp_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_1\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_1_0\ : in STD_LOGIC;
    UpperImm_reg : in STD_LOGIC;
    \ALUSrcB_reg[2]\ : in STD_LOGIC;
    Op : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ALUOp_reg[3]\ : in STD_LOGIC;
    \ALUSrcB_reg[2]_0\ : in STD_LOGIC;
    RegDst_reg_i_3 : in STD_LOGIC;
    RegDst_reg_i_3_0 : in STD_LOGIC;
    RegDst_reg_i_3_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1410 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1410;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1410 is
  signal \ALUOp_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_nx_state_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUOp_reg[2]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_nx_state_reg[0]_i_4\ : label is "soft_lutpair15";
begin
  q_reg_0(0) <= \^q_reg_0\(0);
\ALUOp_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131313131113"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \ALUOp_reg[0]_i_2_n_0\,
      I3 => \ALUOp_reg[0]\,
      I4 => \ALUOp_reg[0]_0\,
      I5 => \^q_reg_0\(0),
      O => D(0)
    );
\ALUOp_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFE"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(4),
      I2 => Op(3),
      I3 => Op(0),
      I4 => Op(2),
      I5 => Op(1),
      O => \ALUOp_reg[0]_i_2_n_0\
    );
\ALUOp_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(0),
      I2 => Op(2),
      O => q_reg_4
    );
\ALUOp_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F800"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(1),
      I2 => \ALUOp_reg[3]\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => \FSM_sequential_nx_state_reg[2]_i_1\,
      O => D(1)
    );
ALUSrcA_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFFFF2FFFEF4"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(1),
      I2 => Op(3),
      I3 => Op(4),
      I4 => Op(0),
      I5 => Op(2),
      O => q_reg_3
    );
\ALUSrcB_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(1),
      O => q_reg_2
    );
\ALUSrcB_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ALUSrcB_reg[2]_0\,
      I1 => \^q_reg_0\(0),
      I2 => Op(0),
      I3 => Op(2),
      I4 => \ALUSrcB_reg[2]\,
      I5 => Op(1),
      O => q_reg_5(0)
    );
\FSM_sequential_nx_state_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(4),
      I2 => Op(3),
      I3 => Op(0),
      I4 => Op(2),
      O => q_reg_6
    );
\FSM_sequential_nx_state_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEEEFEFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \FSM_sequential_nx_state_reg[2]_i_5_n_0\,
      I3 => \FSM_sequential_nx_state_reg[2]_i_1\,
      I4 => \FSM_sequential_nx_state_reg[2]_i_1_0\,
      I5 => \^q_reg_0\(0),
      O => \FSM_sequential_pr_state_reg[3]\
    );
\FSM_sequential_nx_state_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002080"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(0),
      I2 => Op(2),
      I3 => Op(3),
      I4 => Op(4),
      I5 => Op(1),
      O => \FSM_sequential_nx_state_reg[2]_i_5_n_0\
    );
RegDst_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF2FFF2"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(2),
      I2 => Op(0),
      I3 => RegDst_reg_i_3,
      I4 => RegDst_reg_i_3_0,
      I5 => RegDst_reg_i_3_1,
      O => q_reg_7
    );
UpperImm_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000008000"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => UpperImm_reg,
      I2 => Q(0),
      I3 => \ALUSrcB_reg[2]\,
      I4 => Op(0),
      I5 => Op(2),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1411 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    SHAMTSel_reg_i_2 : in STD_LOGIC;
    SHAMTSel_reg_i_2_0 : in STD_LOGIC;
    SHAMTSel_reg_i_2_1 : in STD_LOGIC;
    SHAMTSel_reg_i_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCIn_reg[4]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1411 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1411;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1411 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUOp_reg[2]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \PCIn_reg[4]_i_5\ : label is "soft_lutpair16";
begin
  q_reg_0 <= \^q_reg_0\;
\ALUOp_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel_reg_i_2,
      I2 => SHAMTSel_reg_i_2_0,
      O => q_reg_2
    );
\ALUOp_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000043"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel_reg_i_2,
      I2 => SHAMTSel_reg_i_2_0,
      I3 => SHAMTSel_reg_i_2_1,
      I4 => SHAMTSel_reg_i_2_2(1),
      I5 => SHAMTSel_reg_i_2_2(0),
      O => q_reg_1
    );
\PCIn_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[4]_i_1\(0),
      O => q_reg_3
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1412 is
  port (
    Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \ALUSrcB_reg[2]\ : in STD_LOGIC;
    \ALUSrcB_reg[2]_0\ : in STD_LOGIC;
    \ALUSrcB_reg[2]_1\ : in STD_LOGIC;
    \ALUSrcB_reg[2]_2\ : in STD_LOGIC;
    \ALUOp_reg[3]\ : in STD_LOGIC;
    \MemtoReg_reg[2]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1412 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1412;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1412 is
  signal \ALUSrcB_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \^op\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op(0) <= \^op\(0);
\ALUOp_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \ALUSrcB_reg[2]\,
      I1 => \ALUSrcB_reg[2]_i_4_n_0\,
      I2 => \ALUOp_reg[3]\,
      I3 => \ALUSrcB_reg[2]_0\,
      I4 => \ALUSrcB_reg[2]_2\,
      O => \FSM_sequential_pr_state_reg[0]\(0)
    );
\ALUSrcB_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \ALUSrcB_reg[2]\,
      I1 => \ALUSrcB_reg[2]_i_4_n_0\,
      I2 => \ALUSrcB_reg[2]_0\,
      I3 => \ALUSrcB_reg[2]_1\,
      I4 => \ALUSrcB_reg[2]_2\,
      O => E(0)
    );
\ALUSrcB_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFBEFFBFEFFEEFBB"
    )
        port map (
      I0 => \^op\(0),
      I1 => \MemtoReg_reg[2]_i_2\(4),
      I2 => \MemtoReg_reg[2]_i_2\(0),
      I3 => \MemtoReg_reg[2]_i_2\(2),
      I4 => \MemtoReg_reg[2]_i_2\(3),
      I5 => \MemtoReg_reg[2]_i_2\(1),
      O => \ALUSrcB_reg[2]_i_4_n_0\
    );
\MemtoReg_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \^op\(0),
      I1 => \MemtoReg_reg[2]_i_2\(4),
      I2 => \MemtoReg_reg[2]_i_2\(3),
      I3 => \MemtoReg_reg[2]_i_2\(2),
      I4 => \MemtoReg_reg[2]_i_2\(0),
      I5 => \MemtoReg_reg[2]_i_2\(1),
      O => q_reg_0
    );
PCWrite_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^op\(0),
      I1 => \MemtoReg_reg[2]_i_2\(3),
      I2 => \MemtoReg_reg[2]_i_2\(2),
      I3 => \MemtoReg_reg[2]_i_2\(1),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^op\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1413 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_0\ : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Op : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ALUOp_reg[2]\ : in STD_LOGIC;
    \ALUOp_reg[2]_0\ : in STD_LOGIC;
    \ALUSrcB_reg[0]\ : in STD_LOGIC;
    ALUSrcA_reg_i_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1413 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1413;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1413 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg_1\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PCWrite_reg_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of UpperImm_reg_i_3 : label is "soft_lutpair17";
begin
  q_reg_0(0) <= \^q_reg_0\(0);
  q_reg_1 <= \^q_reg_1\;
  q_reg_3 <= \^q_reg_3\;
\ALUOp_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455555555555555"
    )
        port map (
      I0 => Q(1),
      I1 => \^q_reg_0\(0),
      I2 => Op(4),
      I3 => Q(0),
      I4 => \ALUOp_reg[2]\,
      I5 => \ALUOp_reg[2]_0\,
      O => D(0)
    );
\ALUSrcB_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000055555555"
    )
        port map (
      I0 => Q(2),
      I1 => \^q_reg_1\,
      I2 => \ALUSrcB_reg[0]\,
      I3 => Op(0),
      I4 => Op(2),
      I5 => Q(0),
      O => \FSM_sequential_pr_state_reg[3]\(0)
    );
IorD_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFDDFD"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(4),
      I2 => Op(1),
      I3 => Op(0),
      I4 => Op(3),
      I5 => Op(2),
      O => \^q_reg_3\
    );
PCWrite_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(0),
      O => q_reg_4
    );
PCWrite_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => ALUSrcA_reg_i_2,
      O => q_reg_2
    );
RegDst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551555515511555"
    )
        port map (
      I0 => Q(2),
      I1 => \^q_reg_1\,
      I2 => Op(0),
      I3 => Op(2),
      I4 => Op(3),
      I5 => Op(1),
      O => \FSM_sequential_pr_state_reg[3]_0\
    );
UpperImm_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(4),
      O => \^q_reg_1\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1414 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_4\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_4_0\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_nx_state_reg[2]_i_4_2\ : in STD_LOGIC;
    \FSM_sequential_nx_state_reg[2]_i_4_3\ : in STD_LOGIC;
    \MemtoReg_reg[0]_i_2\ : in STD_LOGIC;
    \MemtoReg_reg[0]_i_2_0\ : in STD_LOGIC;
    \PCIn_reg[5]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1414 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1414;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1414 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MemtoReg_reg[0]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \PCIn_reg[5]_i_5\ : label is "soft_lutpair18";
begin
  q_reg_0 <= \^q_reg_0\;
\FSM_sequential_nx_state_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000019"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_nx_state_reg[2]_i_4\,
      I2 => \FSM_sequential_nx_state_reg[2]_i_4_0\,
      I3 => \FSM_sequential_nx_state_reg[2]_i_4_1\(0),
      I4 => \FSM_sequential_nx_state_reg[2]_i_4_2\,
      I5 => \FSM_sequential_nx_state_reg[2]_i_4_3\,
      O => q_reg_1
    );
\MemtoReg_reg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_nx_state_reg[2]_i_4_2\,
      I2 => \MemtoReg_reg[0]_i_2\,
      I3 => \MemtoReg_reg[0]_i_2_0\,
      O => q_reg_2
    );
\PCIn_reg[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[5]_i_1\(0),
      O => q_reg_3
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1415 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    SHAMTSel_reg : in STD_LOGIC;
    SHAMTSel_reg_0 : in STD_LOGIC;
    SHAMTSel_reg_1 : in STD_LOGIC;
    SHAMTSel_reg_2 : in STD_LOGIC;
    SHAMTSel_reg_3 : in STD_LOGIC;
    \PCIn_reg[6]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1415 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1415;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1415 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUOp_reg[2]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \PCIn_reg[6]_i_5\ : label is "soft_lutpair19";
begin
  q_reg_0 <= \^q_reg_0\;
\ALUOp_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFEFFFFEE"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel_reg_2,
      I2 => SHAMTSel_reg,
      I3 => SHAMTSel_reg_1,
      I4 => SHAMTSel_reg_0,
      I5 => SHAMTSel_reg_3,
      O => q_reg_2
    );
\ALUOp_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel_reg,
      O => q_reg_3
    );
\PCIn_reg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[6]_i_1\(0),
      O => q_reg_4
    );
SHAMTSel_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => SHAMTSel_reg,
      I2 => SHAMTSel_reg_0,
      I3 => SHAMTSel_reg_1,
      I4 => SHAMTSel_reg_2,
      I5 => SHAMTSel_reg_3,
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1416 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \MemtoReg_reg[2]_i_2\ : in STD_LOGIC;
    \MemtoReg_reg[2]_i_2_0\ : in STD_LOGIC;
    \MemtoReg_reg[2]_i_2_1\ : in STD_LOGIC;
    PCWrite_reg_i_1 : in STD_LOGIC;
    PCWrite_reg_i_1_0 : in STD_LOGIC;
    PCWrite_reg_i_1_1 : in STD_LOGIC;
    PCWrite_reg_i_1_2 : in STD_LOGIC;
    PCWrite_reg_i_1_3 : in STD_LOGIC;
    WrCLO_reg_i_2 : in STD_LOGIC;
    WrCLO_reg_i_2_0 : in STD_LOGIC;
    \PCIn_reg[7]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1416 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1416;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1416 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUOp_reg[3]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_nx_state_reg[2]_i_7\ : label is "soft_lutpair20";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_2 <= \^q_reg_2\;
  q_reg_3 <= \^q_reg_3\;
\ALUOp_reg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PCWrite_reg_i_1,
      I2 => PCWrite_reg_i_1_0,
      O => q_reg_4
    );
\FSM_sequential_nx_state_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PCWrite_reg_i_1_1,
      I2 => PCWrite_reg_i_1_2,
      I3 => PCWrite_reg_i_1_3,
      I4 => PCWrite_reg_i_1,
      I5 => PCWrite_reg_i_1_0,
      O => \^q_reg_3\
    );
\FSM_sequential_nx_state_reg[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PCWrite_reg_i_1_0,
      O => q_reg_5
    );
\MemtoReg_reg[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45445555"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \MemtoReg_reg[2]_i_2\,
      I2 => \MemtoReg_reg[2]_i_2_0\,
      I3 => \^q_reg_3\,
      I4 => \MemtoReg_reg[2]_i_2_1\,
      O => q_reg_1
    );
\PCIn_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \PCIn_reg[7]_i_1\(0),
      O => q_reg_6
    );
WrCLO_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PCWrite_reg_i_1_1,
      I2 => WrCLO_reg_i_2,
      I3 => PCWrite_reg_i_1_0,
      I4 => PCWrite_reg_i_1_3,
      I5 => WrCLO_reg_i_2_0,
      O => \^q_reg_2\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1417 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[8]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1417 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1417;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1417 is
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  p_1_in(0) <= \^p_1_in\(0);
\PCIn_reg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \PCIn_reg[8]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^p_1_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1418 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[9]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1418 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1418;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1418 is
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  p_1_in(0) <= \^p_1_in\(0);
\PCIn_reg[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \PCIn_reg[9]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^p_1_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1419 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[10]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1419 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1419;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1419 is
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  p_1_in(0) <= \^p_1_in\(0);
\PCIn_reg[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \PCIn_reg[10]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^p_1_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_142 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_142 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_142;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_142 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1420 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[11]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1420 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1420;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1420 is
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  p_1_in(0) <= \^p_1_in\(0);
\PCIn_reg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \PCIn_reg[11]_i_1\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => IRWrite,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^p_1_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1421 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1421 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1421;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1421 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1422 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1422 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1422;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1422 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1423 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1423 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1423;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1423 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1424 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1424 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1424;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1424 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1425 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1425 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1425;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1425 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1426 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1426 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1426;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1426 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1427 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1427 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1427;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1427 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1428 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1428 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1428;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1428 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1429 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1429 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1429;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1429 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_143 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_143 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_143;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_143 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1430 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1430 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1430;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1430 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1431 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1431 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1431;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1431 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1432 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1432 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1432;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1432 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1433 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1433 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1433;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1433 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1434 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1434 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1434;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1434 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1435 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1435 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1435;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1435 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1436 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1436 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1436;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1436 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1437 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1437 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1437;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1437 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1438 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1438 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1438;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1438 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1439 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1439 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1439;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1439 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_144 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_144 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_144;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_144 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1440 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1440 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1440;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1440 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1441 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1441 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1441;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1441 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1442 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1442 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1442;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1442 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1443 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1443 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1443;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1443 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1444 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1444 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1444;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1444 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1445 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1445 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1445;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1445 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1446 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1446 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1446;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1446 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1447 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1447 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1447;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1447 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1448 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1448 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1448;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1448 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1449 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1449 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1449;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1449 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_145 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_145 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_145;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_145 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1450 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1450 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1450;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1450 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1451 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1451 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1451;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1451 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1452 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1452 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1452;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1452 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => WrLOW,
      CLR => Reset,
      D => R(0),
      Q => HighRegOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1453 is
  port (
    ALUOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1453 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1453;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1453 is
  signal \^aluout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ALUOut(0) <= \^aluout\(0);
\MemoryAddress[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^aluout\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^aluout\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1454 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1454 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1454;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1454 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1455 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1455 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1455;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1455 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1456 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1456 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1456;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1456 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1457 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1457 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1457;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1457 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1458 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1458 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1458;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1458 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1459 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1459 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1459;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1459 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_146 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_146 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_146;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_146 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1460 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1460 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1460;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1460 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1461 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1461 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1461;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1461 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1462 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1462 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1462;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1462 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1463 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1463 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1463;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1463 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1464 is
  port (
    ALUOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemtoReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_i_3__71\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1464 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1464;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1464 is
  signal \^aluout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ALUOut(0) <= \^aluout\(0);
\MemoryAddress[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^aluout\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
\q_i_13__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^aluout\(0),
      I1 => MemtoReg(0),
      I2 => MemtoReg(1),
      I3 => \q_i_3__71\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^aluout\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1465 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1465 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1465;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1465 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1466 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1466 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1466;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1466 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1467 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1467 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1467;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1467 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1468 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1468 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1468;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1468 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1469 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1469 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1469;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1469 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_147 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_147 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_147;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_147 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1470 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1470 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1470;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1470 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1471 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1471 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1471;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1471 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1472 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1472 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1472;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1472 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1473 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1473 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1473;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1473 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1474 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1474 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1474;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1474 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1475 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1475 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1475;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1475 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1476 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1476 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1476;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1476 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1477 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1477 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1477;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1477 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1478 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1478 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1478;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1478 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1479 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1479 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1479;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1479 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_148 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_148 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_148;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_148 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1480 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1480 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1480;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1480 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1481 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1481 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1481;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1481 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1482 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1482 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1482;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1482 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1483 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1483 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1483;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1483 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_1484 is
  port (
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_1484 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_1484;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_1484 is
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \p_1_in__0\(0) <= \^p_1_in__0\(0);
\MemoryAddress[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in__0\(0),
      I1 => IorD,
      I2 => PCOut(0),
      O => MemoryAddress(0)
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALURegWrite,
      CLR => Reset,
      D => ALUResult(0),
      Q => \^p_1_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_149 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_149 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_149;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_149 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_150 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_150 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_150;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_150 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_151 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_151 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_151;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_151 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_152 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_152 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_152;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_152 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_153 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_153 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_153;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_153 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_154 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_154 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_154;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_154 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_155 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_155 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_155;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_155 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_156 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_156 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_156;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_156 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_157 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_157 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_157;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_157 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_158 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_158 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_158;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_158 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_159 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_159 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_159;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_159 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_160 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_160 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_160;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_160 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_161 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_161 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_161;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_161 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_162 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_162 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_162;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_162 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_163 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_163 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_163;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_163 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_164 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_164 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_164;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_164 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_165 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_165 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_165;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_165 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_166 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_166 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_166;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_166 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[6].writeReg_reg\(6),
      CLR => Reset,
      D => datIn(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_167 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_167 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_167;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_167 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_168 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_168 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_168;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_168 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_169 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_169 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_169;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_169 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_170 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_170 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_170;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_170 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_171 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_171 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_171;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_171 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_172 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_172 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_172;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_172 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_173 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_173 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_173;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_173 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_174 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_174 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_174;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_174 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_175 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_175 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_175;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_175 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_176 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_176 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_176;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_176 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_177 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_177 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_177;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_177 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_178 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_178 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_178;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_178 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_179 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_179 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_179;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_179 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_180 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_180 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_180;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_180 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_181 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_181 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_181;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_181 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_182 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_182 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_182;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_182 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_183 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_183 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_183;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_183 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_184 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_184 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_184;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_184 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_185 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_185 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_185;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_185 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_186 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_186 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_186;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_186 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_187 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_187 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_187;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_187 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_188 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_188 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_188;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_188 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_189 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_189 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_189;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_189 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_190 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_190 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_190;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_190 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_191 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_191 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_191;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_191 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_192 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_192 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_192;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_192 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_193 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_193 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_193;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_193 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_194 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_194 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_194;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_194 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_195 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_195 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_195;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_195 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_196 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_196 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_196;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_196 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_197 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_197 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_197;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_197 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_198 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_198 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_198;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_198 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[5].writeReg_reg\(5),
      CLR => Reset,
      D => datIn(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_199 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_199 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_199;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_199 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_200 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_200 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_200;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_200 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_201 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_201 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_201;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_201 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_202 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_202 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_202;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_202 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_203 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_203 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_203;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_203 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_204 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_204 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_204;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_204 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_205 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_205 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_205;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_205 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_206 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_206 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_206;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_206 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_207 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_207 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_207;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_207 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_208 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_208 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_208;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_208 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_209 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_209 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_209;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_209 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_210 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_210 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_210;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_210 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_211 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_211 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_211;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_211 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_212 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_212 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_212;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_212 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_213 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_213 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_213;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_213 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_214 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_214 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_214;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_214 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_215 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_215 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_215;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_215 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_216 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_216 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_216;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_216 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_217 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_217 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_217;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_217 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_218 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_218 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_218;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_218 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_219 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_219 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_219;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_219 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_220 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_220 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_220;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_220 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_221 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_221 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_221;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_221 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_222 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_222 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_222;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_222 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_223 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_223 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_223;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_223 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_224 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_224 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_224;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_224 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_225 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_225 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_225;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_225 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_226 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_226 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_226;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_226 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_227 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_227 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_227;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_227 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_228 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_228 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_228;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_228 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_229 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_229 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_229;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_229 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_230 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_230 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_230;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_230 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[4].writeReg_reg\(4),
      CLR => Reset,
      D => datIn(0),
      Q => data27(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_231 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__31_0\ : in STD_LOGIC;
    \q_reg_i_5__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_231 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_231;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_231 is
  signal data28 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_i_12__0_n_0\ : STD_LOGIC;
  signal \q_i_12__32_n_0\ : STD_LOGIC;
begin
\q_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(0),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__0_n_0\
    );
\q_i_12__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(0),
      I1 => data29(0),
      I2 => \q_reg_i_5__31_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__31_1\,
      I5 => data31(0),
      O => \q_i_12__32_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(0)
    );
q_reg_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__0_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__32_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_232 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__41_0\ : in STD_LOGIC;
    \q_reg_i_5__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_232 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_232;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_232 is
  signal data28 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \q_i_12__10_n_0\ : STD_LOGIC;
  signal \q_i_12__42_n_0\ : STD_LOGIC;
begin
\q_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(10),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__10_n_0\
    );
\q_i_12__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(10),
      I1 => data29(0),
      I2 => \q_reg_i_5__41_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__41_1\,
      I5 => data31(0),
      O => \q_i_12__42_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(10)
    );
\q_reg_i_5__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__42_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_5__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__10_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_233 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__42_0\ : in STD_LOGIC;
    \q_reg_i_5__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_233 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_233;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_233 is
  signal data28 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \q_i_12__11_n_0\ : STD_LOGIC;
  signal \q_i_12__43_n_0\ : STD_LOGIC;
begin
\q_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(11),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__11_n_0\
    );
\q_i_12__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(11),
      I1 => data29(0),
      I2 => \q_reg_i_5__42_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__42_1\,
      I5 => data31(0),
      O => \q_i_12__43_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(11)
    );
\q_reg_i_5__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__11_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__43_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_234 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__43_0\ : in STD_LOGIC;
    \q_reg_i_5__43_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_234 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_234;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_234 is
  signal data28 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \q_i_12__12_n_0\ : STD_LOGIC;
  signal \q_i_12__44_n_0\ : STD_LOGIC;
begin
\q_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(12),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__12_n_0\
    );
\q_i_12__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(12),
      I1 => data29(0),
      I2 => \q_reg_i_5__43_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__43_1\,
      I5 => data31(0),
      O => \q_i_12__44_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(12)
    );
\q_reg_i_5__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__12_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__44_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_235 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__44_0\ : in STD_LOGIC;
    \q_reg_i_5__44_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_235 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_235;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_235 is
  signal data28 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \q_i_12__13_n_0\ : STD_LOGIC;
  signal \q_i_12__45_n_0\ : STD_LOGIC;
begin
\q_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(13),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__13_n_0\
    );
\q_i_12__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(13),
      I1 => data29(0),
      I2 => \q_reg_i_5__44_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__44_1\,
      I5 => data31(0),
      O => \q_i_12__45_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(13)
    );
\q_reg_i_5__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__13_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__45_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_236 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__45_0\ : in STD_LOGIC;
    \q_reg_i_5__45_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_236 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_236;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_236 is
  signal data28 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \q_i_12__14_n_0\ : STD_LOGIC;
  signal \q_i_12__46_n_0\ : STD_LOGIC;
begin
\q_i_12__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(14),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__14_n_0\
    );
\q_i_12__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(14),
      I1 => data29(0),
      I2 => \q_reg_i_5__45_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__45_1\,
      I5 => data31(0),
      O => \q_i_12__46_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(14)
    );
\q_reg_i_5__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__14_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__46_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_237 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__46_0\ : in STD_LOGIC;
    \q_reg_i_5__46_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_237 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_237;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_237 is
  signal data28 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \q_i_12__15_n_0\ : STD_LOGIC;
  signal \q_i_12__47_n_0\ : STD_LOGIC;
begin
\q_i_12__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(15),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__15_n_0\
    );
\q_i_12__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(15),
      I1 => data29(0),
      I2 => \q_reg_i_5__46_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__46_1\,
      I5 => data31(0),
      O => \q_i_12__47_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(15)
    );
\q_reg_i_5__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__15_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__47_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_238 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__15_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__15_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__47_0\ : in STD_LOGIC;
    \q_reg_i_5__47_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_238 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_238;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_238 is
  signal data28 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \q_i_12__16_n_0\ : STD_LOGIC;
  signal \q_i_12__48_n_0\ : STD_LOGIC;
begin
\q_i_12__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(16),
      I1 => data29(0),
      I2 => \q_reg_i_5__15_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__15_1\,
      I5 => data31(0),
      O => \q_i_12__16_n_0\
    );
\q_i_12__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(16),
      I1 => data29(0),
      I2 => \q_reg_i_5__47_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__47_1\,
      I5 => data31(0),
      O => \q_i_12__48_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(16)
    );
\q_reg_i_5__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__16_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__48_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_239 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__16_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__16_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__48_0\ : in STD_LOGIC;
    \q_reg_i_5__48_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_239 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_239;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_239 is
  signal data28 : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \q_i_12__17_n_0\ : STD_LOGIC;
  signal \q_i_12__49_n_0\ : STD_LOGIC;
begin
\q_i_12__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(17),
      I1 => data29(0),
      I2 => \q_reg_i_5__16_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__16_1\,
      I5 => data31(0),
      O => \q_i_12__17_n_0\
    );
\q_i_12__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(17),
      I1 => data29(0),
      I2 => \q_reg_i_5__48_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__48_1\,
      I5 => data31(0),
      O => \q_i_12__49_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(17)
    );
\q_reg_i_5__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__17_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__49_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_240 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__17_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__17_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__49_0\ : in STD_LOGIC;
    \q_reg_i_5__49_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_240 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_240;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_240 is
  signal data28 : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \q_i_12__18_n_0\ : STD_LOGIC;
  signal \q_i_12__50_n_0\ : STD_LOGIC;
begin
\q_i_12__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(18),
      I1 => data29(0),
      I2 => \q_reg_i_5__17_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__17_1\,
      I5 => data31(0),
      O => \q_i_12__18_n_0\
    );
\q_i_12__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(18),
      I1 => data29(0),
      I2 => \q_reg_i_5__49_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__49_1\,
      I5 => data31(0),
      O => \q_i_12__50_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(18)
    );
\q_reg_i_5__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__18_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__50_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_241 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__18_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__18_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__50_0\ : in STD_LOGIC;
    \q_reg_i_5__50_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_241 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_241;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_241 is
  signal data28 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \q_i_12__19_n_0\ : STD_LOGIC;
  signal \q_i_12__51_n_0\ : STD_LOGIC;
begin
\q_i_12__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(19),
      I1 => data29(0),
      I2 => \q_reg_i_5__18_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__18_1\,
      I5 => data31(0),
      O => \q_i_12__19_n_0\
    );
\q_i_12__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(19),
      I1 => data29(0),
      I2 => \q_reg_i_5__50_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__50_1\,
      I5 => data31(0),
      O => \q_i_12__51_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(19)
    );
\q_reg_i_5__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__19_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__51_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_242 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__32_0\ : in STD_LOGIC;
    \q_reg_i_5__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_242 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_242;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_242 is
  signal data28 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \q_i_12__1_n_0\ : STD_LOGIC;
  signal \q_i_12__33_n_0\ : STD_LOGIC;
begin
\q_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(1),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__1_n_0\
    );
\q_i_12__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(1),
      I1 => data29(0),
      I2 => \q_reg_i_5__32_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__32_1\,
      I5 => data31(0),
      O => \q_i_12__33_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(1)
    );
\q_reg_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__1_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__33_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_243 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__19_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__19_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__51_0\ : in STD_LOGIC;
    \q_reg_i_5__51_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_243 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_243;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_243 is
  signal data28 : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \q_i_12__20_n_0\ : STD_LOGIC;
  signal \q_i_12__52_n_0\ : STD_LOGIC;
begin
\q_i_12__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(20),
      I1 => data29(0),
      I2 => \q_reg_i_5__19_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__19_1\,
      I5 => data31(0),
      O => \q_i_12__20_n_0\
    );
\q_i_12__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(20),
      I1 => data29(0),
      I2 => \q_reg_i_5__51_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__51_1\,
      I5 => data31(0),
      O => \q_i_12__52_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(20)
    );
\q_reg_i_5__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__20_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__52_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_244 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__20_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__20_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__52_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_244 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_244;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_244 is
  signal data28 : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \q_i_12__21_n_0\ : STD_LOGIC;
  signal \q_i_12__53_n_0\ : STD_LOGIC;
begin
\q_i_12__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(21),
      I1 => data29(0),
      I2 => \q_reg_i_5__20_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__20_1\,
      I5 => data31(0),
      O => \q_i_12__21_n_0\
    );
\q_i_12__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(21),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__52_0\,
      I5 => data31(0),
      O => \q_i_12__53_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(21)
    );
\q_reg_i_5__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__21_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__53_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_245 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__21_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__21_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__53_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_245 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_245;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_245 is
  signal data28 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \q_i_12__22_n_0\ : STD_LOGIC;
  signal \q_i_12__54_n_0\ : STD_LOGIC;
begin
\q_i_12__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(22),
      I1 => data29(0),
      I2 => \q_reg_i_5__21_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__21_1\,
      I5 => data31(0),
      O => \q_i_12__22_n_0\
    );
\q_i_12__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(22),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__53_0\,
      I5 => data31(0),
      O => \q_i_12__54_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(22)
    );
\q_reg_i_5__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__22_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__54_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_246 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__22_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__22_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__54_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_246 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_246;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_246 is
  signal data28 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \q_i_12__23_n_0\ : STD_LOGIC;
  signal \q_i_12__55_n_0\ : STD_LOGIC;
begin
\q_i_12__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(23),
      I1 => data29(0),
      I2 => \q_reg_i_5__22_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__22_1\,
      I5 => data31(0),
      O => \q_i_12__23_n_0\
    );
\q_i_12__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(23),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__54_0\,
      I5 => data31(0),
      O => \q_i_12__55_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(23)
    );
\q_reg_i_5__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__23_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__55_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_247 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__23_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__23_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__55_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_247 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_247;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_247 is
  signal data28 : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \q_i_12__24_n_0\ : STD_LOGIC;
  signal \q_i_12__56_n_0\ : STD_LOGIC;
begin
\q_i_12__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(24),
      I1 => data29(0),
      I2 => \q_reg_i_5__23_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__23_1\,
      I5 => data31(0),
      O => \q_i_12__24_n_0\
    );
\q_i_12__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(24),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__55_0\,
      I5 => data31(0),
      O => \q_i_12__56_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(24)
    );
\q_reg_i_5__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__24_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__56_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_248 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__24_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__24_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__56_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_248 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_248;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_248 is
  signal data28 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \q_i_12__25_n_0\ : STD_LOGIC;
  signal \q_i_12__57_n_0\ : STD_LOGIC;
begin
\q_i_12__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(25),
      I1 => data29(0),
      I2 => \q_reg_i_5__24_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__24_1\,
      I5 => data31(0),
      O => \q_i_12__25_n_0\
    );
\q_i_12__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(25),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__56_0\,
      I5 => data31(0),
      O => \q_i_12__57_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(25)
    );
\q_reg_i_5__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__25_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__57_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_249 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__25_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__25_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__57_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_249 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_249;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_249 is
  signal data28 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \q_i_12__26_n_0\ : STD_LOGIC;
  signal \q_i_12__58_n_0\ : STD_LOGIC;
begin
\q_i_12__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(26),
      I1 => data29(0),
      I2 => \q_reg_i_5__25_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__25_1\,
      I5 => data31(0),
      O => \q_i_12__26_n_0\
    );
\q_i_12__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(26),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__57_0\,
      I5 => data31(0),
      O => \q_i_12__58_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(26)
    );
\q_reg_i_5__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__26_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__58_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_250 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__26_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__26_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__58_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_250 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_250;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_250 is
  signal data28 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \q_i_12__27_n_0\ : STD_LOGIC;
  signal \q_i_12__59_n_0\ : STD_LOGIC;
begin
\q_i_12__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(27),
      I1 => data29(0),
      I2 => \q_reg_i_5__26_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__26_1\,
      I5 => data31(0),
      O => \q_i_12__27_n_0\
    );
\q_i_12__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(27),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__58_0\,
      I5 => data31(0),
      O => \q_i_12__59_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(27)
    );
\q_reg_i_5__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__27_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__59_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_251 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__27_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__27_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__59_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_251 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_251;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_251 is
  signal data28 : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \q_i_12__28_n_0\ : STD_LOGIC;
  signal \q_i_12__60_n_0\ : STD_LOGIC;
begin
\q_i_12__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(28),
      I1 => data29(0),
      I2 => \q_reg_i_5__27_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__27_1\,
      I5 => data31(0),
      O => \q_i_12__28_n_0\
    );
\q_i_12__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(28),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__59_0\,
      I5 => data31(0),
      O => \q_i_12__60_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(28)
    );
\q_reg_i_5__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__28_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__60_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_252 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__28_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__28_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__60_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_252 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_252;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_252 is
  signal data28 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \q_i_12__29_n_0\ : STD_LOGIC;
  signal \q_i_12__61_n_0\ : STD_LOGIC;
begin
\q_i_12__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(29),
      I1 => data29(0),
      I2 => \q_reg_i_5__28_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__28_1\,
      I5 => data31(0),
      O => \q_i_12__29_n_0\
    );
\q_i_12__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(29),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__60_0\,
      I5 => data31(0),
      O => \q_i_12__61_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(29)
    );
\q_reg_i_5__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__29_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__61_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_253 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__33_0\ : in STD_LOGIC;
    \q_reg_i_5__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_253 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_253;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_253 is
  signal data28 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \q_i_12__2_n_0\ : STD_LOGIC;
  signal \q_i_12__34_n_0\ : STD_LOGIC;
begin
\q_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(2),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__2_n_0\
    );
\q_i_12__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(2),
      I1 => data29(0),
      I2 => \q_reg_i_5__33_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__33_1\,
      I5 => data31(0),
      O => \q_i_12__34_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(2)
    );
\q_reg_i_5__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__2_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__34_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_254 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__29_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__29_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__61_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_254 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_254;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_254 is
  signal data28 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \q_i_12__30_n_0\ : STD_LOGIC;
  signal \q_i_12__62_n_0\ : STD_LOGIC;
begin
\q_i_12__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(30),
      I1 => data29(0),
      I2 => \q_reg_i_5__29_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__29_1\,
      I5 => data31(0),
      O => \q_i_12__30_n_0\
    );
\q_i_12__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(30),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__61_0\,
      I5 => data31(0),
      O => \q_i_12__62_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(30)
    );
\q_reg_i_5__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__30_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__62_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_255 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__30_0\ : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_5__30_1\ : in STD_LOGIC;
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__62_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_255 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_255;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_255 is
  signal data28 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \q_i_12__31_n_0\ : STD_LOGIC;
  signal \q_i_12__63_n_0\ : STD_LOGIC;
begin
\q_i_12__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(31),
      I1 => data29(0),
      I2 => \q_reg_i_5__30_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__30_1\,
      I5 => data31(0),
      O => \q_i_12__31_n_0\
    );
\q_i_12__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(31),
      I1 => data29(0),
      I2 => r2(0),
      I3 => data30(0),
      I4 => \q_reg_i_5__62_0\,
      I5 => data31(0),
      O => \q_i_12__63_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(31)
    );
\q_reg_i_5__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__31_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_5__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__63_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_256 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__34_0\ : in STD_LOGIC;
    \q_reg_i_5__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_256 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_256;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_256 is
  signal data28 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q_i_12__35_n_0\ : STD_LOGIC;
  signal \q_i_12__3_n_0\ : STD_LOGIC;
begin
\q_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(3),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__3_n_0\
    );
\q_i_12__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(3),
      I1 => data29(0),
      I2 => \q_reg_i_5__34_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__34_1\,
      I5 => data31(0),
      O => \q_i_12__35_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(3)
    );
\q_reg_i_5__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__3_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__35_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_257 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__35_0\ : in STD_LOGIC;
    \q_reg_i_5__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_257 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_257;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_257 is
  signal data28 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \q_i_12__36_n_0\ : STD_LOGIC;
  signal \q_i_12__4_n_0\ : STD_LOGIC;
begin
\q_i_12__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(4),
      I1 => data29(0),
      I2 => \q_reg_i_5__35_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__35_1\,
      I5 => data31(0),
      O => \q_i_12__36_n_0\
    );
\q_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(4),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__4_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(4)
    );
\q_reg_i_5__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__4_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_5__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__36_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_258 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__36_0\ : in STD_LOGIC;
    \q_reg_i_5__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_258 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_258;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_258 is
  signal data28 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \q_i_12__37_n_0\ : STD_LOGIC;
  signal \q_i_12__5_n_0\ : STD_LOGIC;
begin
\q_i_12__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(5),
      I1 => data29(0),
      I2 => \q_reg_i_5__36_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__36_1\,
      I5 => data31(0),
      O => \q_i_12__37_n_0\
    );
\q_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(5),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__5_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(5)
    );
\q_reg_i_5__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__37_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_5__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__5_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_259 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__37_0\ : in STD_LOGIC;
    \q_reg_i_5__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_259 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_259;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_259 is
  signal data28 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \q_i_12__38_n_0\ : STD_LOGIC;
  signal \q_i_12__6_n_0\ : STD_LOGIC;
begin
\q_i_12__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(6),
      I1 => data29(0),
      I2 => \q_reg_i_5__37_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__37_1\,
      I5 => data31(0),
      O => \q_i_12__38_n_0\
    );
\q_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(6),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__6_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(6)
    );
\q_reg_i_5__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__38_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_5__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__6_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_260 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__38_0\ : in STD_LOGIC;
    \q_reg_i_5__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_260 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_260;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_260 is
  signal data28 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \q_i_12__39_n_0\ : STD_LOGIC;
  signal \q_i_12__7_n_0\ : STD_LOGIC;
begin
\q_i_12__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(7),
      I1 => data29(0),
      I2 => \q_reg_i_5__38_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__38_1\,
      I5 => data31(0),
      O => \q_i_12__39_n_0\
    );
\q_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(7),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__7_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(7)
    );
\q_reg_i_5__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__39_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_5__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__7_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_261 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__39_0\ : in STD_LOGIC;
    \q_reg_i_5__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_261 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_261;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_261 is
  signal data28 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_i_12__40_n_0\ : STD_LOGIC;
  signal \q_i_12__8_n_0\ : STD_LOGIC;
begin
\q_i_12__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(8),
      I1 => data29(0),
      I2 => \q_reg_i_5__39_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__39_1\,
      I5 => data31(0),
      O => \q_i_12__40_n_0\
    );
\q_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(8),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__8_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(8)
    );
\q_reg_i_5__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__40_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_5__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__8_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_262 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_5__40_0\ : in STD_LOGIC;
    \q_reg_i_5__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_262 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_262;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_262 is
  signal data28 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \q_i_12__41_n_0\ : STD_LOGIC;
  signal \q_i_12__9_n_0\ : STD_LOGIC;
begin
\q_i_12__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(9),
      I1 => data29(0),
      I2 => \q_reg_i_5__40_0\,
      I3 => data30(0),
      I4 => \q_reg_i_5__40_1\,
      I5 => data31(0),
      O => \q_i_12__41_n_0\
    );
\q_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data28(9),
      I1 => data29(0),
      I2 => r1(1),
      I3 => data30(0),
      I4 => r1(0),
      I5 => data31(0),
      O => \q_i_12__9_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[3].writeReg_reg\(3),
      CLR => Reset,
      D => datIn(0),
      Q => data28(9)
    );
\q_reg_i_5__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__41_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_5__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_12__9_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_263 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__31\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_263 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_263;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_263 is
  signal data0 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\q_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(0),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(0),
      I1 => data1(0),
      I2 => r2(0),
      I3 => data2(0),
      I4 => \q_reg_i_2__31\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_264 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__41\ : in STD_LOGIC;
    \q_reg_i_2__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_264 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_264;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_264 is
  signal data0 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\q_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(10),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(10),
      I1 => data1(0),
      I2 => \q_reg_i_2__41\,
      I3 => data2(0),
      I4 => \q_reg_i_2__41_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_265 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__42\ : in STD_LOGIC;
    \q_reg_i_2__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_265 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_265;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_265 is
  signal data0 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\q_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(11),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(11),
      I1 => data1(0),
      I2 => \q_reg_i_2__42\,
      I3 => data2(0),
      I4 => \q_reg_i_2__42_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_266 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__43\ : in STD_LOGIC;
    \q_reg_i_2__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_266 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_266;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_266 is
  signal data0 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\q_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(12),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(12),
      I1 => data1(0),
      I2 => \q_reg_i_2__43\,
      I3 => data2(0),
      I4 => \q_reg_i_2__43_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_267 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__44\ : in STD_LOGIC;
    \q_reg_i_2__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_267 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_267;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_267 is
  signal data0 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\q_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(13),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(13),
      I1 => data1(0),
      I2 => \q_reg_i_2__44\,
      I3 => data2(0),
      I4 => \q_reg_i_2__44_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_268 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__45\ : in STD_LOGIC;
    \q_reg_i_2__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_268 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_268;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_268 is
  signal data0 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\q_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(14),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(14),
      I1 => data1(0),
      I2 => \q_reg_i_2__45\,
      I3 => data2(0),
      I4 => \q_reg_i_2__45_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_269 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__46\ : in STD_LOGIC;
    \q_reg_i_2__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_269 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_269;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_269 is
  signal data0 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\q_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(15),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(15),
      I1 => data1(0),
      I2 => \q_reg_i_2__46\,
      I3 => data2(0),
      I4 => \q_reg_i_2__46_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_270 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__15\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__15_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__47\ : in STD_LOGIC;
    \q_reg_i_2__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_270 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_270;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_270 is
  signal data0 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\q_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(16),
      I1 => data1(0),
      I2 => \q_reg_i_2__15\,
      I3 => data2(0),
      I4 => \q_reg_i_2__15_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(16),
      I1 => data1(0),
      I2 => \q_reg_i_2__47\,
      I3 => data2(0),
      I4 => \q_reg_i_2__47_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_271 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__16\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__16_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__48\ : in STD_LOGIC;
    \q_reg_i_2__48_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_271 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_271;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_271 is
  signal data0 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\q_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(17),
      I1 => data1(0),
      I2 => \q_reg_i_2__16\,
      I3 => data2(0),
      I4 => \q_reg_i_2__16_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(17),
      I1 => data1(0),
      I2 => \q_reg_i_2__48\,
      I3 => data2(0),
      I4 => \q_reg_i_2__48_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_272 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__17\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__17_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__49\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_272 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_272;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_272 is
  signal data0 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\q_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(18),
      I1 => data1(0),
      I2 => \q_reg_i_2__17\,
      I3 => data2(0),
      I4 => \q_reg_i_2__17_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(18),
      I1 => data1(0),
      I2 => \q_reg_i_2__49\,
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_273 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__18\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__18_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__50\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_273 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_273;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_273 is
  signal data0 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\q_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(19),
      I1 => data1(0),
      I2 => \q_reg_i_2__18\,
      I3 => data2(0),
      I4 => \q_reg_i_2__18_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(19),
      I1 => data1(0),
      I2 => \q_reg_i_2__50\,
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_274 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__32\ : in STD_LOGIC;
    \q_reg_i_2__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_274 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_274;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_274 is
  signal data0 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\q_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(1),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(1),
      I1 => data1(0),
      I2 => \q_reg_i_2__32\,
      I3 => data2(0),
      I4 => \q_reg_i_2__32_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_275 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__19\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__19_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__51\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_275 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_275;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_275 is
  signal data0 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\q_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(20),
      I1 => data1(0),
      I2 => \q_reg_i_2__19\,
      I3 => data2(0),
      I4 => \q_reg_i_2__19_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(20),
      I1 => data1(0),
      I2 => \q_reg_i_2__51\,
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_276 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__20\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__20_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__52\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_276 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_276;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_276 is
  signal data0 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\q_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(21),
      I1 => data1(0),
      I2 => \q_reg_i_2__20\,
      I3 => data2(0),
      I4 => \q_reg_i_2__20_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(21),
      I1 => data1(0),
      I2 => \q_reg_i_2__52\,
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_277 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__21\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__21_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_277 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_277;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_277 is
  signal data0 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\q_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(22),
      I1 => data1(0),
      I2 => \q_reg_i_2__21\,
      I3 => data2(0),
      I4 => \q_reg_i_2__21_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(22),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_278 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__22\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__22_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_278 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_278;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_278 is
  signal data0 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\q_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(23),
      I1 => data1(0),
      I2 => \q_reg_i_2__22\,
      I3 => data2(0),
      I4 => \q_reg_i_2__22_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(23),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_279 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__23\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__23_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_279 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_279;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_279 is
  signal data0 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\q_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(24),
      I1 => data1(0),
      I2 => \q_reg_i_2__23\,
      I3 => data2(0),
      I4 => \q_reg_i_2__23_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(24),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_280 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__24\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__24_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_280 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_280;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_280 is
  signal data0 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\q_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(25),
      I1 => data1(0),
      I2 => \q_reg_i_2__24\,
      I3 => data2(0),
      I4 => \q_reg_i_2__24_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(25),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_281 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__25\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__25_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_281 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_281;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_281 is
  signal data0 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\q_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(26),
      I1 => data1(0),
      I2 => \q_reg_i_2__25\,
      I3 => data2(0),
      I4 => \q_reg_i_2__25_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(26),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_282 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__26\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__26_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_282 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_282;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_282 is
  signal data0 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\q_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(27),
      I1 => data1(0),
      I2 => \q_reg_i_2__26\,
      I3 => data2(0),
      I4 => \q_reg_i_2__26_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(27),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_283 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__27\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__27_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_283 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_283;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_283 is
  signal data0 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\q_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(28),
      I1 => data1(0),
      I2 => \q_reg_i_2__27\,
      I3 => data2(0),
      I4 => \q_reg_i_2__27_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(28),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_284 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__28\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__28_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_284 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_284;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_284 is
  signal data0 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\q_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(29),
      I1 => data1(0),
      I2 => \q_reg_i_2__28\,
      I3 => data2(0),
      I4 => \q_reg_i_2__28_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(29),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_285 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__33\ : in STD_LOGIC;
    \q_reg_i_2__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_285 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_285;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_285 is
  signal data0 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\q_i_7__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(2),
      I1 => data1(0),
      I2 => \q_reg_i_2__33\,
      I3 => data2(0),
      I4 => \q_reg_i_2__33_0\,
      I5 => data3(0),
      O => q_reg_1
    );
\q_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(2),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_286 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__29\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__29_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_286 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_286;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_286 is
  signal data0 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\q_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(30),
      I1 => data1(0),
      I2 => \q_reg_i_2__29\,
      I3 => data2(0),
      I4 => \q_reg_i_2__29_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(30),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_287 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__30\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__30_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_287 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_287;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_287 is
  signal data0 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\q_i_7__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(31),
      I1 => data1(0),
      I2 => \q_reg_i_2__30\,
      I3 => data2(0),
      I4 => \q_reg_i_2__30_0\,
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(31),
      I1 => data1(0),
      I2 => r2(1),
      I3 => data2(0),
      I4 => r2(0),
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_288 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__34\ : in STD_LOGIC;
    \q_reg_i_2__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_288 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_288;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_288 is
  signal data0 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\q_i_7__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(3),
      I1 => data1(0),
      I2 => \q_reg_i_2__34\,
      I3 => data2(0),
      I4 => \q_reg_i_2__34_0\,
      I5 => data3(0),
      O => q_reg_1
    );
\q_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(3),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_289 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__35\ : in STD_LOGIC;
    \q_reg_i_2__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_289 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_289;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_289 is
  signal data0 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\q_i_7__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(4),
      I1 => data1(0),
      I2 => \q_reg_i_2__35\,
      I3 => data2(0),
      I4 => \q_reg_i_2__35_0\,
      I5 => data3(0),
      O => q_reg_1
    );
\q_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(4),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_290 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__36\ : in STD_LOGIC;
    \q_reg_i_2__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_290 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_290;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_290 is
  signal data0 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\q_i_7__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(0),
      I2 => \q_reg_i_2__36\,
      I3 => data2(0),
      I4 => \q_reg_i_2__36_0\,
      I5 => data3(0),
      O => q_reg_1
    );
\q_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_291 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__37\ : in STD_LOGIC;
    \q_reg_i_2__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_291 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_291;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_291 is
  signal data0 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\q_i_7__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(0),
      I2 => \q_reg_i_2__37\,
      I3 => data2(0),
      I4 => \q_reg_i_2__37_0\,
      I5 => data3(0),
      O => q_reg_1
    );
\q_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_292 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__38\ : in STD_LOGIC;
    \q_reg_i_2__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_292 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_292;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_292 is
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\q_i_7__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(0),
      I2 => \q_reg_i_2__38\,
      I3 => data2(0),
      I4 => \q_reg_i_2__38_0\,
      I5 => data3(0),
      O => q_reg_1
    );
\q_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_293 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__39\ : in STD_LOGIC;
    \q_reg_i_2__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_293 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_293;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_293 is
  signal data0 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\q_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(0),
      I2 => \q_reg_i_2__39\,
      I3 => data2(0),
      I4 => \q_reg_i_2__39_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_294 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__40\ : in STD_LOGIC;
    \q_reg_i_2__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_294 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_294;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_294 is
  signal data0 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\q_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data1(0),
      I2 => r1(1),
      I3 => data2(0),
      I4 => r1(0),
      I5 => data3(0),
      O => q_reg_0
    );
\q_i_7__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data1(0),
      I2 => \q_reg_i_2__40\,
      I3 => data2(0),
      I4 => \q_reg_i_2__40_0\,
      I5 => data3(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[31].writeReg_reg\(31),
      CLR => Reset,
      D => datIn(0),
      Q => data0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_295 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_295 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_295;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_295 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_296 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_296 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_296;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_296 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_297 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_297 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_297;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_297 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_298 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_298 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_298;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_298 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_299 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_299 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_299;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_299 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_300 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_300 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_300;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_300 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_301 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_301 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_301;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_301 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_302 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_302 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_302;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_302 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_303 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_303 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_303;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_303 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_304 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_304 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_304;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_304 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_305 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_305 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_305;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_305 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_306 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_306 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_306;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_306 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_307 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_307 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_307;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_307 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_308 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_308 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_308;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_308 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_309 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_309 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_309;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_309 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_310 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_310 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_310;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_310 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_311 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_311 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_311;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_311 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_312 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_312 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_312;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_312 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_313 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_313 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_313;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_313 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_314 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_314 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_314;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_314 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_315 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_315 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_315;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_315 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_316 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_316 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_316;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_316 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_317 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_317 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_317;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_317 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_318 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_318 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_318;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_318 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_319 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_319 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_319;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_319 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_320 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_320 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_320;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_320 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_321 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_321 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_321;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_321 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_322 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_322 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_322;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_322 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_323 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_323 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_323;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_323 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_324 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_324 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_324;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_324 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_325 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_325 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_325;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_325 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_326 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_326 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_326;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_326 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[30].writeReg_reg\(30),
      CLR => Reset,
      D => datIn(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_327 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_327 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_327;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_327 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_328 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_328 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_328;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_328 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_329 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_329 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_329;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_329 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_330 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_330 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_330;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_330 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_331 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_331 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_331;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_331 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_332 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_332 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_332;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_332 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_333 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_333 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_333;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_333 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_334 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_334 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_334;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_334 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_335 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_335 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_335;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_335 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_336 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_336 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_336;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_336 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_337 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_337 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_337;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_337 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_338 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_338 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_338;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_338 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_339 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_339 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_339;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_339 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_340 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_340 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_340;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_340 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_341 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_341 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_341;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_341 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_342 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_342 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_342;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_342 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_343 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_343 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_343;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_343 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_344 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_344 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_344;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_344 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_345 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_345 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_345;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_345 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_346 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_346 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_346;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_346 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_347 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_347 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_347;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_347 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_348 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_348 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_348;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_348 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_349 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_349 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_349;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_349 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_350 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_350 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_350;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_350 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_351 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_351 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_351;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_351 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_352 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_352 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_352;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_352 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_353 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_353 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_353;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_353 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_354 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_354 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_354;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_354 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_355 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_355 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_355;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_355 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_356 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_356 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_356;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_356 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_357 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_357 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_357;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_357 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_358 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_358 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_358;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_358 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[2].writeReg_reg\(2),
      CLR => Reset,
      D => datIn(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_359 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_359 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_359;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_359 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_360 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_360 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_360;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_360 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_361 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_361 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_361;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_361 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_362 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_362 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_362;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_362 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_363 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_363 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_363;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_363 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_364 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_364 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_364;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_364 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_365 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_365 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_365;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_365 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_366 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_366 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_366;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_366 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_367 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_367 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_367;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_367 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_368 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_368 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_368;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_368 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_369 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_369 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_369;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_369 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_370 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_370 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_370;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_370 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_371 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_371 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_371;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_371 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_372 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_372 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_372;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_372 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_373 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_373 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_373;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_373 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_374 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_374 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_374;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_374 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_375 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_375 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_375;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_375 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_376 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_376 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_376;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_376 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_377 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_377 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_377;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_377 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_378 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_378 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_378;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_378 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_379 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_379 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_379;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_379 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_380 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_380 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_380;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_380 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_381 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_381 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_381;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_381 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_382 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_382 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_382;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_382 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_383 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_383 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_383;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_383 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_384 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_384 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_384;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_384 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_385 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_385 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_385;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_385 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_386 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_386 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_386;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_386 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_387 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_387 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_387;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_387 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_388 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_388 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_388;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_388 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_389 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_389 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_389;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_389 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_390 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_390 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_390;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_390 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[29].writeReg_reg\(29),
      CLR => Reset,
      D => datIn(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_391 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_391 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_391;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_391 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_392 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_392 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_392;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_392 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_393 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_393 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_393;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_393 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_394 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_394 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_394;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_394 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_395 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_395 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_395;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_395 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_396 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_396 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_396;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_396 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_397 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_397 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_397;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_397 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_398 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_398 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_398;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_398 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_399 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_399 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_399;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_399 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_40 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_40 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_40;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_40 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_400 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_400 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_400;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_400 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_401 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_401 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_401;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_401 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_402 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_402 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_402;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_402 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_403 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_403 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_403;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_403 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_404 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_404 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_404;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_404 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_405 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_405 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_405;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_405 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_406 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_406 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_406;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_406 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_407 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_407 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_407;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_407 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_408 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_408 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_408;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_408 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_409 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_409 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_409;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_409 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_41 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_41 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_41;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_41 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_410 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_410 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_410;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_410 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_411 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_411 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_411;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_411 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_412 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_412 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_412;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_412 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_413 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_413 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_413;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_413 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_414 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_414 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_414;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_414 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_415 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_415 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_415;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_415 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_416 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_416 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_416;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_416 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_417 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_417 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_417;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_417 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_418 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_418 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_418;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_418 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_419 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_419 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_419;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_419 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_42 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_42 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_42;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_42 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_420 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_420 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_420;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_420 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_421 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_421 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_421;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_421 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_422 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_422 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_422;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_422 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[28].writeReg_reg\(28),
      CLR => Reset,
      D => datIn(0),
      Q => data3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_423 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__31_0\ : in STD_LOGIC;
    \q_reg_i_2__31_1\ : in STD_LOGIC;
    q_i_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_423 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_423;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_423 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_i_6__35_n_0\ : STD_LOGIC;
  signal \q_i_6__3_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__31_n_0\ : STD_LOGIC;
  signal q_reg_i_2_n_0 : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
q_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_8(0),
      O => q_reg_0
    );
\q_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__31_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q_reg_i_2_n_0,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(0),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__3_n_0\
    );
\q_i_6__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(0),
      I1 => data5(0),
      I2 => \q_reg_i_2__31_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__31_1\,
      I5 => data7(0),
      O => \q_i_6__35_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(0)
    );
q_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__3_n_0\,
      I1 => q_reg_4,
      O => q_reg_i_2_n_0,
      S => r1(2)
    );
\q_reg_i_2__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__35_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__31_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_424 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_i_12 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__41_0\ : in STD_LOGIC;
    \q_reg_i_2__41_1\ : in STD_LOGIC;
    \q_i_7__1\ : in STD_LOGIC;
    q_i_7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_424 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_424;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_424 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \q_i_6__13_n_0\ : STD_LOGIC;
  signal \q_i_6__45_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__41_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__9_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
  q_reg_0 <= \^q_reg_0\;
q_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_7(0),
      O => \^q_reg_0\
    );
\q_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__9_n_0\,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__41_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(10),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__13_n_0\
    );
\q_i_6__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(10),
      I1 => data5(0),
      I2 => \q_reg_i_2__41_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__41_1\,
      I5 => data7(0),
      O => \q_i_6__45_n_0\
    );
q_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \q_i_7__1\,
      O => q_i_12
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(10)
    );
\q_reg_i_2__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__45_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__41_n_0\,
      S => r2(0)
    );
\q_reg_i_2__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__13_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__9_n_0\,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_425 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__42_0\ : in STD_LOGIC;
    \q_reg_i_2__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_425 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_425;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_425 is
  signal data4 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \q_i_6__14_n_0\ : STD_LOGIC;
  signal \q_i_6__46_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__10_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__42_n_0\ : STD_LOGIC;
begin
\q_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__10_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => DataIn(0)
    );
\q_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__42_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(11),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__14_n_0\
    );
\q_i_6__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(11),
      I1 => data5(0),
      I2 => \q_reg_i_2__42_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__42_1\,
      I5 => data7(0),
      O => \q_i_6__46_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(11)
    );
\q_reg_i_2__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__14_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__10_n_0\,
      S => r1(2)
    );
\q_reg_i_2__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__46_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__42_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_426 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__43_0\ : in STD_LOGIC;
    \q_reg_i_2__43_1\ : in STD_LOGIC;
    \q_i_6__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_426 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_426;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_426 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \q_i_6__15_n_0\ : STD_LOGIC;
  signal \q_i_6__47_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__11_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__43_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
\q_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__11_n_0\,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__43_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(12),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__15_n_0\
    );
\q_i_6__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(12),
      I1 => data5(0),
      I2 => \q_reg_i_2__43_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__43_1\,
      I5 => data7(0),
      O => \q_i_6__47_n_0\
    );
\q_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => \q_i_6__0\(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(12)
    );
\q_reg_i_2__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__15_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__11_n_0\,
      S => r1(2)
    );
\q_reg_i_2__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__47_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__43_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_427 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLOResult : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__44_0\ : in STD_LOGIC;
    \q_reg_i_2__44_1\ : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_427 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_427;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_427 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \q_i_2__0_n_0\ : STD_LOGIC;
  signal \q_i_6__16_n_0\ : STD_LOGIC;
  signal \q_i_6__48_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__12_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__44_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
\q_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__12_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => \^datain\(0)
    );
\q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF80FFCC"
    )
        port map (
      I0 => \q_i_2__0_n_0\,
      I1 => q_reg_8,
      I2 => q_reg_9(3),
      I3 => q_reg_10,
      I4 => q_reg_9(4),
      I5 => q_reg_11,
      O => CLOResult(0)
    );
\q_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__44_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_reg_9(0),
      I2 => q_reg_12,
      I3 => q_reg_9(1),
      I4 => q_reg_9(2),
      O => \q_i_2__0_n_0\
    );
\q_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(13),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__16_n_0\
    );
\q_i_6__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(13),
      I1 => data5(0),
      I2 => \q_reg_i_2__44_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__44_1\,
      I5 => data7(0),
      O => \q_i_6__48_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(13)
    );
\q_reg_i_2__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__16_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__12_n_0\,
      S => r1(2)
    );
\q_reg_i_2__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__48_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__44_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_428 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLOResult : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_i_11 : out STD_LOGIC;
    q_i_9 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__45_0\ : in STD_LOGIC;
    \q_reg_i_2__45_1\ : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC;
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC;
    q_reg_21 : in STD_LOGIC;
    q_reg_22 : in STD_LOGIC;
    q_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_428 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_428;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_428 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal q_i_2_n_0 : STD_LOGIC;
  signal \q_i_6__0_n_0\ : STD_LOGIC;
  signal \q_i_6__17_n_0\ : STD_LOGIC;
  signal \q_i_6__1_n_0\ : STD_LOGIC;
  signal \q_i_6__49_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__13_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__45_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF800000"
    )
        port map (
      I0 => q_i_2_n_0,
      I1 => q_reg_8,
      I2 => q_reg_9,
      I3 => q_reg_10,
      I4 => q_reg_11,
      I5 => q_reg_12,
      O => CLOResult(0)
    );
\q_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__13_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => \^datain\(0)
    );
\q_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__45_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF540000"
    )
        port map (
      I0 => \q_i_6__1_n_0\,
      I1 => q_reg_13,
      I2 => q_reg_14,
      I3 => q_reg_15,
      I4 => q_reg_16,
      I5 => q_reg_17,
      O => q_i_2_n_0
    );
q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
        port map (
      I0 => \q_i_6__0_n_0\,
      I1 => q_reg_18,
      I2 => q_reg_19,
      I3 => q_reg_20,
      I4 => q_reg_21,
      I5 => q_reg_22,
      O => q_i_11
    );
\q_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \q_i_6__1_n_0\,
      I1 => q_reg_14,
      O => \q_i_6__0_n_0\
    );
\q_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_2_0(0),
      O => \q_i_6__1_n_0\
    );
\q_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(14),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__17_n_0\
    );
\q_i_6__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(14),
      I1 => data5(0),
      I2 => \q_reg_i_2__45_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__45_1\,
      I5 => data7(0),
      O => \q_i_6__49_n_0\
    );
\q_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \q_i_6__0_n_0\,
      I1 => q_reg_20,
      O => q_i_9
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(14)
    );
\q_reg_i_2__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__17_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__13_n_0\,
      S => r1(2)
    );
\q_reg_i_2__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__49_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__45_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_429 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__46_0\ : in STD_LOGIC;
    \q_reg_i_2__46_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_429 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_429;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_429 is
  signal data4 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \q_i_6__18_n_0\ : STD_LOGIC;
  signal \q_i_6__50_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__14_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__46_n_0\ : STD_LOGIC;
begin
\q_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__14_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => DataIn(0)
    );
\q_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__46_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(15),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__18_n_0\
    );
\q_i_6__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(15),
      I1 => data5(0),
      I2 => \q_reg_i_2__46_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__46_1\,
      I5 => data7(0),
      O => \q_i_6__50_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(15)
    );
\q_reg_i_2__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__18_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__14_n_0\,
      S => r1(2)
    );
\q_reg_i_2__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__50_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__46_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_43 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_43 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_43;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_43 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_430 is
  port (
    q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__15_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__15_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_7 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    \q_reg_i_2__47_0\ : in STD_LOGIC;
    \q_reg_i_2__47_1\ : in STD_LOGIC;
    q_i_5 : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_430 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_430;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_430 is
  signal data4 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \q_i_6__19_n_0\ : STD_LOGIC;
  signal \q_i_6__51_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_reg_i_2__15_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__47_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_i_11 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \q_i_9__0\ : label is "soft_lutpair77";
begin
  q_reg_0(0) <= \^q_reg_0\(0);
q_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => q_i_5,
      O => q_reg_1
    );
\q_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__15_n_0\,
      I1 => q_reg_3,
      I2 => r1(2),
      I3 => q_reg_4,
      I4 => r1(1),
      I5 => q_reg_5,
      O => \^q_reg_0\(0)
    );
\q_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__47_n_0\,
      I1 => q_reg_7,
      I2 => r2(2),
      I3 => q_reg_8,
      I4 => r2(1),
      I5 => q_reg_9,
      O => r2Out(0)
    );
\q_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(16),
      I1 => data5(0),
      I2 => \q_reg_i_2__15_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__15_1\,
      I5 => data7(0),
      O => \q_i_6__19_n_0\
    );
\q_i_6__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(16),
      I1 => data5(0),
      I2 => \q_reg_i_2__47_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__47_1\,
      I5 => data7(0),
      O => \q_i_6__51_n_0\
    );
\q_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => DataIn(0),
      O => q_reg_2
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(16)
    );
\q_reg_i_2__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__19_n_0\,
      I1 => q_reg_6,
      O => \q_reg_i_2__15_n_0\,
      S => r1(0)
    );
\q_reg_i_2__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__51_n_0\,
      I1 => q_reg_10,
      O => \q_reg_i_2__47_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_431 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__16_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__16_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__48_0\ : in STD_LOGIC;
    \q_reg_i_2__48_1\ : in STD_LOGIC;
    q_i_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_431 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_431;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_431 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \q_i_6__20_n_0\ : STD_LOGIC;
  signal \q_i_6__52_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__16_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__48_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
q_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_5,
      O => q_reg_0
    );
\q_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__16_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__48_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(17),
      I1 => data5(0),
      I2 => \q_reg_i_2__16_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__16_1\,
      I5 => data7(0),
      O => \q_i_6__20_n_0\
    );
\q_i_6__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(17),
      I1 => data5(0),
      I2 => \q_reg_i_2__48_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__48_1\,
      I5 => data7(0),
      O => \q_i_6__52_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(17)
    );
\q_reg_i_2__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__20_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__16_n_0\,
      S => r1(0)
    );
\q_reg_i_2__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__52_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__48_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_432 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__17_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__17_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    \q_reg_i_2__49_0\ : in STD_LOGIC;
    q_i_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_432 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_432;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_432 is
  signal data4 : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \q_i_6__21_n_0\ : STD_LOGIC;
  signal \q_i_6__53_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__17_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__49_n_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
\q_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_i_2,
      O => q_reg_1
    );
\q_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__17_n_0\,
      I1 => q_reg_2,
      I2 => r1(2),
      I3 => q_reg_3,
      I4 => r1(1),
      I5 => q_reg_4,
      O => \^q_reg_0\
    );
\q_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__49_n_0\,
      I1 => q_reg_6,
      I2 => r2(3),
      I3 => q_reg_7,
      I4 => r2(2),
      I5 => q_reg_8,
      O => r2Out(0)
    );
\q_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(18),
      I1 => data5(0),
      I2 => \q_reg_i_2__17_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__17_1\,
      I5 => data7(0),
      O => \q_i_6__21_n_0\
    );
\q_i_6__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(18),
      I1 => data5(0),
      I2 => \q_reg_i_2__49_0\,
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__53_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(18)
    );
\q_reg_i_2__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__21_n_0\,
      I1 => q_reg_5,
      O => \q_reg_i_2__17_n_0\,
      S => r1(0)
    );
\q_reg_i_2__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__53_n_0\,
      I1 => q_reg_9,
      O => \q_reg_i_2__49_n_0\,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_433 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__18_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__18_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__50_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_433 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_433;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_433 is
  signal data4 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \q_i_6__22_n_0\ : STD_LOGIC;
  signal \q_i_6__54_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__18_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__50_n_0\ : STD_LOGIC;
begin
\q_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__18_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => q_reg_0
    );
\q_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__50_n_0\,
      I1 => q_reg_5,
      I2 => r2(3),
      I3 => q_reg_6,
      I4 => r2(2),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(19),
      I1 => data5(0),
      I2 => \q_reg_i_2__18_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__18_1\,
      I5 => data7(0),
      O => \q_i_6__22_n_0\
    );
\q_i_6__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(19),
      I1 => data5(0),
      I2 => \q_reg_i_2__50_0\,
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__54_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(19)
    );
\q_reg_i_2__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__22_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__18_n_0\,
      S => r1(0)
    );
\q_reg_i_2__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__54_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__50_n_0\,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_434 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__32_0\ : in STD_LOGIC;
    \q_reg_i_2__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_434 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_434;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_434 is
  signal data4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \q_i_6__36_n_0\ : STD_LOGIC;
  signal \q_i_6__4_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__32_n_0\ : STD_LOGIC;
begin
\q_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__32_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__0_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => DataIn(0)
    );
\q_i_6__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(1),
      I1 => data5(0),
      I2 => \q_reg_i_2__32_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__32_1\,
      I5 => data7(0),
      O => \q_i_6__36_n_0\
    );
\q_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(1),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__4_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(1)
    );
\q_reg_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__4_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__0_n_0\,
      S => r1(2)
    );
\q_reg_i_2__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__36_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__32_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_435 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_i_11 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__19_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__19_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_7 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    \q_reg_i_2__51_0\ : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    q_i_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_435 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_435;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_435 is
  signal data4 : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \q_i_6__23_n_0\ : STD_LOGIC;
  signal \q_i_6__55_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \q_reg_i_2__19_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__51_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_i_11__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \q_i_4__0\ : label is "soft_lutpair78";
begin
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
\q_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_i_2,
      O => q_reg_2
    );
\q_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__19_n_0\,
      I1 => q_reg_3,
      I2 => r1(2),
      I3 => q_reg_4,
      I4 => r1(1),
      I5 => q_reg_5,
      O => \^q_reg_0\
    );
\q_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__51_n_0\,
      I1 => q_reg_7,
      I2 => r2(3),
      I3 => q_reg_8,
      I4 => r2(2),
      I5 => q_reg_9,
      O => r2Out(0)
    );
q_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_11,
      O => q_i_11
    );
\q_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_12,
      O => \^q_reg_1\
    );
\q_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(20),
      I1 => data5(0),
      I2 => \q_reg_i_2__19_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__19_1\,
      I5 => data7(0),
      O => \q_i_6__23_n_0\
    );
\q_i_6__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(20),
      I1 => data5(0),
      I2 => \q_reg_i_2__51_0\,
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__55_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(20)
    );
\q_reg_i_2__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__23_n_0\,
      I1 => q_reg_6,
      O => \q_reg_i_2__19_n_0\,
      S => r1(0)
    );
\q_reg_i_2__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__55_n_0\,
      I1 => q_reg_10,
      O => \q_reg_i_2__51_n_0\,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_436 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    CLOResult : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    q_reg_13 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__20_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__20_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_17 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC;
    \q_reg_i_2__52_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_436 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_436;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_436 is
  signal data4 : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \q_i_6__24_n_0\ : STD_LOGIC;
  signal \q_i_6__56_n_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \q_reg_i_2__20_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__52_n_0\ : STD_LOGIC;
begin
  q_reg_1 <= \^q_reg_1\;
\q_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__20_n_0\,
      I1 => q_reg_13,
      I2 => r1(2),
      I3 => q_reg_14,
      I4 => r1(1),
      I5 => q_reg_15,
      O => \^q_reg_1\
    );
\q_i_1__260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F080F000F000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_9,
      I3 => q_reg_10,
      I4 => q_reg_11,
      I5 => q_reg_12,
      O => CLOResult(0)
    );
\q_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__52_n_0\,
      I1 => q_reg_17,
      I2 => r2(3),
      I3 => q_reg_18,
      I4 => r2(2),
      I5 => q_reg_19,
      O => r2Out(0)
    );
\q_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008080800080"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_5,
      I3 => q_reg_6,
      I4 => q_reg_7,
      I5 => q_reg_8,
      O => q_reg_2
    );
\q_i_5__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_4,
      O => q_reg_0
    );
\q_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(21),
      I1 => data5(0),
      I2 => \q_reg_i_2__20_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__20_1\,
      I5 => data7(0),
      O => \q_i_6__24_n_0\
    );
\q_i_6__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(21),
      I1 => data5(0),
      I2 => \q_reg_i_2__52_0\,
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__56_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(21)
    );
\q_reg_i_2__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__24_n_0\,
      I1 => q_reg_16,
      O => \q_reg_i_2__20_n_0\,
      S => r1(0)
    );
\q_reg_i_2__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__56_n_0\,
      I1 => q_reg_20,
      O => \q_reg_i_2__52_n_0\,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_437 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__21_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__21_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_437 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_437;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_437 is
  signal data4 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \q_i_6__25_n_0\ : STD_LOGIC;
  signal \q_i_6__57_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__21_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__53_n_0\ : STD_LOGIC;
begin
\q_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__21_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => q_reg_0
    );
\q_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__53_n_0\,
      I1 => q_reg_5,
      I2 => r2(4),
      I3 => q_reg_6,
      I4 => r2(3),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(22),
      I1 => data5(0),
      I2 => \q_reg_i_2__21_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__21_1\,
      I5 => data7(0),
      O => \q_i_6__25_n_0\
    );
\q_i_6__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(22),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__57_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(22)
    );
\q_reg_i_2__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__25_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__21_n_0\,
      S => r1(0)
    );
\q_reg_i_2__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__57_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__53_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_438 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__22_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__22_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_438 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_438;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_438 is
  signal data4 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \q_i_6__26_n_0\ : STD_LOGIC;
  signal \q_i_6__58_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__22_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__54_n_0\ : STD_LOGIC;
begin
\q_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__22_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => q_reg_0
    );
\q_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__54_n_0\,
      I1 => q_reg_5,
      I2 => r2(4),
      I3 => q_reg_6,
      I4 => r2(3),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(23),
      I1 => data5(0),
      I2 => \q_reg_i_2__22_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__22_1\,
      I5 => data7(0),
      O => \q_i_6__26_n_0\
    );
\q_i_6__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(23),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__58_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(23)
    );
\q_reg_i_2__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__26_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__22_n_0\,
      S => r1(0)
    );
\q_reg_i_2__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__58_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__54_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_439 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__23_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__23_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_439 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_439;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_439 is
  signal data4 : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \q_i_6__27_n_0\ : STD_LOGIC;
  signal \q_i_6__59_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__23_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__55_n_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
\q_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__23_n_0\,
      I1 => q_reg_2,
      I2 => r1(2),
      I3 => q_reg_3,
      I4 => r1(1),
      I5 => q_reg_4,
      O => \^q_reg_0\
    );
\q_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__55_n_0\,
      I1 => q_reg_6,
      I2 => r2(4),
      I3 => q_reg_7,
      I4 => r2(3),
      I5 => q_reg_8,
      O => r2Out(0)
    );
\q_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_10,
      O => q_reg_1
    );
\q_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(24),
      I1 => data5(0),
      I2 => \q_reg_i_2__23_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__23_1\,
      I5 => data7(0),
      O => \q_i_6__27_n_0\
    );
\q_i_6__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(24),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__59_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(24)
    );
\q_reg_i_2__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__27_n_0\,
      I1 => q_reg_5,
      O => \q_reg_i_2__23_n_0\,
      S => r1(0)
    );
\q_reg_i_2__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__59_n_0\,
      I1 => q_reg_9,
      O => \q_reg_i_2__55_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_44 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_44 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_44;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_44 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_440 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLOResult : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_i_5__39\ : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__24_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__24_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_12 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC;
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_440 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_440;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_440 is
  signal data4 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \^q_i_5__39\ : STD_LOGIC;
  signal \q_i_6__28_n_0\ : STD_LOGIC;
  signal \q_i_6__60_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \q_reg_i_2__24_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__56_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \q_i_1__2\ : label is "soft_lutpair79";
begin
  \q_i_5__39\ <= \^q_i_5__39\;
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
\q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888088888880"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_16,
      I2 => q_reg_17,
      I3 => q_reg_18,
      I4 => q_reg_19,
      I5 => q_reg_20,
      O => CLOResult(0)
    );
\q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^q_i_5__39\,
      I1 => q_reg_16,
      I2 => q_reg_17,
      I3 => q_reg_19,
      I4 => q_reg_20,
      O => CLOResult(1)
    );
\q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^q_i_5__39\,
      I1 => q_reg_16,
      I2 => q_reg_17,
      I3 => q_reg_19,
      I4 => q_reg_20,
      O => CLOResult(2)
    );
\q_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__24_n_0\,
      I1 => q_reg_8,
      I2 => r1(2),
      I3 => q_reg_9,
      I4 => r1(1),
      I5 => q_reg_10,
      O => \^q_reg_1\
    );
\q_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__56_n_0\,
      I1 => q_reg_12,
      I2 => r2(4),
      I3 => q_reg_13,
      I4 => r2(3),
      I5 => q_reg_14,
      O => r2Out(0)
    );
\q_i_2__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      O => \^q_reg_0\
    );
q_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_18,
      O => \^q_i_5__39\
    );
\q_i_3__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_6,
      I3 => q_reg_7,
      O => q_reg_2
    );
\q_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(25),
      I1 => data5(0),
      I2 => \q_reg_i_2__24_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__24_1\,
      I5 => data7(0),
      O => \q_i_6__28_n_0\
    );
\q_i_6__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(25),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__60_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(25)
    );
\q_reg_i_2__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__28_n_0\,
      I1 => q_reg_11,
      O => \q_reg_i_2__24_n_0\,
      S => r1(0)
    );
\q_reg_i_2__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__60_n_0\,
      I1 => q_reg_15,
      O => \q_reg_i_2__56_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_441 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__25_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__25_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_12 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_441 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_441;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_441 is
  signal data4 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \q_i_6__29_n_0\ : STD_LOGIC;
  signal \q_i_6__61_n_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \q_reg_i_2__25_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__57_n_0\ : STD_LOGIC;
begin
  q_reg_1 <= \^q_reg_1\;
\q_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__25_n_0\,
      I1 => q_reg_8,
      I2 => r1(2),
      I3 => q_reg_9,
      I4 => r1(1),
      I5 => q_reg_10,
      O => \^q_reg_1\
    );
\q_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__57_n_0\,
      I1 => q_reg_12,
      I2 => r2(4),
      I3 => q_reg_13,
      I4 => r2(3),
      I5 => q_reg_14,
      O => r2Out(0)
    );
\q_i_3__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      O => q_reg_0
    );
\q_i_4__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_6,
      I3 => q_reg_7,
      O => q_reg_2
    );
\q_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(26),
      I1 => data5(0),
      I2 => \q_reg_i_2__25_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__25_1\,
      I5 => data7(0),
      O => \q_i_6__29_n_0\
    );
\q_i_6__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(26),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__61_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(26)
    );
\q_reg_i_2__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__29_n_0\,
      I1 => q_reg_11,
      O => \q_reg_i_2__25_n_0\,
      S => r1(0)
    );
\q_reg_i_2__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__61_n_0\,
      I1 => q_reg_15,
      O => \q_reg_i_2__57_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_442 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__26_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__26_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_442 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_442;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_442 is
  signal data4 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \q_i_6__30_n_0\ : STD_LOGIC;
  signal \q_i_6__62_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__26_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__58_n_0\ : STD_LOGIC;
begin
\q_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__26_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => q_reg_0
    );
\q_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__58_n_0\,
      I1 => q_reg_5,
      I2 => r2(4),
      I3 => q_reg_6,
      I4 => r2(3),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(27),
      I1 => data5(0),
      I2 => \q_reg_i_2__26_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__26_1\,
      I5 => data7(0),
      O => \q_i_6__30_n_0\
    );
\q_i_6__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(27),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__62_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(27)
    );
\q_reg_i_2__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__30_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__26_n_0\,
      S => r1(0)
    );
\q_reg_i_2__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__62_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__58_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_443 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__27_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__27_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_443 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_443;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_443 is
  signal data4 : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \q_i_6__31_n_0\ : STD_LOGIC;
  signal \q_i_6__63_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__27_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__59_n_0\ : STD_LOGIC;
begin
\q_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__27_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => q_reg_0
    );
\q_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__59_n_0\,
      I1 => q_reg_5,
      I2 => r2(4),
      I3 => q_reg_6,
      I4 => r2(3),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(28),
      I1 => data5(0),
      I2 => \q_reg_i_2__27_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__27_1\,
      I5 => data7(0),
      O => \q_i_6__31_n_0\
    );
\q_i_6__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(28),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__63_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(28)
    );
\q_reg_i_2__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__31_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__27_n_0\,
      S => r1(0)
    );
\q_reg_i_2__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__63_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__59_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_444 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    \q_i_5__0_0\ : in STD_LOGIC;
    \q_i_5__0_1\ : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__28_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__28_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_10 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_444 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_444;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_444 is
  signal data4 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \q_i_6__32_n_0\ : STD_LOGIC;
  signal \q_i_6__64_n_0\ : STD_LOGIC;
  signal \q_i_7__72_n_0\ : STD_LOGIC;
  signal \q_i_8__72_n_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \q_reg_i_2__28_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__60_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_i_2__101\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \q_i_7__72\ : label is "soft_lutpair80";
begin
  q_reg_1 <= \^q_reg_1\;
\q_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__28_n_0\,
      I1 => q_reg_6,
      I2 => r1(2),
      I3 => q_reg_7,
      I4 => r1(1),
      I5 => q_reg_8,
      O => \^q_reg_1\
    );
\q_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__60_n_0\,
      I1 => q_reg_10,
      I2 => r2(4),
      I3 => q_reg_11,
      I4 => r2(3),
      I5 => q_reg_12,
      O => r2Out(0)
    );
\q_i_2__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_4,
      I3 => q_reg_5,
      O => q_reg_0
    );
\q_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDFCFCFCFC"
    )
        port map (
      I0 => q_reg_14,
      I1 => \q_i_7__72_n_0\,
      I2 => \q_i_8__72_n_0\,
      I3 => q_reg_15,
      I4 => q_reg_16,
      I5 => q_reg_17,
      O => q_reg_2
    );
\q_i_6__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(29),
      I1 => data5(0),
      I2 => \q_reg_i_2__28_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__28_1\,
      I5 => data7(0),
      O => \q_i_6__32_n_0\
    );
\q_i_6__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(29),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__64_n_0\
    );
\q_i_7__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CC"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => q_reg_5,
      I3 => q_reg_4,
      O => \q_i_7__72_n_0\
    );
\q_i_8__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => q_reg_3,
      I2 => \q_i_5__0_0\,
      I3 => \q_i_5__0_1\,
      O => \q_i_8__72_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(29)
    );
\q_reg_i_2__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__32_n_0\,
      I1 => q_reg_9,
      O => \q_reg_i_2__28_n_0\,
      S => r1(0)
    );
\q_reg_i_2__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__64_n_0\,
      I1 => q_reg_13,
      O => \q_reg_i_2__60_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_445 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_i_14 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__33_0\ : in STD_LOGIC;
    \q_reg_i_2__33_1\ : in STD_LOGIC;
    q_i_5 : in STD_LOGIC;
    q_i_7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_445 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_445;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_445 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \q_i_6__37_n_0\ : STD_LOGIC;
  signal \q_i_6__5_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__33_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
  q_reg_0 <= \^q_reg_0\;
q_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_7(0),
      O => \^q_reg_0\
    );
\q_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__33_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__1_n_0\,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_6__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(2),
      I1 => data5(0),
      I2 => \q_reg_i_2__33_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__33_1\,
      I5 => data7(0),
      O => \q_i_6__37_n_0\
    );
\q_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(2),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__5_n_0\
    );
q_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_i_5,
      O => q_i_14
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(2)
    );
\q_reg_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__5_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__1_n_0\,
      S => r1(2)
    );
\q_reg_i_2__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__37_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__33_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_446 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__29_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__29_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_446 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_446;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_446 is
  signal data4 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \q_i_6__33_n_0\ : STD_LOGIC;
  signal \q_i_6__65_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__29_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__61_n_0\ : STD_LOGIC;
begin
  q_reg_0 <= \^q_reg_0\;
\q_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__29_n_0\,
      I1 => q_reg_2,
      I2 => r1(2),
      I3 => q_reg_3,
      I4 => r1(1),
      I5 => q_reg_4,
      O => \^q_reg_0\
    );
\q_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__61_n_0\,
      I1 => q_reg_6,
      I2 => r2(4),
      I3 => q_reg_7,
      I4 => r2(3),
      I5 => q_reg_8,
      O => r2Out(0)
    );
\q_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_reg_10,
      I2 => q_reg_11,
      I3 => q_reg_12,
      O => q_reg_1
    );
\q_i_6__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(30),
      I1 => data5(0),
      I2 => \q_reg_i_2__29_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__29_1\,
      I5 => data7(0),
      O => \q_i_6__33_n_0\
    );
\q_i_6__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(30),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__65_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(30)
    );
\q_reg_i_2__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__33_n_0\,
      I1 => q_reg_5,
      O => \q_reg_i_2__29_n_0\,
      S => r1(0)
    );
\q_reg_i_2__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__65_n_0\,
      I1 => q_reg_9,
      O => \q_reg_i_2__61_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_447 is
  port (
    q_reg_0 : out STD_LOGIC;
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__30_0\ : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_2__30_1\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_447 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_447;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_447 is
  signal data4 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \q_i_6__34_n_0\ : STD_LOGIC;
  signal \q_i_6__66_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__30_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__62_n_0\ : STD_LOGIC;
begin
\q_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__30_n_0\,
      I1 => q_reg_1,
      I2 => r1(2),
      I3 => q_reg_2,
      I4 => r1(1),
      I5 => q_reg_3,
      O => q_reg_0
    );
\q_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__62_n_0\,
      I1 => q_reg_5,
      I2 => r2(4),
      I3 => q_reg_6,
      I4 => r2(3),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(31),
      I1 => data5(0),
      I2 => \q_reg_i_2__30_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__30_1\,
      I5 => data7(0),
      O => \q_i_6__34_n_0\
    );
\q_i_6__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(31),
      I1 => data5(0),
      I2 => r2(1),
      I3 => data6(0),
      I4 => r2(0),
      I5 => data7(0),
      O => \q_i_6__66_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(31)
    );
\q_reg_i_2__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__34_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__30_n_0\,
      S => r1(0)
    );
\q_reg_i_2__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__66_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__62_n_0\,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_448 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__34_0\ : in STD_LOGIC;
    \q_reg_i_2__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_448 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_448;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_448 is
  signal data4 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q_i_6__38_n_0\ : STD_LOGIC;
  signal \q_i_6__6_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__34_n_0\ : STD_LOGIC;
begin
\q_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__34_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__2_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => DataIn(0)
    );
\q_i_6__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(3),
      I1 => data5(0),
      I2 => \q_reg_i_2__34_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__34_1\,
      I5 => data7(0),
      O => \q_i_6__38_n_0\
    );
\q_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(3),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__6_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(3)
    );
\q_reg_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__6_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__2_n_0\,
      S => r1(2)
    );
\q_reg_i_2__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__38_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__34_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_449 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_6 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    \q_reg_i_2__35_0\ : in STD_LOGIC;
    \q_reg_i_2__35_1\ : in STD_LOGIC;
    \q_i_6__2\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_449 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_449;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_449 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \q_i_6__39_n_0\ : STD_LOGIC;
  signal \q_i_6__7_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__35_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__3_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
q_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => \q_i_6__2\(4),
      O => q_reg_0
    );
\q_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__35_n_0\,
      I1 => q_reg_6,
      I2 => r2(2),
      I3 => q_reg_7,
      I4 => r2(1),
      I5 => q_reg_8,
      O => r2Out(0)
    );
\q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__3_n_0\,
      I1 => q_reg_2,
      I2 => r1(4),
      I3 => q_reg_3,
      I4 => r1(3),
      I5 => q_reg_4,
      O => \^datain\(0)
    );
\q_i_6__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(4),
      I1 => data5(0),
      I2 => \q_reg_i_2__35_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__35_1\,
      I5 => data7(0),
      O => \q_i_6__39_n_0\
    );
\q_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(4),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__7_n_0\
    );
\q_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7555500000000"
    )
        port map (
      I0 => \^datain\(0),
      I1 => \q_i_6__2\(2),
      I2 => \q_i_6__2\(1),
      I3 => \q_i_6__2\(0),
      I4 => \q_i_6__2\(3),
      I5 => \q_i_6__2\(4),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(4)
    );
\q_reg_i_2__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__7_n_0\,
      I1 => q_reg_5,
      O => \q_reg_i_2__3_n_0\,
      S => r1(2)
    );
\q_reg_i_2__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__39_n_0\,
      I1 => q_reg_9,
      O => \q_reg_i_2__35_n_0\,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_45 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_45 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_45;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_45 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_450 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__36_0\ : in STD_LOGIC;
    \q_reg_i_2__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_450 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_450;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_450 is
  signal data4 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \q_i_6__40_n_0\ : STD_LOGIC;
  signal \q_i_6__8_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__36_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__4_n_0\ : STD_LOGIC;
begin
\q_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__36_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__4_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => DataIn(0)
    );
\q_i_6__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(5),
      I1 => data5(0),
      I2 => \q_reg_i_2__36_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__36_1\,
      I5 => data7(0),
      O => \q_i_6__40_n_0\
    );
\q_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(5),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__8_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(5)
    );
\q_reg_i_2__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__40_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__36_n_0\,
      S => r2(0)
    );
\q_reg_i_2__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__8_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__4_n_0\,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_451 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_i_8 : out STD_LOGIC;
    q_i_13 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__37_0\ : in STD_LOGIC;
    \q_reg_i_2__37_1\ : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_i_5 : in STD_LOGIC;
    q_i_7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_451 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_451;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_451 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^q_i_13\ : STD_LOGIC;
  signal \q_i_6__41_n_0\ : STD_LOGIC;
  signal \q_i_6__9_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__37_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__5_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
  q_i_13 <= \^q_i_13\;
  q_reg_0 <= \^q_reg_0\;
q_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_7(0),
      O => \^q_reg_0\
    );
\q_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__5_n_0\,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__37_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
q_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_i_13\,
      I1 => q_reg_9,
      O => q_i_8
    );
\q_i_6__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(6),
      I1 => data5(0),
      I2 => \q_reg_i_2__37_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__37_1\,
      I5 => data7(0),
      O => \q_i_6__41_n_0\
    );
\q_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(6),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__9_n_0\
    );
\q_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_i_5,
      O => \^q_i_13\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(6)
    );
\q_reg_i_2__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__41_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__37_n_0\,
      S => r2(0)
    );
\q_reg_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__9_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__5_n_0\,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_452 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    \q_reg_i_2__38_0\ : in STD_LOGIC;
    \q_reg_i_2__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_452 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_452;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_452 is
  signal data4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \q_i_6__10_n_0\ : STD_LOGIC;
  signal \q_i_6__42_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__38_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__6_n_0\ : STD_LOGIC;
begin
\q_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__6_n_0\,
      I1 => q_reg_0,
      I2 => r1(4),
      I3 => q_reg_1,
      I4 => r1(3),
      I5 => q_reg_2,
      O => DataIn(0)
    );
\q_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__38_n_0\,
      I1 => q_reg_4,
      I2 => r2(2),
      I3 => q_reg_5,
      I4 => r2(1),
      I5 => q_reg_6,
      O => r2Out(0)
    );
\q_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(7),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__10_n_0\
    );
\q_i_6__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(7),
      I1 => data5(0),
      I2 => \q_reg_i_2__38_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__38_1\,
      I5 => data7(0),
      O => \q_i_6__42_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(7)
    );
\q_reg_i_2__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__42_n_0\,
      I1 => q_reg_7,
      O => \q_reg_i_2__38_n_0\,
      S => r2(0)
    );
\q_reg_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__10_n_0\,
      I1 => q_reg_3,
      O => \q_reg_i_2__6_n_0\,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_453 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_i_17 : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__39_0\ : in STD_LOGIC;
    \q_reg_i_2__39_1\ : in STD_LOGIC;
    q_i_2 : in STD_LOGIC;
    q_i_2_0 : in STD_LOGIC;
    q_i_2_1 : in STD_LOGIC;
    q_i_2_2 : in STD_LOGIC;
    q_i_2_3 : in STD_LOGIC;
    q_i_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_453 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_453;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_453 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_i_6__11_n_0\ : STD_LOGIC;
  signal \q_i_6__43_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \q_reg_i_2__39_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__7_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
  q_reg_0 <= \^q_reg_0\;
q_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^datain\(0),
      I1 => q_i_9(0),
      O => \^q_reg_0\
    );
\q_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__7_n_0\,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__39_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(8),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__11_n_0\
    );
\q_i_6__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(8),
      I1 => data5(0),
      I2 => \q_reg_i_2__39_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__39_1\,
      I5 => data7(0),
      O => \q_i_6__43_n_0\
    );
q_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => q_i_2,
      I2 => q_i_2_0,
      I3 => q_i_2_1,
      I4 => q_i_2_2,
      I5 => q_i_2_3,
      O => q_i_17
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(8)
    );
\q_reg_i_2__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__43_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__39_n_0\,
      S => r2(0)
    );
\q_reg_i_2__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__11_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__7_n_0\,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_454 is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    r2Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_0 : out STD_LOGIC;
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_5 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    \q_reg_i_2__40_0\ : in STD_LOGIC;
    \q_reg_i_2__40_1\ : in STD_LOGIC;
    \q_i_2__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_i_2__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_454 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_454;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_454 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \q_i_6__12_n_0\ : STD_LOGIC;
  signal \q_i_6__44_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__40_n_0\ : STD_LOGIC;
  signal \q_reg_i_2__8_n_0\ : STD_LOGIC;
begin
  DataIn(0) <= \^datain\(0);
\q_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__8_n_0\,
      I1 => q_reg_1,
      I2 => r1(4),
      I3 => q_reg_2,
      I4 => r1(3),
      I5 => q_reg_3,
      O => \^datain\(0)
    );
\q_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_reg_i_2__40_n_0\,
      I1 => q_reg_5,
      I2 => r2(2),
      I3 => q_reg_6,
      I4 => r2(1),
      I5 => q_reg_7,
      O => r2Out(0)
    );
\q_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(9),
      I1 => data5(0),
      I2 => r1(1),
      I3 => data6(0),
      I4 => r1(0),
      I5 => data7(0),
      O => \q_i_6__12_n_0\
    );
\q_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAAFFFFFFFF"
    )
        port map (
      I0 => \^datain\(0),
      I1 => \q_i_2__0\(1),
      I2 => \q_i_2__0_0\,
      I3 => \q_i_2__0\(0),
      I4 => \q_i_2__0\(2),
      I5 => \q_i_2__0\(3),
      O => q_reg_0
    );
\q_i_6__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4(9),
      I1 => data5(0),
      I2 => \q_reg_i_2__40_0\,
      I3 => data6(0),
      I4 => \q_reg_i_2__40_1\,
      I5 => data7(0),
      O => \q_i_6__44_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[27].writeReg_reg\(27),
      CLR => Reset,
      D => datIn(0),
      Q => data4(9)
    );
\q_reg_i_2__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__44_n_0\,
      I1 => q_reg_8,
      O => \q_reg_i_2__40_n_0\,
      S => r2(0)
    );
\q_reg_i_2__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_6__12_n_0\,
      I1 => q_reg_4,
      O => \q_reg_i_2__8_n_0\,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_455 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_455 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_455;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_455 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_456 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_456 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_456;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_456 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_457 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_457 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_457;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_457 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_458 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_458 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_458;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_458 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_459 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_459 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_459;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_459 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_46 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_46 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_46;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_46 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_460 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_460 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_460;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_460 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_461 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_461 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_461;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_461 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_462 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_462 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_462;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_462 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_463 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_463 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_463;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_463 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_464 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_464 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_464;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_464 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_465 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_465 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_465;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_465 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_466 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_466 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_466;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_466 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_467 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_467 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_467;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_467 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_468 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_468 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_468;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_468 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_469 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_469 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_469;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_469 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_47 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_47 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_47;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_47 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_470 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_470 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_470;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_470 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_471 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_471 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_471;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_471 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_472 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_472 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_472;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_472 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_473 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_473 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_473;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_473 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_474 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_474 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_474;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_474 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_475 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_475 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_475;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_475 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_476 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_476 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_476;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_476 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_477 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_477 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_477;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_477 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_478 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_478 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_478;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_478 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_479 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_479 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_479;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_479 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_48 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_48 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_48;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_48 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_480 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_480 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_480;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_480 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_481 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_481 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_481;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_481 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_482 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_482 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_482;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_482 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_483 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_483 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_483;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_483 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_484 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_484 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_484;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_484 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_485 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_485 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_485;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_485 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_486 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_486 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_486;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_486 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[26].writeReg_reg\(26),
      CLR => Reset,
      D => datIn(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_487 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_487 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_487;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_487 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_488 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_488 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_488;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_488 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_489 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_489 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_489;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_489 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_49 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_49 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_49;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_49 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_490 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_490 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_490;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_490 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_491 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_491 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_491;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_491 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_492 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_492 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_492;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_492 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_493 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_493 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_493;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_493 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_494 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_494 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_494;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_494 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_495 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_495 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_495;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_495 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_496 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_496 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_496;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_496 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_497 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_497 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_497;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_497 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_498 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_498 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_498;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_498 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_499 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_499 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_499;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_499 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_50 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_50 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_50;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_50 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_500 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_500 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_500;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_500 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_501 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_501 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_501;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_501 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_502 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_502 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_502;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_502 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_503 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_503 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_503;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_503 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_504 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_504 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_504;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_504 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_505 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_505 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_505;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_505 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_506 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_506 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_506;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_506 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_507 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_507 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_507;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_507 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_508 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_508 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_508;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_508 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_509 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_509 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_509;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_509 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_51 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_51 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_51;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_51 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_510 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_510 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_510;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_510 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_511 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_511 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_511;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_511 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_512 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_512 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_512;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_512 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_513 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_513 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_513;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_513 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_514 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_514 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_514;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_514 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_515 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_515 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_515;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_515 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_516 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_516 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_516;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_516 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_517 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_517 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_517;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_517 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_518 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_518 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_518;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_518 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[25].writeReg_reg\(25),
      CLR => Reset,
      D => datIn(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_519 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_519 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_519;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_519 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_52 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_52 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_52;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_52 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_520 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_520 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_520;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_520 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_521 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_521 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_521;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_521 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_522 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_522 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_522;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_522 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_523 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_523 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_523;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_523 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_524 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_524 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_524;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_524 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_525 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_525 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_525;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_525 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_526 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_526 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_526;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_526 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_527 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_527 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_527;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_527 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_528 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_528 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_528;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_528 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_529 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_529 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_529;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_529 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_53 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_53 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_53;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_53 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_530 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_530 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_530;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_530 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_531 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_531 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_531;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_531 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_532 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_532 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_532;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_532 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_533 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_533 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_533;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_533 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_534 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_534 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_534;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_534 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_535 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_535 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_535;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_535 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_536 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_536 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_536;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_536 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_537 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_537 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_537;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_537 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_538 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_538 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_538;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_538 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_539 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_539 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_539;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_539 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_54 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_54 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_54;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_54 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_540 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_540 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_540;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_540 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_541 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_541 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_541;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_541 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_542 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_542 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_542;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_542 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_543 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_543 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_543;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_543 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_544 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_544 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_544;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_544 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_545 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_545 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_545;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_545 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_546 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_546 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_546;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_546 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_547 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_547 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_547;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_547 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_548 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_548 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_548;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_548 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_549 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_549 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_549;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_549 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_55 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_55 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_55;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_55 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_550 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_550 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_550;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_550 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[24].writeReg_reg\(24),
      CLR => Reset,
      D => datIn(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_551 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__31\ : in STD_LOGIC;
    \q_reg_i_3__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_551 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_551;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_551 is
  signal data8 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\q_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(0),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(0),
      I1 => data9(0),
      I2 => \q_reg_i_3__31\,
      I3 => data10(0),
      I4 => \q_reg_i_3__31_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_552 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__41\ : in STD_LOGIC;
    \q_reg_i_3__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_552 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_552;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_552 is
  signal data8 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\q_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data9(0),
      I2 => \q_reg_i_3__41\,
      I3 => data10(0),
      I4 => \q_reg_i_3__41_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_553 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__42\ : in STD_LOGIC;
    \q_reg_i_3__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_553 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_553;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_553 is
  signal data8 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\q_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(11),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(11),
      I1 => data9(0),
      I2 => \q_reg_i_3__42\,
      I3 => data10(0),
      I4 => \q_reg_i_3__42_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_554 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__43\ : in STD_LOGIC;
    \q_reg_i_3__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_554 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_554;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_554 is
  signal data8 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\q_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(12),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(12),
      I1 => data9(0),
      I2 => \q_reg_i_3__43\,
      I3 => data10(0),
      I4 => \q_reg_i_3__43_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_555 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__44\ : in STD_LOGIC;
    \q_reg_i_3__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_555 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_555;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_555 is
  signal data8 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\q_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(13),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(13),
      I1 => data9(0),
      I2 => \q_reg_i_3__44\,
      I3 => data10(0),
      I4 => \q_reg_i_3__44_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_556 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__45\ : in STD_LOGIC;
    \q_reg_i_3__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_556 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_556;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_556 is
  signal data8 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\q_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(14),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(14),
      I1 => data9(0),
      I2 => \q_reg_i_3__45\,
      I3 => data10(0),
      I4 => \q_reg_i_3__45_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_557 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__46\ : in STD_LOGIC;
    \q_reg_i_3__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_557 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_557;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_557 is
  signal data8 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\q_i_9__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(15),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(15),
      I1 => data9(0),
      I2 => \q_reg_i_3__46\,
      I3 => data10(0),
      I4 => \q_reg_i_3__46_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_558 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__15\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__15_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__47\ : in STD_LOGIC;
    \q_reg_i_3__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_558 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_558;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_558 is
  signal data8 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\q_i_9__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(16),
      I1 => data9(0),
      I2 => \q_reg_i_3__15\,
      I3 => data10(0),
      I4 => \q_reg_i_3__15_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(16),
      I1 => data9(0),
      I2 => \q_reg_i_3__47\,
      I3 => data10(0),
      I4 => \q_reg_i_3__47_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_559 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__16\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__16_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__48\ : in STD_LOGIC;
    \q_reg_i_3__48_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_559 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_559;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_559 is
  signal data8 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\q_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(17),
      I1 => data9(0),
      I2 => \q_reg_i_3__16\,
      I3 => data10(0),
      I4 => \q_reg_i_3__16_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(17),
      I1 => data9(0),
      I2 => \q_reg_i_3__48\,
      I3 => data10(0),
      I4 => \q_reg_i_3__48_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_56 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_56 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_56;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_56 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_560 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__17\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__17_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__49\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_560 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_560;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_560 is
  signal data8 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\q_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(18),
      I1 => data9(0),
      I2 => \q_reg_i_3__17\,
      I3 => data10(0),
      I4 => \q_reg_i_3__17_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(18),
      I1 => data9(0),
      I2 => \q_reg_i_3__49\,
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_561 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__18\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__18_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__50\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_561 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_561;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_561 is
  signal data8 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\q_i_9__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(19),
      I1 => data9(0),
      I2 => \q_reg_i_3__18\,
      I3 => data10(0),
      I4 => \q_reg_i_3__18_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(19),
      I1 => data9(0),
      I2 => \q_reg_i_3__50\,
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_562 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__32\ : in STD_LOGIC;
    \q_reg_i_3__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_562 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_562;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_562 is
  signal data8 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\q_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(1),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(1),
      I1 => data9(0),
      I2 => \q_reg_i_3__32\,
      I3 => data10(0),
      I4 => \q_reg_i_3__32_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_563 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__19\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__19_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__51\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_563 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_563;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_563 is
  signal data8 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\q_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(20),
      I1 => data9(0),
      I2 => \q_reg_i_3__19\,
      I3 => data10(0),
      I4 => \q_reg_i_3__19_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(20),
      I1 => data9(0),
      I2 => \q_reg_i_3__51\,
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_564 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__20\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__20_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__52\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_564 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_564;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_564 is
  signal data8 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\q_i_9__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(21),
      I1 => data9(0),
      I2 => \q_reg_i_3__20\,
      I3 => data10(0),
      I4 => \q_reg_i_3__20_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(21),
      I1 => data9(0),
      I2 => \q_reg_i_3__52\,
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_565 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__21\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__21_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_565 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_565;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_565 is
  signal data8 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\q_i_9__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(22),
      I1 => data9(0),
      I2 => \q_reg_i_3__21\,
      I3 => data10(0),
      I4 => \q_reg_i_3__21_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(22),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_566 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__22\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__22_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_566 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_566;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_566 is
  signal data8 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\q_i_9__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(23),
      I1 => data9(0),
      I2 => \q_reg_i_3__22\,
      I3 => data10(0),
      I4 => \q_reg_i_3__22_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(23),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_567 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__23\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__23_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_567 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_567;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_567 is
  signal data8 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\q_i_9__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(24),
      I1 => data9(0),
      I2 => \q_reg_i_3__23\,
      I3 => data10(0),
      I4 => \q_reg_i_3__23_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(24),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_568 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__24\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__24_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_568 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_568;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_568 is
  signal data8 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\q_i_9__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(25),
      I1 => data9(0),
      I2 => \q_reg_i_3__24\,
      I3 => data10(0),
      I4 => \q_reg_i_3__24_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(25),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_569 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__25\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__25_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_569 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_569;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_569 is
  signal data8 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\q_i_9__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(26),
      I1 => data9(0),
      I2 => \q_reg_i_3__25\,
      I3 => data10(0),
      I4 => \q_reg_i_3__25_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(26),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_57 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_57 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_57;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_57 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_570 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__26\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__26_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_570 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_570;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_570 is
  signal data8 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\q_i_9__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(27),
      I1 => data9(0),
      I2 => \q_reg_i_3__26\,
      I3 => data10(0),
      I4 => \q_reg_i_3__26_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(27),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_571 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__27\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__27_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_571 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_571;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_571 is
  signal data8 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\q_i_9__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(28),
      I1 => data9(0),
      I2 => \q_reg_i_3__27\,
      I3 => data10(0),
      I4 => \q_reg_i_3__27_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(28),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_572 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__28\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__28_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_572 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_572;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_572 is
  signal data8 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\q_i_9__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(29),
      I1 => data9(0),
      I2 => \q_reg_i_3__28\,
      I3 => data10(0),
      I4 => \q_reg_i_3__28_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(29),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_573 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__33\ : in STD_LOGIC;
    \q_reg_i_3__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_573 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_573;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_573 is
  signal data8 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\q_i_9__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(2),
      I1 => data9(0),
      I2 => \q_reg_i_3__33\,
      I3 => data10(0),
      I4 => \q_reg_i_3__33_0\,
      I5 => data11(0),
      O => q_reg_1
    );
\q_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(2),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_574 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__29\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__29_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_574 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_574;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_574 is
  signal data8 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\q_i_9__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(30),
      I1 => data9(0),
      I2 => \q_reg_i_3__29\,
      I3 => data10(0),
      I4 => \q_reg_i_3__29_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(30),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_575 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__30\ : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__30_0\ : in STD_LOGIC;
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_575 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_575;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_575 is
  signal data8 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\q_i_9__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(31),
      I1 => data9(0),
      I2 => \q_reg_i_3__30\,
      I3 => data10(0),
      I4 => \q_reg_i_3__30_0\,
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(31),
      I1 => data9(0),
      I2 => r2(1),
      I3 => data10(0),
      I4 => r2(0),
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_576 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__34\ : in STD_LOGIC;
    \q_reg_i_3__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_576 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_576;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_576 is
  signal data8 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\q_i_9__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(3),
      I1 => data9(0),
      I2 => \q_reg_i_3__34\,
      I3 => data10(0),
      I4 => \q_reg_i_3__34_0\,
      I5 => data11(0),
      O => q_reg_1
    );
\q_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(3),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_577 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__35\ : in STD_LOGIC;
    \q_reg_i_3__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_577 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_577;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_577 is
  signal data8 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\q_i_9__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data9(0),
      I2 => \q_reg_i_3__35\,
      I3 => data10(0),
      I4 => \q_reg_i_3__35_0\,
      I5 => data11(0),
      O => q_reg_1
    );
\q_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_578 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__36\ : in STD_LOGIC;
    \q_reg_i_3__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_578 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_578;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_578 is
  signal data8 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\q_i_9__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data9(0),
      I2 => \q_reg_i_3__36\,
      I3 => data10(0),
      I4 => \q_reg_i_3__36_0\,
      I5 => data11(0),
      O => q_reg_1
    );
\q_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_579 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__37\ : in STD_LOGIC;
    \q_reg_i_3__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_579 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_579;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_579 is
  signal data8 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\q_i_9__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data9(0),
      I2 => \q_reg_i_3__37\,
      I3 => data10(0),
      I4 => \q_reg_i_3__37_0\,
      I5 => data11(0),
      O => q_reg_1
    );
\q_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_58 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_58 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_58;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_58 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_580 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__38\ : in STD_LOGIC;
    \q_reg_i_3__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_580 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_580;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_580 is
  signal data8 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\q_i_9__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data9(0),
      I2 => \q_reg_i_3__38\,
      I3 => data10(0),
      I4 => \q_reg_i_3__38_0\,
      I5 => data11(0),
      O => q_reg_1
    );
\q_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_581 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__39\ : in STD_LOGIC;
    \q_reg_i_3__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_581 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_581;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_581 is
  signal data8 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\q_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data9(0),
      I2 => \q_reg_i_3__39\,
      I3 => data10(0),
      I4 => \q_reg_i_3__39_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_582 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__40\ : in STD_LOGIC;
    \q_reg_i_3__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_582 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_582;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_582 is
  signal data8 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\q_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data9(0),
      I2 => r1(1),
      I3 => data10(0),
      I4 => r1(0),
      I5 => data11(0),
      O => q_reg_0
    );
\q_i_9__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data9(0),
      I2 => \q_reg_i_3__40\,
      I3 => data10(0),
      I4 => \q_reg_i_3__40_0\,
      I5 => data11(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[23].writeReg_reg\(23),
      CLR => Reset,
      D => datIn(0),
      Q => data8(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_583 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_583 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_583;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_583 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_584 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_584 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_584;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_584 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_585 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_585 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_585;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_585 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_586 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_586 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_586;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_586 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_587 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_587 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_587;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_587 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_588 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_588 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_588;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_588 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_589 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_589 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_589;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_589 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_59 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_59 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_59;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_59 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_590 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_590 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_590;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_590 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_591 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_591 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_591;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_591 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_592 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_592 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_592;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_592 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_593 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_593 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_593;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_593 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_594 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_594 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_594;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_594 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_595 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_595 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_595;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_595 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_596 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_596 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_596;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_596 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_597 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_597 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_597;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_597 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_598 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_598 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_598;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_598 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_599 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_599 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_599;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_599 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_60 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_60 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_60;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_60 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_600 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_600 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_600;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_600 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_601 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_601 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_601;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_601 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_602 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_602 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_602;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_602 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_603 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_603 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_603;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_603 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_604 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_604 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_604;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_604 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_605 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_605 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_605;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_605 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_606 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_606 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_606;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_606 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_607 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_607 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_607;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_607 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_608 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_608 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_608;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_608 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_609 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_609 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_609;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_609 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_61 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_61 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_61;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_61 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_610 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_610 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_610;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_610 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_611 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_611 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_611;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_611 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_612 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_612 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_612;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_612 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_613 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_613 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_613;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_613 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_614 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_614 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_614;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_614 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[22].writeReg_reg\(22),
      CLR => Reset,
      D => datIn(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_615 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_615 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_615;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_615 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_616 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_616 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_616;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_616 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_617 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_617 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_617;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_617 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_618 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_618 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_618;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_618 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_619 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_619 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_619;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_619 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_62 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_62 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_62;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_62 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_620 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_620 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_620;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_620 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_621 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_621 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_621;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_621 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_622 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_622 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_622;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_622 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_623 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_623 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_623;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_623 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_624 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_624 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_624;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_624 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_625 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_625 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_625;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_625 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_626 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_626 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_626;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_626 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_627 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_627 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_627;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_627 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_628 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_628 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_628;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_628 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_629 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_629 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_629;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_629 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_63 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_63 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_63;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_63 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_630 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_630 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_630;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_630 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_631 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_631 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_631;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_631 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_632 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_632 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_632;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_632 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_633 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_633 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_633;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_633 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_634 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_634 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_634;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_634 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_635 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_635 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_635;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_635 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_636 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_636 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_636;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_636 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_637 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_637 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_637;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_637 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_638 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_638 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_638;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_638 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_639 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_639 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_639;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_639 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_64 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_64 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_64;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_64 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_640 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_640 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_640;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_640 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_641 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_641 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_641;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_641 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_642 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_642 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_642;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_642 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_643 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_643 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_643;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_643 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_644 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_644 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_644;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_644 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_645 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_645 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_645;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_645 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_646 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_646 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_646;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_646 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[21].writeReg_reg\(21),
      CLR => Reset,
      D => datIn(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_647 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_647 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_647;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_647 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_648 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_648 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_648;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_648 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_649 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_649 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_649;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_649 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_65 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_65 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_65;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_65 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_650 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_650 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_650;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_650 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_651 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_651 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_651;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_651 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_652 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_652 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_652;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_652 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_653 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_653 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_653;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_653 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_654 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_654 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_654;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_654 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_655 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_655 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_655;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_655 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_656 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_656 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_656;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_656 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_657 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_657 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_657;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_657 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_658 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_658 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_658;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_658 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_659 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_659 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_659;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_659 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_66 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_66 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_66;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_66 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_660 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_660 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_660;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_660 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_661 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_661 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_661;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_661 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_662 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_662 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_662;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_662 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_663 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_663 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_663;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_663 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_664 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_664 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_664;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_664 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_665 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_665 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_665;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_665 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_666 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_666 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_666;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_666 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_667 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_667 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_667;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_667 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_668 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_668 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_668;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_668 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_669 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_669 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_669;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_669 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_67 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_67 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_67;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_67 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_670 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_670 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_670;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_670 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_671 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_671 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_671;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_671 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_672 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_672 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_672;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_672 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_673 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_673 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_673;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_673 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_674 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_674 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_674;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_674 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_675 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_675 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_675;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_675 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_676 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_676 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_676;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_676 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_677 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_677 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_677;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_677 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_678 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_678 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_678;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_678 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[20].writeReg_reg\(20),
      CLR => Reset,
      D => datIn(0),
      Q => data11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_679 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_679 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_679;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_679 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_68 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_68 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_68;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_68 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_680 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_680 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_680;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_680 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_681 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_681 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_681;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_681 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_682 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_682 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_682;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_682 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_683 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_683 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_683;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_683 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_684 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_684 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_684;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_684 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_685 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_685 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_685;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_685 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_686 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_686 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_686;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_686 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_687 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_687 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_687;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_687 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_688 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_688 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_688;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_688 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_689 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_689 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_689;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_689 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_69 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_69 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_69;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_69 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_690 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_690 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_690;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_690 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_691 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_691 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_691;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_691 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_692 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_692 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_692;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_692 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_693 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_693 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_693;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_693 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_694 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_694 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_694;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_694 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_695 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_695 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_695;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_695 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_696 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_696 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_696;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_696 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_697 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_697 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_697;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_697 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_698 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_698 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_698;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_698 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_699 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_699 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_699;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_699 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_70 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_70 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_70;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_70 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[9].writeReg_reg\(9),
      CLR => Reset,
      D => datIn(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_700 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_700 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_700;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_700 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_701 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_701 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_701;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_701 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_702 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_702 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_702;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_702 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_703 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_703 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_703;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_703 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_704 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_704 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_704;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_704 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_705 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_705 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_705;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_705 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_706 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_706 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_706;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_706 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_707 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_707 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_707;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_707 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_708 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_708 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_708;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_708 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_709 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_709 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_709;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_709 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_71 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_71 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_71;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_71 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_710 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_710 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_710;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_710 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[1].writeReg_reg\(1),
      CLR => Reset,
      D => datIn(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_711 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__31_0\ : in STD_LOGIC;
    \q_reg_i_3__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_711 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_711;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_711 is
  signal data12 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_i_8__1_n_0\ : STD_LOGIC;
  signal \q_i_8__33_n_0\ : STD_LOGIC;
begin
\q_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(0),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__1_n_0\
    );
\q_i_8__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(0),
      I1 => data13(0),
      I2 => \q_reg_i_3__31_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__31_1\,
      I5 => data15(0),
      O => \q_i_8__33_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(0)
    );
q_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__1_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__33_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_712 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__41_0\ : in STD_LOGIC;
    \q_reg_i_3__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_712 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_712;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_712 is
  signal data12 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \q_i_8__11_n_0\ : STD_LOGIC;
  signal \q_i_8__43_n_0\ : STD_LOGIC;
begin
\q_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(10),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__11_n_0\
    );
\q_i_8__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(10),
      I1 => data13(0),
      I2 => \q_reg_i_3__41_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__41_1\,
      I5 => data15(0),
      O => \q_i_8__43_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(10)
    );
\q_reg_i_3__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__43_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_3__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__11_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_713 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__42_0\ : in STD_LOGIC;
    \q_reg_i_3__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_713 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_713;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_713 is
  signal data12 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \q_i_8__12_n_0\ : STD_LOGIC;
  signal \q_i_8__44_n_0\ : STD_LOGIC;
begin
\q_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(11),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__12_n_0\
    );
\q_i_8__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(11),
      I1 => data13(0),
      I2 => \q_reg_i_3__42_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__42_1\,
      I5 => data15(0),
      O => \q_i_8__44_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(11)
    );
\q_reg_i_3__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__12_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__44_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_714 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__43_0\ : in STD_LOGIC;
    \q_reg_i_3__43_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_714 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_714;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_714 is
  signal data12 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \q_i_8__13_n_0\ : STD_LOGIC;
  signal \q_i_8__45_n_0\ : STD_LOGIC;
begin
\q_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(12),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__13_n_0\
    );
\q_i_8__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(12),
      I1 => data13(0),
      I2 => \q_reg_i_3__43_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__43_1\,
      I5 => data15(0),
      O => \q_i_8__45_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(12)
    );
\q_reg_i_3__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__13_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__45_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_715 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__44_0\ : in STD_LOGIC;
    \q_reg_i_3__44_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_715 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_715;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_715 is
  signal data12 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \q_i_8__14_n_0\ : STD_LOGIC;
  signal \q_i_8__46_n_0\ : STD_LOGIC;
begin
\q_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(13),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__14_n_0\
    );
\q_i_8__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(13),
      I1 => data13(0),
      I2 => \q_reg_i_3__44_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__44_1\,
      I5 => data15(0),
      O => \q_i_8__46_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(13)
    );
\q_reg_i_3__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__14_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__46_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_716 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__45_0\ : in STD_LOGIC;
    \q_reg_i_3__45_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_716 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_716;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_716 is
  signal data12 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \q_i_8__15_n_0\ : STD_LOGIC;
  signal \q_i_8__47_n_0\ : STD_LOGIC;
begin
\q_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(14),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__15_n_0\
    );
\q_i_8__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(14),
      I1 => data13(0),
      I2 => \q_reg_i_3__45_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__45_1\,
      I5 => data15(0),
      O => \q_i_8__47_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(14)
    );
\q_reg_i_3__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__15_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__47_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_717 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__46_0\ : in STD_LOGIC;
    \q_reg_i_3__46_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_717 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_717;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_717 is
  signal data12 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \q_i_8__16_n_0\ : STD_LOGIC;
  signal \q_i_8__48_n_0\ : STD_LOGIC;
begin
\q_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(15),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__16_n_0\
    );
\q_i_8__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(15),
      I1 => data13(0),
      I2 => \q_reg_i_3__46_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__46_1\,
      I5 => data15(0),
      O => \q_i_8__48_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(15)
    );
\q_reg_i_3__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__16_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__48_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_718 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__15_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__15_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__47_0\ : in STD_LOGIC;
    \q_reg_i_3__47_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_718 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_718;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_718 is
  signal data12 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \q_i_8__17_n_0\ : STD_LOGIC;
  signal \q_i_8__49_n_0\ : STD_LOGIC;
begin
\q_i_8__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(16),
      I1 => data13(0),
      I2 => \q_reg_i_3__15_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__15_1\,
      I5 => data15(0),
      O => \q_i_8__17_n_0\
    );
\q_i_8__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(16),
      I1 => data13(0),
      I2 => \q_reg_i_3__47_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__47_1\,
      I5 => data15(0),
      O => \q_i_8__49_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(16)
    );
\q_reg_i_3__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__17_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__49_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_719 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__16_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__16_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__48_0\ : in STD_LOGIC;
    \q_reg_i_3__48_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_719 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_719;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_719 is
  signal data12 : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \q_i_8__18_n_0\ : STD_LOGIC;
  signal \q_i_8__50_n_0\ : STD_LOGIC;
begin
\q_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(17),
      I1 => data13(0),
      I2 => \q_reg_i_3__16_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__16_1\,
      I5 => data15(0),
      O => \q_i_8__18_n_0\
    );
\q_i_8__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(17),
      I1 => data13(0),
      I2 => \q_reg_i_3__48_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__48_1\,
      I5 => data15(0),
      O => \q_i_8__50_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(17)
    );
\q_reg_i_3__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__18_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__50_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_72 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_72 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_72;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_72 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_720 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__17_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__17_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__49_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_720 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_720;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_720 is
  signal data12 : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \q_i_8__19_n_0\ : STD_LOGIC;
  signal \q_i_8__51_n_0\ : STD_LOGIC;
begin
\q_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(18),
      I1 => data13(0),
      I2 => \q_reg_i_3__17_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__17_1\,
      I5 => data15(0),
      O => \q_i_8__19_n_0\
    );
\q_i_8__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(18),
      I1 => data13(0),
      I2 => \q_reg_i_3__49_0\,
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__51_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(18)
    );
\q_reg_i_3__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__19_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__51_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_721 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__18_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__18_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__50_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_721 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_721;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_721 is
  signal data12 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \q_i_8__20_n_0\ : STD_LOGIC;
  signal \q_i_8__52_n_0\ : STD_LOGIC;
begin
\q_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(19),
      I1 => data13(0),
      I2 => \q_reg_i_3__18_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__18_1\,
      I5 => data15(0),
      O => \q_i_8__20_n_0\
    );
\q_i_8__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(19),
      I1 => data13(0),
      I2 => \q_reg_i_3__50_0\,
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__52_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(19)
    );
\q_reg_i_3__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__20_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__52_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_722 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__32_0\ : in STD_LOGIC;
    \q_reg_i_3__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_722 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_722;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_722 is
  signal data12 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \q_i_8__2_n_0\ : STD_LOGIC;
  signal \q_i_8__34_n_0\ : STD_LOGIC;
begin
\q_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(1),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__2_n_0\
    );
\q_i_8__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(1),
      I1 => data13(0),
      I2 => \q_reg_i_3__32_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__32_1\,
      I5 => data15(0),
      O => \q_i_8__34_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(1)
    );
\q_reg_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__2_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__34_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_723 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__19_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__19_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__51_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_723 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_723;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_723 is
  signal data12 : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \q_i_8__21_n_0\ : STD_LOGIC;
  signal \q_i_8__53_n_0\ : STD_LOGIC;
begin
\q_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(20),
      I1 => data13(0),
      I2 => \q_reg_i_3__19_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__19_1\,
      I5 => data15(0),
      O => \q_i_8__21_n_0\
    );
\q_i_8__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(20),
      I1 => data13(0),
      I2 => \q_reg_i_3__51_0\,
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__53_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(20)
    );
\q_reg_i_3__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__21_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__53_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_724 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__20_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__20_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__52_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_724 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_724;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_724 is
  signal data12 : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \q_i_8__22_n_0\ : STD_LOGIC;
  signal \q_i_8__54_n_0\ : STD_LOGIC;
begin
\q_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(21),
      I1 => data13(0),
      I2 => \q_reg_i_3__20_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__20_1\,
      I5 => data15(0),
      O => \q_i_8__22_n_0\
    );
\q_i_8__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(21),
      I1 => data13(0),
      I2 => \q_reg_i_3__52_0\,
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__54_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(21)
    );
\q_reg_i_3__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__22_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__54_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_725 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__21_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__21_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_725 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_725;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_725 is
  signal data12 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \q_i_8__23_n_0\ : STD_LOGIC;
  signal \q_i_8__55_n_0\ : STD_LOGIC;
begin
\q_i_8__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(22),
      I1 => data13(0),
      I2 => \q_reg_i_3__21_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__21_1\,
      I5 => data15(0),
      O => \q_i_8__23_n_0\
    );
\q_i_8__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(22),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__55_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(22)
    );
\q_reg_i_3__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__23_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__55_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_726 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__22_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__22_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_726 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_726;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_726 is
  signal data12 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \q_i_8__24_n_0\ : STD_LOGIC;
  signal \q_i_8__56_n_0\ : STD_LOGIC;
begin
\q_i_8__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(23),
      I1 => data13(0),
      I2 => \q_reg_i_3__22_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__22_1\,
      I5 => data15(0),
      O => \q_i_8__24_n_0\
    );
\q_i_8__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(23),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__56_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(23)
    );
\q_reg_i_3__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__24_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__56_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_727 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__23_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__23_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_727 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_727;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_727 is
  signal data12 : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \q_i_8__25_n_0\ : STD_LOGIC;
  signal \q_i_8__57_n_0\ : STD_LOGIC;
begin
\q_i_8__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(24),
      I1 => data13(0),
      I2 => \q_reg_i_3__23_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__23_1\,
      I5 => data15(0),
      O => \q_i_8__25_n_0\
    );
\q_i_8__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(24),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__57_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(24)
    );
\q_reg_i_3__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__25_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__57_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_728 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__24_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__24_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_728 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_728;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_728 is
  signal data12 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \q_i_8__26_n_0\ : STD_LOGIC;
  signal \q_i_8__58_n_0\ : STD_LOGIC;
begin
\q_i_8__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(25),
      I1 => data13(0),
      I2 => \q_reg_i_3__24_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__24_1\,
      I5 => data15(0),
      O => \q_i_8__26_n_0\
    );
\q_i_8__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(25),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__58_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(25)
    );
\q_reg_i_3__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__26_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__58_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_729 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__25_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__25_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_729 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_729;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_729 is
  signal data12 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \q_i_8__27_n_0\ : STD_LOGIC;
  signal \q_i_8__59_n_0\ : STD_LOGIC;
begin
\q_i_8__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(26),
      I1 => data13(0),
      I2 => \q_reg_i_3__25_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__25_1\,
      I5 => data15(0),
      O => \q_i_8__27_n_0\
    );
\q_i_8__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(26),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__59_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(26)
    );
\q_reg_i_3__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__27_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__59_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_73 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_73 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_73;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_73 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_730 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__26_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__26_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_730 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_730;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_730 is
  signal data12 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \q_i_8__28_n_0\ : STD_LOGIC;
  signal \q_i_8__60_n_0\ : STD_LOGIC;
begin
\q_i_8__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(27),
      I1 => data13(0),
      I2 => \q_reg_i_3__26_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__26_1\,
      I5 => data15(0),
      O => \q_i_8__28_n_0\
    );
\q_i_8__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(27),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__60_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(27)
    );
\q_reg_i_3__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__28_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__60_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_731 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__27_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__27_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_731 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_731;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_731 is
  signal data12 : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \q_i_8__29_n_0\ : STD_LOGIC;
  signal \q_i_8__61_n_0\ : STD_LOGIC;
begin
\q_i_8__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(28),
      I1 => data13(0),
      I2 => \q_reg_i_3__27_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__27_1\,
      I5 => data15(0),
      O => \q_i_8__29_n_0\
    );
\q_i_8__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(28),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__61_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(28)
    );
\q_reg_i_3__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__29_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__61_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_732 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__28_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__28_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_732 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_732;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_732 is
  signal data12 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \q_i_8__30_n_0\ : STD_LOGIC;
  signal \q_i_8__62_n_0\ : STD_LOGIC;
begin
\q_i_8__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(29),
      I1 => data13(0),
      I2 => \q_reg_i_3__28_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__28_1\,
      I5 => data15(0),
      O => \q_i_8__30_n_0\
    );
\q_i_8__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(29),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__62_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(29)
    );
\q_reg_i_3__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__30_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__62_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_733 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__33_0\ : in STD_LOGIC;
    \q_reg_i_3__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_733 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_733;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_733 is
  signal data12 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \q_i_8__35_n_0\ : STD_LOGIC;
  signal \q_i_8__3_n_0\ : STD_LOGIC;
begin
\q_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(2),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__3_n_0\
    );
\q_i_8__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(2),
      I1 => data13(0),
      I2 => \q_reg_i_3__33_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__33_1\,
      I5 => data15(0),
      O => \q_i_8__35_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(2)
    );
\q_reg_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__3_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__35_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_734 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__29_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__29_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_734 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_734;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_734 is
  signal data12 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \q_i_8__31_n_0\ : STD_LOGIC;
  signal \q_i_8__63_n_0\ : STD_LOGIC;
begin
\q_i_8__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(30),
      I1 => data13(0),
      I2 => \q_reg_i_3__29_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__29_1\,
      I5 => data15(0),
      O => \q_i_8__31_n_0\
    );
\q_i_8__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(30),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__63_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(30)
    );
\q_reg_i_3__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__31_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__63_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_735 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__30_0\ : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_3__30_1\ : in STD_LOGIC;
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_735 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_735;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_735 is
  signal data12 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \q_i_8__32_n_0\ : STD_LOGIC;
  signal \q_i_8__64_n_0\ : STD_LOGIC;
begin
\q_i_8__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(31),
      I1 => data13(0),
      I2 => \q_reg_i_3__30_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__30_1\,
      I5 => data15(0),
      O => \q_i_8__32_n_0\
    );
\q_i_8__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(31),
      I1 => data13(0),
      I2 => r2(1),
      I3 => data14(0),
      I4 => r2(0),
      I5 => data15(0),
      O => \q_i_8__64_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(31)
    );
\q_reg_i_3__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__32_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_3__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__64_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_736 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__34_0\ : in STD_LOGIC;
    \q_reg_i_3__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_736 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_736;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_736 is
  signal data12 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q_i_8__36_n_0\ : STD_LOGIC;
  signal \q_i_8__4_n_0\ : STD_LOGIC;
begin
\q_i_8__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(3),
      I1 => data13(0),
      I2 => \q_reg_i_3__34_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__34_1\,
      I5 => data15(0),
      O => \q_i_8__36_n_0\
    );
\q_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(3),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__4_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(3)
    );
\q_reg_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__4_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__36_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_737 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__35_0\ : in STD_LOGIC;
    \q_reg_i_3__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_737 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_737;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_737 is
  signal data12 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \q_i_8__37_n_0\ : STD_LOGIC;
  signal \q_i_8__5_n_0\ : STD_LOGIC;
begin
\q_i_8__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(4),
      I1 => data13(0),
      I2 => \q_reg_i_3__35_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__35_1\,
      I5 => data15(0),
      O => \q_i_8__37_n_0\
    );
\q_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(4),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__5_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(4)
    );
\q_reg_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__5_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_3__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__37_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_738 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__36_0\ : in STD_LOGIC;
    \q_reg_i_3__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_738 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_738;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_738 is
  signal data12 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \q_i_8__38_n_0\ : STD_LOGIC;
  signal \q_i_8__6_n_0\ : STD_LOGIC;
begin
\q_i_8__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(5),
      I1 => data13(0),
      I2 => \q_reg_i_3__36_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__36_1\,
      I5 => data15(0),
      O => \q_i_8__38_n_0\
    );
\q_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(5),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__6_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(5)
    );
\q_reg_i_3__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__38_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__6_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_739 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__37_0\ : in STD_LOGIC;
    \q_reg_i_3__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_739 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_739;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_739 is
  signal data12 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \q_i_8__39_n_0\ : STD_LOGIC;
  signal \q_i_8__7_n_0\ : STD_LOGIC;
begin
\q_i_8__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(6),
      I1 => data13(0),
      I2 => \q_reg_i_3__37_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__37_1\,
      I5 => data15(0),
      O => \q_i_8__39_n_0\
    );
\q_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(6),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__7_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(6)
    );
\q_reg_i_3__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__39_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__7_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_74 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_74 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_74;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_74 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_740 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__38_0\ : in STD_LOGIC;
    \q_reg_i_3__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_740 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_740;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_740 is
  signal data12 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \q_i_8__40_n_0\ : STD_LOGIC;
  signal \q_i_8__8_n_0\ : STD_LOGIC;
begin
\q_i_8__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(7),
      I1 => data13(0),
      I2 => \q_reg_i_3__38_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__38_1\,
      I5 => data15(0),
      O => \q_i_8__40_n_0\
    );
\q_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(7),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__8_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(7)
    );
\q_reg_i_3__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__40_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__8_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_741 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__39_0\ : in STD_LOGIC;
    \q_reg_i_3__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_741 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_741;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_741 is
  signal data12 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_i_8__41_n_0\ : STD_LOGIC;
  signal \q_i_8__9_n_0\ : STD_LOGIC;
begin
\q_i_8__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(8),
      I1 => data13(0),
      I2 => \q_reg_i_3__39_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__39_1\,
      I5 => data15(0),
      O => \q_i_8__41_n_0\
    );
\q_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(8),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__9_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(8)
    );
\q_reg_i_3__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__41_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_3__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__9_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_742 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_3__40_0\ : in STD_LOGIC;
    \q_reg_i_3__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_742 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_742;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_742 is
  signal data12 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \q_i_8__10_n_0\ : STD_LOGIC;
  signal \q_i_8__42_n_0\ : STD_LOGIC;
begin
\q_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(9),
      I1 => data13(0),
      I2 => r1(1),
      I3 => data14(0),
      I4 => r1(0),
      I5 => data15(0),
      O => \q_i_8__10_n_0\
    );
\q_i_8__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data12(9),
      I1 => data13(0),
      I2 => \q_reg_i_3__40_0\,
      I3 => data14(0),
      I4 => \q_reg_i_3__40_1\,
      I5 => data15(0),
      O => \q_i_8__42_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[19].writeReg_reg\(19),
      CLR => Reset,
      D => datIn(0),
      Q => data12(9)
    );
\q_reg_i_3__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__42_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_3__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_8__10_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_743 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_743 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_743;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_743 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_744 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_744 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_744;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_744 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_745 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_745 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_745;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_745 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_746 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_746 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_746;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_746 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_747 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_747 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_747;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_747 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_748 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_748 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_748;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_748 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_749 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_749 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_749;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_749 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_75 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_75 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_75;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_75 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_750 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_750 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_750;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_750 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_751 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_751 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_751;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_751 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_752 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_752 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_752;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_752 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_753 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_753 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_753;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_753 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_754 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_754 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_754;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_754 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_755 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_755 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_755;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_755 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_756 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_756 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_756;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_756 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_757 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_757 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_757;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_757 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_758 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_758 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_758;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_758 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_759 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_759 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_759;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_759 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_76 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_76 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_76;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_76 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_760 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_760 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_760;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_760 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_761 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_761 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_761;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_761 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_762 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_762 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_762;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_762 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_763 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_763 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_763;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_763 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_764 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_764 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_764;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_764 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_765 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_765 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_765;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_765 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_766 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_766 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_766;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_766 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_767 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_767 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_767;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_767 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_768 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_768 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_768;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_768 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_769 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_769 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_769;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_769 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_77 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_77 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_77;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_77 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_770 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_770 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_770;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_770 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_771 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_771 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_771;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_771 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_772 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_772 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_772;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_772 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_773 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_773 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_773;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_773 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_774 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_774 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_774;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_774 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[18].writeReg_reg\(18),
      CLR => Reset,
      D => datIn(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_775 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_775 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_775;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_775 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_776 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_776 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_776;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_776 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_777 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_777 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_777;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_777 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_778 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_778 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_778;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_778 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_779 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_779 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_779;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_779 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_78 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_78 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_78;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_78 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_780 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_780 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_780;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_780 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_781 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_781 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_781;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_781 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_782 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_782 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_782;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_782 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_783 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_783 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_783;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_783 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_784 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_784 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_784;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_784 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_785 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_785 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_785;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_785 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_786 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_786 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_786;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_786 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_787 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_787 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_787;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_787 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_788 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_788 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_788;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_788 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_789 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_789 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_789;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_789 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_79 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_79 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_79;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_79 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_790 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_790 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_790;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_790 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_791 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_791 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_791;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_791 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_792 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_792 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_792;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_792 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_793 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_793 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_793;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_793 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_794 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_794 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_794;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_794 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_795 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_795 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_795;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_795 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_796 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_796 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_796;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_796 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_797 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_797 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_797;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_797 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_798 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_798 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_798;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_798 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_799 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_799 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_799;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_799 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_80 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_80 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_80;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_80 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_800 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_800 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_800;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_800 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_801 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_801 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_801;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_801 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_802 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_802 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_802;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_802 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_803 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_803 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_803;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_803 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_804 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_804 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_804;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_804 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_805 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_805 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_805;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_805 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_806 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_806 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_806;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_806 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[17].writeReg_reg\(17),
      CLR => Reset,
      D => datIn(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_807 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_807 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_807;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_807 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_808 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_808 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_808;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_808 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_809 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_809 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_809;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_809 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_81 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_81 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_81;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_81 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_810 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_810 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_810;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_810 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_811 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_811 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_811;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_811 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_812 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_812 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_812;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_812 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_813 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_813 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_813;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_813 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_814 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_814 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_814;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_814 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_815 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_815 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_815;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_815 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_816 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_816 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_816;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_816 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_817 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_817 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_817;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_817 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_818 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_818 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_818;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_818 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_819 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_819 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_819;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_819 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_82 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_82 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_82;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_82 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_820 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_820 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_820;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_820 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_821 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_821 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_821;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_821 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_822 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_822 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_822;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_822 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_823 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_823 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_823;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_823 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_824 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_824 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_824;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_824 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_825 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_825 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_825;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_825 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_826 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_826 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_826;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_826 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_827 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_827 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_827;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_827 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_828 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_828 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_828;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_828 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_829 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_829 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_829;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_829 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_83 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_83 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_83;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_83 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_830 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_830 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_830;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_830 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_831 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_831 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_831;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_831 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_832 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_832 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_832;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_832 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_833 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_833 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_833;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_833 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_834 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_834 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_834;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_834 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_835 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_835 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_835;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_835 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_836 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_836 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_836;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_836 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_837 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_837 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_837;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_837 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_838 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_838 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_838;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_838 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[16].writeReg_reg\(16),
      CLR => Reset,
      D => datIn(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_839 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__31\ : in STD_LOGIC;
    \q_reg_i_4__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_839 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_839;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_839 is
  signal data16 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\q_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(0),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(0),
      I1 => data17(0),
      I2 => \q_reg_i_4__31\,
      I3 => data18(0),
      I4 => \q_reg_i_4__31_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_84 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_84 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_84;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_84 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_840 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__41\ : in STD_LOGIC;
    \q_reg_i_4__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_840 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_840;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_840 is
  signal data16 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\q_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(10),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(10),
      I1 => data17(0),
      I2 => \q_reg_i_4__41\,
      I3 => data18(0),
      I4 => \q_reg_i_4__41_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_841 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__42\ : in STD_LOGIC;
    \q_reg_i_4__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_841 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_841;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_841 is
  signal data16 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\q_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(11),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(11),
      I1 => data17(0),
      I2 => \q_reg_i_4__42\,
      I3 => data18(0),
      I4 => \q_reg_i_4__42_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_842 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__43\ : in STD_LOGIC;
    \q_reg_i_4__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_842 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_842;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_842 is
  signal data16 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\q_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(12),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(12),
      I1 => data17(0),
      I2 => \q_reg_i_4__43\,
      I3 => data18(0),
      I4 => \q_reg_i_4__43_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_843 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__44\ : in STD_LOGIC;
    \q_reg_i_4__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_843 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_843;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_843 is
  signal data16 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\q_i_11__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(13),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(13),
      I1 => data17(0),
      I2 => \q_reg_i_4__44\,
      I3 => data18(0),
      I4 => \q_reg_i_4__44_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_844 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__45\ : in STD_LOGIC;
    \q_reg_i_4__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_844 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_844;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_844 is
  signal data16 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\q_i_11__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(14),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(14),
      I1 => data17(0),
      I2 => \q_reg_i_4__45\,
      I3 => data18(0),
      I4 => \q_reg_i_4__45_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_845 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__46\ : in STD_LOGIC;
    \q_reg_i_4__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_845 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_845;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_845 is
  signal data16 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\q_i_11__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(15),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(15),
      I1 => data17(0),
      I2 => \q_reg_i_4__46\,
      I3 => data18(0),
      I4 => \q_reg_i_4__46_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_846 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__15\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__15_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__47\ : in STD_LOGIC;
    \q_reg_i_4__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_846 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_846;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_846 is
  signal data16 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\q_i_11__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(16),
      I1 => data17(0),
      I2 => \q_reg_i_4__15\,
      I3 => data18(0),
      I4 => \q_reg_i_4__15_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(16),
      I1 => data17(0),
      I2 => \q_reg_i_4__47\,
      I3 => data18(0),
      I4 => \q_reg_i_4__47_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_847 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__16\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__16_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__48\ : in STD_LOGIC;
    \q_reg_i_4__48_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_847 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_847;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_847 is
  signal data16 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\q_i_11__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(17),
      I1 => data17(0),
      I2 => \q_reg_i_4__16\,
      I3 => data18(0),
      I4 => \q_reg_i_4__16_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(17),
      I1 => data17(0),
      I2 => \q_reg_i_4__48\,
      I3 => data18(0),
      I4 => \q_reg_i_4__48_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_848 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__17\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__17_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__49\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_848 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_848;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_848 is
  signal data16 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\q_i_11__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(18),
      I1 => data17(0),
      I2 => \q_reg_i_4__17\,
      I3 => data18(0),
      I4 => \q_reg_i_4__17_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(18),
      I1 => data17(0),
      I2 => \q_reg_i_4__49\,
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_849 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__18\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__18_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__50\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_849 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_849;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_849 is
  signal data16 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\q_i_11__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(19),
      I1 => data17(0),
      I2 => \q_reg_i_4__18\,
      I3 => data18(0),
      I4 => \q_reg_i_4__18_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(19),
      I1 => data17(0),
      I2 => \q_reg_i_4__50\,
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_85 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_85 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_85;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_85 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_850 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__32\ : in STD_LOGIC;
    \q_reg_i_4__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_850 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_850;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_850 is
  signal data16 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\q_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(1),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(1),
      I1 => data17(0),
      I2 => \q_reg_i_4__32\,
      I3 => data18(0),
      I4 => \q_reg_i_4__32_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_851 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__19\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__19_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__51\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_851 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_851;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_851 is
  signal data16 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\q_i_11__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(20),
      I1 => data17(0),
      I2 => \q_reg_i_4__19\,
      I3 => data18(0),
      I4 => \q_reg_i_4__19_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(20),
      I1 => data17(0),
      I2 => \q_reg_i_4__51\,
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_852 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__20\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__20_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__52\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_852 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_852;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_852 is
  signal data16 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\q_i_11__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(21),
      I1 => data17(0),
      I2 => \q_reg_i_4__20\,
      I3 => data18(0),
      I4 => \q_reg_i_4__20_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(21),
      I1 => data17(0),
      I2 => \q_reg_i_4__52\,
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_853 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__21\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__21_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_853 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_853;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_853 is
  signal data16 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\q_i_11__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(22),
      I1 => data17(0),
      I2 => \q_reg_i_4__21\,
      I3 => data18(0),
      I4 => \q_reg_i_4__21_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(22),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_854 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__22\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__22_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_854 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_854;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_854 is
  signal data16 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\q_i_11__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(23),
      I1 => data17(0),
      I2 => \q_reg_i_4__22\,
      I3 => data18(0),
      I4 => \q_reg_i_4__22_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(23),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_855 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__23\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__23_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_855 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_855;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_855 is
  signal data16 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\q_i_11__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(24),
      I1 => data17(0),
      I2 => \q_reg_i_4__23\,
      I3 => data18(0),
      I4 => \q_reg_i_4__23_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(24),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_856 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__24\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__24_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_856 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_856;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_856 is
  signal data16 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\q_i_11__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(25),
      I1 => data17(0),
      I2 => \q_reg_i_4__24\,
      I3 => data18(0),
      I4 => \q_reg_i_4__24_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(25),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_857 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__25\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__25_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_857 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_857;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_857 is
  signal data16 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\q_i_11__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(26),
      I1 => data17(0),
      I2 => \q_reg_i_4__25\,
      I3 => data18(0),
      I4 => \q_reg_i_4__25_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(26),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_858 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__26\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__26_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_858 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_858;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_858 is
  signal data16 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\q_i_11__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(27),
      I1 => data17(0),
      I2 => \q_reg_i_4__26\,
      I3 => data18(0),
      I4 => \q_reg_i_4__26_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(27),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_859 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__27\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__27_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_859 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_859;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_859 is
  signal data16 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\q_i_11__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(28),
      I1 => data17(0),
      I2 => \q_reg_i_4__27\,
      I3 => data18(0),
      I4 => \q_reg_i_4__27_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(28),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_86 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_86 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_86;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_86 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_860 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__28\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__28_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_860 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_860;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_860 is
  signal data16 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\q_i_11__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(29),
      I1 => data17(0),
      I2 => \q_reg_i_4__28\,
      I3 => data18(0),
      I4 => \q_reg_i_4__28_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(29),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_861 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__33\ : in STD_LOGIC;
    \q_reg_i_4__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_861 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_861;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_861 is
  signal data16 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\q_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(2),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(2),
      I1 => data17(0),
      I2 => \q_reg_i_4__33\,
      I3 => data18(0),
      I4 => \q_reg_i_4__33_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_862 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__29\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__29_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_862 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_862;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_862 is
  signal data16 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\q_i_11__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(30),
      I1 => data17(0),
      I2 => \q_reg_i_4__29\,
      I3 => data18(0),
      I4 => \q_reg_i_4__29_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(30),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_863 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__30\ : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__30_0\ : in STD_LOGIC;
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_863 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_863;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_863 is
  signal data16 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\q_i_11__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(31),
      I1 => data17(0),
      I2 => \q_reg_i_4__30\,
      I3 => data18(0),
      I4 => \q_reg_i_4__30_0\,
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(31),
      I1 => data17(0),
      I2 => r2(1),
      I3 => data18(0),
      I4 => r2(0),
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_864 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__34\ : in STD_LOGIC;
    \q_reg_i_4__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_864 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_864;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_864 is
  signal data16 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\q_i_11__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(3),
      I1 => data17(0),
      I2 => \q_reg_i_4__34\,
      I3 => data18(0),
      I4 => \q_reg_i_4__34_0\,
      I5 => data19(0),
      O => q_reg_1
    );
\q_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(3),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_865 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__35\ : in STD_LOGIC;
    \q_reg_i_4__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_865 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_865;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_865 is
  signal data16 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\q_i_11__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(4),
      I1 => data17(0),
      I2 => \q_reg_i_4__35\,
      I3 => data18(0),
      I4 => \q_reg_i_4__35_0\,
      I5 => data19(0),
      O => q_reg_1
    );
\q_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(4),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_866 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__36\ : in STD_LOGIC;
    \q_reg_i_4__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_866 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_866;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_866 is
  signal data16 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\q_i_11__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(5),
      I1 => data17(0),
      I2 => \q_reg_i_4__36\,
      I3 => data18(0),
      I4 => \q_reg_i_4__36_0\,
      I5 => data19(0),
      O => q_reg_1
    );
\q_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(5),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_867 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__37\ : in STD_LOGIC;
    \q_reg_i_4__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_867 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_867;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_867 is
  signal data16 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\q_i_11__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(6),
      I1 => data17(0),
      I2 => \q_reg_i_4__37\,
      I3 => data18(0),
      I4 => \q_reg_i_4__37_0\,
      I5 => data19(0),
      O => q_reg_1
    );
\q_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(6),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_868 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__38\ : in STD_LOGIC;
    \q_reg_i_4__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_868 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_868;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_868 is
  signal data16 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\q_i_11__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(7),
      I1 => data17(0),
      I2 => \q_reg_i_4__38\,
      I3 => data18(0),
      I4 => \q_reg_i_4__38_0\,
      I5 => data19(0),
      O => q_reg_1
    );
\q_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(7),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_869 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__39\ : in STD_LOGIC;
    \q_reg_i_4__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_869 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_869;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_869 is
  signal data16 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\q_i_11__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(8),
      I1 => data17(0),
      I2 => \q_reg_i_4__39\,
      I3 => data18(0),
      I4 => \q_reg_i_4__39_0\,
      I5 => data19(0),
      O => q_reg_1
    );
\q_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(8),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_87 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_87 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_87;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_87 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_870 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__40\ : in STD_LOGIC;
    \q_reg_i_4__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_870 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_870;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_870 is
  signal data16 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\q_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(9),
      I1 => data17(0),
      I2 => r1(1),
      I3 => data18(0),
      I4 => r1(0),
      I5 => data19(0),
      O => q_reg_0
    );
\q_i_11__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data16(9),
      I1 => data17(0),
      I2 => \q_reg_i_4__40\,
      I3 => data18(0),
      I4 => \q_reg_i_4__40_0\,
      I5 => data19(0),
      O => q_reg_1
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[15].writeReg_reg\(15),
      CLR => Reset,
      D => datIn(0),
      Q => data16(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_871 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_871 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_871;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_871 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_872 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_872 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_872;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_872 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_873 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_873 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_873;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_873 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_874 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_874 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_874;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_874 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_875 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_875 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_875;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_875 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_876 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_876 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_876;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_876 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_877 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_877 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_877;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_877 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_878 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_878 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_878;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_878 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_879 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_879 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_879;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_879 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_88 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_88 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_88;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_88 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_880 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_880 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_880;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_880 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_881 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_881 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_881;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_881 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_882 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_882 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_882;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_882 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_883 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_883 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_883;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_883 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_884 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_884 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_884;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_884 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_885 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_885 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_885;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_885 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_886 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_886 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_886;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_886 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_887 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_887 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_887;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_887 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_888 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_888 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_888;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_888 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_889 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_889 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_889;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_889 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_89 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_89 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_89;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_89 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_890 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_890 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_890;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_890 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_891 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_891 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_891;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_891 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_892 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_892 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_892;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_892 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_893 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_893 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_893;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_893 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_894 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_894 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_894;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_894 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_895 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_895 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_895;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_895 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_896 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_896 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_896;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_896 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_897 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_897 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_897;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_897 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_898 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_898 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_898;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_898 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_899 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_899 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_899;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_899 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_90 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_90 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_90;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_90 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_900 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_900 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_900;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_900 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_901 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_901 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_901;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_901 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_902 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_902 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_902;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_902 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[14].writeReg_reg\(14),
      CLR => Reset,
      D => datIn(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_903 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_903 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_903;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_903 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_904 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_904 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_904;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_904 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_905 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_905 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_905;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_905 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_906 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_906 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_906;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_906 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_907 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_907 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_907;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_907 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_908 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_908 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_908;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_908 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_909 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_909 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_909;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_909 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_91 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_91 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_91;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_91 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_910 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_910 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_910;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_910 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_911 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_911 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_911;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_911 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_912 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_912 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_912;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_912 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_913 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_913 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_913;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_913 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_914 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_914 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_914;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_914 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_915 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_915 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_915;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_915 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_916 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_916 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_916;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_916 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_917 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_917 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_917;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_917 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_918 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_918 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_918;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_918 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_919 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_919 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_919;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_919 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_92 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_92 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_92;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_92 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_920 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_920 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_920;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_920 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_921 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_921 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_921;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_921 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_922 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_922 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_922;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_922 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_923 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_923 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_923;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_923 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_924 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_924 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_924;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_924 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_925 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_925 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_925;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_925 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_926 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_926 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_926;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_926 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_927 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_927 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_927;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_927 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_928 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_928 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_928;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_928 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_929 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_929 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_929;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_929 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_93 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_93 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_93;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_93 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_930 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_930 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_930;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_930 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_931 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_931 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_931;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_931 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_932 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_932 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_932;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_932 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_933 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_933 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_933;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_933 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_934 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_934 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_934;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_934 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[13].writeReg_reg\(13),
      CLR => Reset,
      D => datIn(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_935 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_935 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_935;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_935 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_936 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_936 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_936;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_936 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_937 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_937 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_937;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_937 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_938 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_938 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_938;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_938 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_939 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_939 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_939;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_939 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_94 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_94 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_94;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_94 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_940 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_940 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_940;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_940 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_941 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_941 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_941;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_941 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_942 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_942 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_942;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_942 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_943 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_943 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_943;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_943 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_944 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_944 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_944;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_944 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_945 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_945 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_945;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_945 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_946 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_946 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_946;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_946 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_947 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_947 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_947;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_947 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_948 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_948 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_948;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_948 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_949 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_949 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_949;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_949 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_95 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_95 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_95;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_95 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_950 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_950 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_950;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_950 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_951 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_951 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_951;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_951 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_952 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_952 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_952;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_952 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_953 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_953 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_953;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_953 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_954 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_954 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_954;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_954 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_955 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_955 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_955;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_955 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_956 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_956 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_956;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_956 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_957 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_957 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_957;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_957 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_958 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_958 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_958;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_958 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_959 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_959 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_959;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_959 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_96 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_96 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_96;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_96 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_960 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_960 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_960;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_960 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_961 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_961 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_961;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_961 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_962 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_962 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_962;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_962 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_963 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_963 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_963;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_963 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_964 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_964 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_964;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_964 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_965 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_965 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_965;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_965 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_966 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_966 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_966;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_966 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[12].writeReg_reg\(12),
      CLR => Reset,
      D => datIn(0),
      Q => data19(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_967 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__31_0\ : in STD_LOGIC;
    \q_reg_i_4__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_967 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_967;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_967 is
  signal data20 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_i_10__1_n_0\ : STD_LOGIC;
  signal \q_i_10__33_n_0\ : STD_LOGIC;
begin
\q_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(0),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__1_n_0\
    );
\q_i_10__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(0),
      I1 => data21(0),
      I2 => \q_reg_i_4__31_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__31_1\,
      I5 => data23(0),
      O => \q_i_10__33_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(0)
    );
q_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__1_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__33_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_968 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__41_0\ : in STD_LOGIC;
    \q_reg_i_4__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_968 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_968;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_968 is
  signal data20 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \q_i_10__11_n_0\ : STD_LOGIC;
  signal \q_i_10__43_n_0\ : STD_LOGIC;
begin
\q_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(10),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__11_n_0\
    );
\q_i_10__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(10),
      I1 => data21(0),
      I2 => \q_reg_i_4__41_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__41_1\,
      I5 => data23(0),
      O => \q_i_10__43_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(10)
    );
\q_reg_i_4__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__43_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_4__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__11_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_969 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__42_0\ : in STD_LOGIC;
    \q_reg_i_4__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_969 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_969;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_969 is
  signal data20 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \q_i_10__12_n_0\ : STD_LOGIC;
  signal \q_i_10__44_n_0\ : STD_LOGIC;
begin
\q_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(11),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__12_n_0\
    );
\q_i_10__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(11),
      I1 => data21(0),
      I2 => \q_reg_i_4__42_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__42_1\,
      I5 => data23(0),
      O => \q_i_10__44_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(11)
    );
\q_reg_i_4__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__12_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__44_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_97 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_97 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_97;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_97 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_970 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__43_0\ : in STD_LOGIC;
    \q_reg_i_4__43_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_970 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_970;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_970 is
  signal data20 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \q_i_10__13_n_0\ : STD_LOGIC;
  signal \q_i_10__45_n_0\ : STD_LOGIC;
begin
\q_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(12),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__13_n_0\
    );
\q_i_10__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(12),
      I1 => data21(0),
      I2 => \q_reg_i_4__43_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__43_1\,
      I5 => data23(0),
      O => \q_i_10__45_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(12)
    );
\q_reg_i_4__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__13_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__45_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_971 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__44_0\ : in STD_LOGIC;
    \q_reg_i_4__44_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_971 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_971;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_971 is
  signal data20 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \q_i_10__14_n_0\ : STD_LOGIC;
  signal \q_i_10__46_n_0\ : STD_LOGIC;
begin
\q_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(13),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__14_n_0\
    );
\q_i_10__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(13),
      I1 => data21(0),
      I2 => \q_reg_i_4__44_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__44_1\,
      I5 => data23(0),
      O => \q_i_10__46_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(13)
    );
\q_reg_i_4__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__14_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__46_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_972 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__45_0\ : in STD_LOGIC;
    \q_reg_i_4__45_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_972 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_972;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_972 is
  signal data20 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \q_i_10__15_n_0\ : STD_LOGIC;
  signal \q_i_10__47_n_0\ : STD_LOGIC;
begin
\q_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(14),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__15_n_0\
    );
\q_i_10__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(14),
      I1 => data21(0),
      I2 => \q_reg_i_4__45_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__45_1\,
      I5 => data23(0),
      O => \q_i_10__47_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(14)
    );
\q_reg_i_4__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__15_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__47_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_973 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__46_0\ : in STD_LOGIC;
    \q_reg_i_4__46_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_973 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_973;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_973 is
  signal data20 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \q_i_10__16_n_0\ : STD_LOGIC;
  signal \q_i_10__48_n_0\ : STD_LOGIC;
begin
\q_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(15),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__16_n_0\
    );
\q_i_10__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(15),
      I1 => data21(0),
      I2 => \q_reg_i_4__46_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__46_1\,
      I5 => data23(0),
      O => \q_i_10__48_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(15)
    );
\q_reg_i_4__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__16_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__48_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_974 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__15_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__15_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__47_0\ : in STD_LOGIC;
    \q_reg_i_4__47_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_974 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_974;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_974 is
  signal data20 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \q_i_10__17_n_0\ : STD_LOGIC;
  signal \q_i_10__49_n_0\ : STD_LOGIC;
begin
\q_i_10__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(16),
      I1 => data21(0),
      I2 => \q_reg_i_4__15_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__15_1\,
      I5 => data23(0),
      O => \q_i_10__17_n_0\
    );
\q_i_10__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(16),
      I1 => data21(0),
      I2 => \q_reg_i_4__47_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__47_1\,
      I5 => data23(0),
      O => \q_i_10__49_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(16)
    );
\q_reg_i_4__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__17_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__49_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_975 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__16_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__16_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__48_0\ : in STD_LOGIC;
    \q_reg_i_4__48_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_975 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_975;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_975 is
  signal data20 : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \q_i_10__18_n_0\ : STD_LOGIC;
  signal \q_i_10__50_n_0\ : STD_LOGIC;
begin
\q_i_10__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(17),
      I1 => data21(0),
      I2 => \q_reg_i_4__16_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__16_1\,
      I5 => data23(0),
      O => \q_i_10__18_n_0\
    );
\q_i_10__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(17),
      I1 => data21(0),
      I2 => \q_reg_i_4__48_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__48_1\,
      I5 => data23(0),
      O => \q_i_10__50_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(17)
    );
\q_reg_i_4__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__18_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__50_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_976 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__17_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__17_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__49_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_976 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_976;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_976 is
  signal data20 : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \q_i_10__19_n_0\ : STD_LOGIC;
  signal \q_i_10__51_n_0\ : STD_LOGIC;
begin
\q_i_10__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(18),
      I1 => data21(0),
      I2 => \q_reg_i_4__17_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__17_1\,
      I5 => data23(0),
      O => \q_i_10__19_n_0\
    );
\q_i_10__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(18),
      I1 => data21(0),
      I2 => \q_reg_i_4__49_0\,
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__51_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(18)
    );
\q_reg_i_4__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__19_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__51_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_977 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__18_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__18_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__50_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_977 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_977;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_977 is
  signal data20 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \q_i_10__20_n_0\ : STD_LOGIC;
  signal \q_i_10__52_n_0\ : STD_LOGIC;
begin
\q_i_10__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(19),
      I1 => data21(0),
      I2 => \q_reg_i_4__18_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__18_1\,
      I5 => data23(0),
      O => \q_i_10__20_n_0\
    );
\q_i_10__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(19),
      I1 => data21(0),
      I2 => \q_reg_i_4__50_0\,
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__52_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(19)
    );
\q_reg_i_4__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__20_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__52_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_978 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__32_0\ : in STD_LOGIC;
    \q_reg_i_4__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_978 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_978;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_978 is
  signal data20 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \q_i_10__2_n_0\ : STD_LOGIC;
  signal \q_i_10__34_n_0\ : STD_LOGIC;
begin
\q_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(1),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__2_n_0\
    );
\q_i_10__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(1),
      I1 => data21(0),
      I2 => \q_reg_i_4__32_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__32_1\,
      I5 => data23(0),
      O => \q_i_10__34_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(1)
    );
\q_reg_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__2_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__34_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_979 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__19_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__19_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__51_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_979 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_979;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_979 is
  signal data20 : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \q_i_10__21_n_0\ : STD_LOGIC;
  signal \q_i_10__53_n_0\ : STD_LOGIC;
begin
\q_i_10__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(20),
      I1 => data21(0),
      I2 => \q_reg_i_4__19_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__19_1\,
      I5 => data23(0),
      O => \q_i_10__21_n_0\
    );
\q_i_10__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(20),
      I1 => data21(0),
      I2 => \q_reg_i_4__51_0\,
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__53_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(20)
    );
\q_reg_i_4__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__21_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__53_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_98 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_98 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_98;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_98 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_980 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__20_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__20_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_980 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_980;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_980 is
  signal data20 : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \q_i_10__22_n_0\ : STD_LOGIC;
  signal \q_i_10__54_n_0\ : STD_LOGIC;
begin
\q_i_10__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(21),
      I1 => data21(0),
      I2 => \q_reg_i_4__20_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__20_1\,
      I5 => data23(0),
      O => \q_i_10__22_n_0\
    );
\q_i_10__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(21),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__54_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(21)
    );
\q_reg_i_4__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__22_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__54_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_981 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__21_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__21_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_981 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_981;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_981 is
  signal data20 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \q_i_10__23_n_0\ : STD_LOGIC;
  signal \q_i_10__55_n_0\ : STD_LOGIC;
begin
\q_i_10__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(22),
      I1 => data21(0),
      I2 => \q_reg_i_4__21_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__21_1\,
      I5 => data23(0),
      O => \q_i_10__23_n_0\
    );
\q_i_10__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(22),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__55_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(22)
    );
\q_reg_i_4__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__23_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__55_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_982 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__22_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__22_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_982 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_982;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_982 is
  signal data20 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \q_i_10__24_n_0\ : STD_LOGIC;
  signal \q_i_10__56_n_0\ : STD_LOGIC;
begin
\q_i_10__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(23),
      I1 => data21(0),
      I2 => \q_reg_i_4__22_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__22_1\,
      I5 => data23(0),
      O => \q_i_10__24_n_0\
    );
\q_i_10__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(23),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__56_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(23)
    );
\q_reg_i_4__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__24_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__56_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_983 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__23_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__23_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_983 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_983;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_983 is
  signal data20 : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \q_i_10__25_n_0\ : STD_LOGIC;
  signal \q_i_10__57_n_0\ : STD_LOGIC;
begin
\q_i_10__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(24),
      I1 => data21(0),
      I2 => \q_reg_i_4__23_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__23_1\,
      I5 => data23(0),
      O => \q_i_10__25_n_0\
    );
\q_i_10__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(24),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__57_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(24)
    );
\q_reg_i_4__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__25_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__57_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_984 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__24_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__24_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_984 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_984;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_984 is
  signal data20 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \q_i_10__26_n_0\ : STD_LOGIC;
  signal \q_i_10__58_n_0\ : STD_LOGIC;
begin
\q_i_10__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(25),
      I1 => data21(0),
      I2 => \q_reg_i_4__24_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__24_1\,
      I5 => data23(0),
      O => \q_i_10__26_n_0\
    );
\q_i_10__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(25),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__58_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(25)
    );
\q_reg_i_4__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__26_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__58_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_985 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__25_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__25_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_985 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_985;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_985 is
  signal data20 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \q_i_10__27_n_0\ : STD_LOGIC;
  signal \q_i_10__59_n_0\ : STD_LOGIC;
begin
\q_i_10__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(26),
      I1 => data21(0),
      I2 => \q_reg_i_4__25_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__25_1\,
      I5 => data23(0),
      O => \q_i_10__27_n_0\
    );
\q_i_10__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(26),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__59_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(26)
    );
\q_reg_i_4__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__27_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__59_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_986 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__26_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__26_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_986 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_986;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_986 is
  signal data20 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \q_i_10__28_n_0\ : STD_LOGIC;
  signal \q_i_10__60_n_0\ : STD_LOGIC;
begin
\q_i_10__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(27),
      I1 => data21(0),
      I2 => \q_reg_i_4__26_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__26_1\,
      I5 => data23(0),
      O => \q_i_10__28_n_0\
    );
\q_i_10__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(27),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__60_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(27)
    );
\q_reg_i_4__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__28_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__60_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_987 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__27_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__27_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_987 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_987;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_987 is
  signal data20 : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \q_i_10__29_n_0\ : STD_LOGIC;
  signal \q_i_10__61_n_0\ : STD_LOGIC;
begin
\q_i_10__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(28),
      I1 => data21(0),
      I2 => \q_reg_i_4__27_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__27_1\,
      I5 => data23(0),
      O => \q_i_10__29_n_0\
    );
\q_i_10__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(28),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__61_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(28)
    );
\q_reg_i_4__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__29_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__61_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_988 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__28_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__28_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_988 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_988;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_988 is
  signal data20 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \q_i_10__30_n_0\ : STD_LOGIC;
  signal \q_i_10__62_n_0\ : STD_LOGIC;
begin
\q_i_10__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(29),
      I1 => data21(0),
      I2 => \q_reg_i_4__28_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__28_1\,
      I5 => data23(0),
      O => \q_i_10__30_n_0\
    );
\q_i_10__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(29),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__62_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(29)
    );
\q_reg_i_4__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__30_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__62_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_989 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__33_0\ : in STD_LOGIC;
    \q_reg_i_4__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_989 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_989;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_989 is
  signal data20 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \q_i_10__35_n_0\ : STD_LOGIC;
  signal \q_i_10__3_n_0\ : STD_LOGIC;
begin
\q_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(2),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__3_n_0\
    );
\q_i_10__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(2),
      I1 => data21(0),
      I2 => \q_reg_i_4__33_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__33_1\,
      I5 => data23(0),
      O => \q_i_10__35_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(2)
    );
\q_reg_i_4__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__3_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__35_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_99 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_99 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_99;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_99 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[8].writeReg_reg\(8),
      CLR => Reset,
      D => datIn(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_990 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__29_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__29_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_990 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_990;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_990 is
  signal data20 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \q_i_10__31_n_0\ : STD_LOGIC;
  signal \q_i_10__63_n_0\ : STD_LOGIC;
begin
\q_i_10__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(30),
      I1 => data21(0),
      I2 => \q_reg_i_4__29_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__29_1\,
      I5 => data23(0),
      O => \q_i_10__31_n_0\
    );
\q_i_10__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(30),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__63_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(30)
    );
\q_reg_i_4__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__31_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__63_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_991 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__30_0\ : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg_i_4__30_1\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_991 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_991;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_991 is
  signal data20 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \q_i_10__32_n_0\ : STD_LOGIC;
  signal \q_i_10__64_n_0\ : STD_LOGIC;
begin
\q_i_10__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(31),
      I1 => data21(0),
      I2 => \q_reg_i_4__30_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__30_1\,
      I5 => data23(0),
      O => \q_i_10__32_n_0\
    );
\q_i_10__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(31),
      I1 => data21(0),
      I2 => r2(1),
      I3 => data22(0),
      I4 => r2(0),
      I5 => data23(0),
      O => \q_i_10__64_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(31)
    );
\q_reg_i_4__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__32_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(0)
    );
\q_reg_i_4__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__64_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_992 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__34_0\ : in STD_LOGIC;
    \q_reg_i_4__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_992 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_992;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_992 is
  signal data20 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q_i_10__36_n_0\ : STD_LOGIC;
  signal \q_i_10__4_n_0\ : STD_LOGIC;
begin
\q_i_10__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(3),
      I1 => data21(0),
      I2 => \q_reg_i_4__34_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__34_1\,
      I5 => data23(0),
      O => \q_i_10__36_n_0\
    );
\q_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(3),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__4_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(3)
    );
\q_reg_i_4__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__4_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__36_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_993 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__35_0\ : in STD_LOGIC;
    \q_reg_i_4__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_993 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_993;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_993 is
  signal data20 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \q_i_10__37_n_0\ : STD_LOGIC;
  signal \q_i_10__5_n_0\ : STD_LOGIC;
begin
\q_i_10__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(4),
      I1 => data21(0),
      I2 => \q_reg_i_4__35_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__35_1\,
      I5 => data23(0),
      O => \q_i_10__37_n_0\
    );
\q_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(4),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__5_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(4)
    );
\q_reg_i_4__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__5_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
\q_reg_i_4__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__37_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_994 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__36_0\ : in STD_LOGIC;
    \q_reg_i_4__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_994 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_994;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_994 is
  signal data20 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \q_i_10__38_n_0\ : STD_LOGIC;
  signal \q_i_10__6_n_0\ : STD_LOGIC;
begin
\q_i_10__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(5),
      I1 => data21(0),
      I2 => \q_reg_i_4__36_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__36_1\,
      I5 => data23(0),
      O => \q_i_10__38_n_0\
    );
\q_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(5),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__6_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(5)
    );
\q_reg_i_4__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__38_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_4__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__6_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_995 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__37_0\ : in STD_LOGIC;
    \q_reg_i_4__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_995 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_995;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_995 is
  signal data20 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \q_i_10__39_n_0\ : STD_LOGIC;
  signal \q_i_10__7_n_0\ : STD_LOGIC;
begin
\q_i_10__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(6),
      I1 => data21(0),
      I2 => \q_reg_i_4__37_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__37_1\,
      I5 => data23(0),
      O => \q_i_10__39_n_0\
    );
\q_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(6),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__7_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(6)
    );
\q_reg_i_4__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__39_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_4__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__7_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_996 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__38_0\ : in STD_LOGIC;
    \q_reg_i_4__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_996 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_996;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_996 is
  signal data20 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \q_i_10__40_n_0\ : STD_LOGIC;
  signal \q_i_10__8_n_0\ : STD_LOGIC;
begin
\q_i_10__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(7),
      I1 => data21(0),
      I2 => \q_reg_i_4__38_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__38_1\,
      I5 => data23(0),
      O => \q_i_10__40_n_0\
    );
\q_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(7),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__8_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(7)
    );
\q_reg_i_4__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__40_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_4__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__8_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_997 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__39_0\ : in STD_LOGIC;
    \q_reg_i_4__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_997 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_997;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_997 is
  signal data20 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_i_10__41_n_0\ : STD_LOGIC;
  signal \q_i_10__9_n_0\ : STD_LOGIC;
begin
\q_i_10__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(8),
      I1 => data21(0),
      I2 => \q_reg_i_4__39_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__39_1\,
      I5 => data23(0),
      O => \q_i_10__41_n_0\
    );
\q_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(8),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__9_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(8)
    );
\q_reg_i_4__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__41_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_4__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__9_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_998 is
  port (
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_2 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    \q_reg_i_4__40_0\ : in STD_LOGIC;
    \q_reg_i_4__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_998 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_998;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_998 is
  signal data20 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \q_i_10__10_n_0\ : STD_LOGIC;
  signal \q_i_10__42_n_0\ : STD_LOGIC;
begin
\q_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(9),
      I1 => data21(0),
      I2 => r1(1),
      I3 => data22(0),
      I4 => r1(0),
      I5 => data23(0),
      O => \q_i_10__10_n_0\
    );
\q_i_10__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(9),
      I1 => data21(0),
      I2 => \q_reg_i_4__40_0\,
      I3 => data22(0),
      I4 => \q_reg_i_4__40_1\,
      I5 => data23(0),
      O => \q_i_10__42_n_0\
    );
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[11].writeReg_reg\(11),
      CLR => Reset,
      D => datIn(0),
      Q => data20(9)
    );
\q_reg_i_4__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__42_n_0\,
      I1 => q_reg_3,
      O => q_reg_1,
      S => r2(0)
    );
\q_reg_i_4__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q_i_10__10_n_0\,
      I1 => q_reg_2,
      O => q_reg_0,
      S => r1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_flipflop_999 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_flipflop_999 : entity is "flipflop";
end Lab_4_CPU_0_0_flipflop_999;

architecture STRUCTURE of Lab_4_CPU_0_0_flipflop_999 is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \writeRd[10].writeReg_reg\(10),
      CLR => Reset,
      D => datIn(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg is
  port (
    ALUOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg : out STD_LOGIC;
    ALURegWrite : in STD_LOGIC;
    ALUResult : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IorD : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MemtoReg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg : entity is "Reg";
end Lab_4_CPU_0_0_Reg;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg is
  signal \^aluout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  ALUOut(1 downto 0) <= \^aluout\(1 downto 0);
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1453
     port map (
      ALUOut(0) => \^aluout\(0),
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(0),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(0),
      PCOut(0) => PCOut(0),
      Reset => Reset
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1454
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(10),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(10),
      PCOut(0) => PCOut(10),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(8)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1455
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(11),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(11),
      PCOut(0) => PCOut(11),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(9)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1456
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(12),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(12),
      PCOut(0) => PCOut(12),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(10)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1457
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(13),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(13),
      PCOut(0) => PCOut(13),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(11)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1458
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(14),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(14),
      PCOut(0) => PCOut(14),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(12)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1459
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(15),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(15),
      PCOut(0) => PCOut(15),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(13)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1460
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(16),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(16),
      PCOut(0) => PCOut(16),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(14)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1461
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(17),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(17),
      PCOut(0) => PCOut(17),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(15)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1462
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(18),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(18),
      PCOut(0) => PCOut(18),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(16)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1463
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(19),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(19),
      PCOut(0) => PCOut(19),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(17)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1464
     port map (
      ALUOut(0) => \^aluout\(1),
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(1),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(1),
      MemtoReg(1 downto 0) => MemtoReg(1 downto 0),
      PCOut(0) => PCOut(1),
      Reset => Reset,
      \q_i_3__71\(0) => \^aluout\(0),
      q_reg_0 => q_reg
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1465
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(20),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(20),
      PCOut(0) => PCOut(20),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(18)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1466
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(21),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(21),
      PCOut(0) => PCOut(21),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(19)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1467
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(22),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(22),
      PCOut(0) => PCOut(22),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(20)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1468
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(23),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(23),
      PCOut(0) => PCOut(23),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(21)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1469
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(24),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(24),
      PCOut(0) => PCOut(24),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(22)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1470
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(25),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(25),
      PCOut(0) => PCOut(25),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(23)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1471
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(26),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(26),
      PCOut(0) => PCOut(26),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(24)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1472
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(27),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(27),
      PCOut(0) => PCOut(27),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(25)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1473
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(28),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(28),
      PCOut(0) => PCOut(28),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(26)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1474
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(29),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(29),
      PCOut(0) => PCOut(29),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(27)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1475
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(2),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(2),
      PCOut(0) => PCOut(2),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(0)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1476
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(30),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(30),
      PCOut(0) => PCOut(30),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(28)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1477
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(31),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(31),
      PCOut(0) => PCOut(31),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(29)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1478
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(3),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(3),
      PCOut(0) => PCOut(3),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(1)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1479
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(4),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(4),
      PCOut(0) => PCOut(4),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(2)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1480
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(5),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(5),
      PCOut(0) => PCOut(5),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(3)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1481
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(6),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(6),
      PCOut(0) => PCOut(6),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(4)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1482
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(7),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(7),
      PCOut(0) => PCOut(7),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(5)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1483
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(8),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(8),
      PCOut(0) => PCOut(8),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(6)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1484
     port map (
      ALURegWrite => ALURegWrite,
      ALUResult(0) => ALUResult(9),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(0) => MemoryAddress(9),
      PCOut(0) => PCOut(9),
      Reset => Reset,
      \p_1_in__0\(0) => \p_1_in__0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_0 is
  port (
    HighRegOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_0 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_0;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_0 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1421
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(0),
      R(0) => R(0),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1422
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(10),
      R(0) => R(10),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1423
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(11),
      R(0) => R(11),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1424
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(12),
      R(0) => R(12),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1425
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(13),
      R(0) => R(13),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1426
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(14),
      R(0) => R(14),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1427
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(15),
      R(0) => R(15),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1428
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(16),
      R(0) => R(16),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1429
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(17),
      R(0) => R(17),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1430
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(18),
      R(0) => R(18),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1431
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(19),
      R(0) => R(19),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1432
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(1),
      R(0) => R(1),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1433
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(20),
      R(0) => R(20),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1434
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(21),
      R(0) => R(21),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1435
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(22),
      R(0) => R(22),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1436
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(23),
      R(0) => R(23),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1437
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(24),
      R(0) => R(24),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1438
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(25),
      R(0) => R(25),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1439
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(26),
      R(0) => R(26),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1440
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(27),
      R(0) => R(27),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1441
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(28),
      R(0) => R(28),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1442
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(29),
      R(0) => R(29),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1443
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(2),
      R(0) => R(2),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1444
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(30),
      R(0) => R(30),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1445
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(31),
      R(0) => R(31),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1446
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(3),
      R(0) => R(3),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1447
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(4),
      R(0) => R(4),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1448
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(5),
      R(0) => R(5),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1449
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(6),
      R(0) => R(6),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1450
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(7),
      R(0) => R(7),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1451
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(8),
      R(0) => R(8),
      Reset => Reset,
      WrLOW => WrLOW
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1452
     port map (
      Clock => Clock,
      HighRegOut(0) => HighRegOut(9),
      R(0) => R(9),
      Reset => Reset,
      WrLOW => WrLOW
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_1 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    r2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    r1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_rep : out STD_LOGIC;
    \q_reg_rep__0\ : out STD_LOGIC;
    q_reg_rep_0 : out STD_LOGIC;
    \q_reg_rep__0_0\ : out STD_LOGIC;
    q_reg_rep_1 : out STD_LOGIC;
    q_reg_rep_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_pr_state_reg[3]\ : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_0\ : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_17 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_18 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[3]_1\ : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pr_state_reg[0]_0\ : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[1]\ : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_28 : out STD_LOGIC;
    \FSM_sequential_pr_state_reg[3]_3\ : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    \writeRd[0].writeReg_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRd[1].writeReg_reg\ : out STD_LOGIC_VECTOR ( 1 to 1 );
    \writeRd[2].writeReg_reg\ : out STD_LOGIC_VECTOR ( 2 to 2 );
    \writeRd[3].writeReg_reg\ : out STD_LOGIC_VECTOR ( 3 to 3 );
    \writeRd[4].writeReg_reg\ : out STD_LOGIC_VECTOR ( 4 to 4 );
    \writeRd[5].writeReg_reg\ : out STD_LOGIC_VECTOR ( 5 to 5 );
    \writeRd[6].writeReg_reg\ : out STD_LOGIC_VECTOR ( 6 to 6 );
    \writeRd[8].writeReg_reg\ : out STD_LOGIC_VECTOR ( 8 to 8 );
    \writeRd[9].writeReg_reg\ : out STD_LOGIC_VECTOR ( 9 to 9 );
    \writeRd[10].writeReg_reg\ : out STD_LOGIC_VECTOR ( 10 to 10 );
    \writeRd[11].writeReg_reg\ : out STD_LOGIC_VECTOR ( 11 to 11 );
    \writeRd[12].writeReg_reg\ : out STD_LOGIC_VECTOR ( 12 to 12 );
    \writeRd[13].writeReg_reg\ : out STD_LOGIC_VECTOR ( 13 to 13 );
    \writeRd[14].writeReg_reg\ : out STD_LOGIC_VECTOR ( 14 to 14 );
    \writeRd[16].writeReg_reg\ : out STD_LOGIC_VECTOR ( 16 to 16 );
    \writeRd[17].writeReg_reg\ : out STD_LOGIC_VECTOR ( 17 to 17 );
    \writeRd[18].writeReg_reg\ : out STD_LOGIC_VECTOR ( 18 to 18 );
    \writeRd[19].writeReg_reg\ : out STD_LOGIC_VECTOR ( 19 to 19 );
    \writeRd[20].writeReg_reg\ : out STD_LOGIC_VECTOR ( 20 to 20 );
    \writeRd[21].writeReg_reg\ : out STD_LOGIC_VECTOR ( 21 to 21 );
    \writeRd[22].writeReg_reg\ : out STD_LOGIC_VECTOR ( 22 to 22 );
    \writeRd[24].writeReg_reg\ : out STD_LOGIC_VECTOR ( 24 to 24 );
    \writeRd[25].writeReg_reg\ : out STD_LOGIC_VECTOR ( 25 to 25 );
    \writeRd[26].writeReg_reg\ : out STD_LOGIC_VECTOR ( 26 to 26 );
    \writeRd[27].writeReg_reg\ : out STD_LOGIC_VECTOR ( 27 to 27 );
    \writeRd[28].writeReg_reg\ : out STD_LOGIC_VECTOR ( 28 to 28 );
    \writeRd[29].writeReg_reg\ : out STD_LOGIC_VECTOR ( 29 to 29 );
    \writeRd[30].writeReg_reg\ : out STD_LOGIC_VECTOR ( 30 to 30 );
    \writeRd[31].writeReg_reg\ : out STD_LOGIC_VECTOR ( 31 to 31 );
    \writeRd[15].writeReg_reg\ : out STD_LOGIC_VECTOR ( 15 to 15 );
    \writeRd[23].writeReg_reg\ : out STD_LOGIC_VECTOR ( 23 to 23 );
    \writeRd[7].writeReg_reg\ : out STD_LOGIC_VECTOR ( 7 to 7 );
    IRWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ALUSrcB_reg[1]\ : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    \ALUOp_reg[1]\ : in STD_LOGIC;
    \ALUOp_reg[1]_0\ : in STD_LOGIC;
    \ALUSrcB_reg[2]\ : in STD_LOGIC;
    \PCSource_reg[1]\ : in STD_LOGIC;
    \PCIn_reg[2]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RegWrite : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_1 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_1;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_1 is
  signal Op : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gen_reg[0].reg_n_1\ : STD_LOGIC;
  signal \gen_reg[0].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[0].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[0].reg_n_5\ : STD_LOGIC;
  signal \gen_reg[17].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[19].reg_n_1\ : STD_LOGIC;
  signal \gen_reg[1].reg_n_1\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_1\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_5\ : STD_LOGIC;
  signal \gen_reg[27].reg_n_8\ : STD_LOGIC;
  signal \gen_reg[28].reg_n_7\ : STD_LOGIC;
  signal \gen_reg[28].reg_n_8\ : STD_LOGIC;
  signal \gen_reg[29].reg_n_10\ : STD_LOGIC;
  signal \gen_reg[29].reg_n_5\ : STD_LOGIC;
  signal \gen_reg[29].reg_n_7\ : STD_LOGIC;
  signal \gen_reg[29].reg_n_9\ : STD_LOGIC;
  signal \gen_reg[2].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[31].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[3].reg_n_1\ : STD_LOGIC;
  signal \gen_reg[3].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[4].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[4].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[5].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[5].reg_n_5\ : STD_LOGIC;
  signal \^q_reg\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \^q_reg_12\ : STD_LOGIC;
  signal \^q_reg_14\ : STD_LOGIC;
  signal \^q_reg_15\ : STD_LOGIC;
  signal \^q_reg_17\ : STD_LOGIC;
  signal \^q_reg_18\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_21\ : STD_LOGIC;
  signal \^q_reg_22\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  signal \^q_reg_4\ : STD_LOGIC;
  signal \^q_reg_5\ : STD_LOGIC;
  signal \^q_reg_6\ : STD_LOGIC;
  signal \^q_reg_7\ : STD_LOGIC;
  signal \^q_reg_8\ : STD_LOGIC;
  signal \^q_reg_9\ : STD_LOGIC;
  signal \^q_reg_rep__0\ : STD_LOGIC;
  signal \^r2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  q_reg <= \^q_reg\;
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
  q_reg_12 <= \^q_reg_12\;
  q_reg_14 <= \^q_reg_14\;
  q_reg_15 <= \^q_reg_15\;
  q_reg_17 <= \^q_reg_17\;
  q_reg_18 <= \^q_reg_18\;
  q_reg_2 <= \^q_reg_2\;
  q_reg_21 <= \^q_reg_21\;
  q_reg_22 <= \^q_reg_22\;
  q_reg_3 <= \^q_reg_3\;
  q_reg_4 <= \^q_reg_4\;
  q_reg_5 <= \^q_reg_5\;
  q_reg_6 <= \^q_reg_6\;
  q_reg_7 <= \^q_reg_7\;
  q_reg_8 <= \^q_reg_8\;
  q_reg_9 <= \^q_reg_9\;
  \q_reg_rep__0\ <= \^q_reg_rep__0\;
  r2(4 downto 0) <= \^r2\(4 downto 0);
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1389
     port map (
      \ALUOp_reg[3]_i_2\ => \^q_reg_4\,
      \ALUOp_reg[3]_i_2_0\ => \^q_reg_1\,
      \ALUOp_reg[3]_i_2_1\ => \^q_reg_2\,
      \ALUOp_reg[3]_i_2_2\ => \^q_reg_0\,
      Clock => Clock,
      \FSM_sequential_nx_state_reg[0]_i_1\ => \^q_reg_3\,
      \FSM_sequential_nx_state_reg[0]_i_1_0\ => \gen_reg[1].reg_n_1\,
      \FSM_sequential_nx_state_reg[0]_i_1_1\ => \gen_reg[28].reg_n_7\,
      \FSM_sequential_nx_state_reg[0]_i_1_2\ => \gen_reg[29].reg_n_9\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(0),
      Op(0) => Op(1),
      \PCIn_reg[2]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => \^q_reg\,
      q_reg_1 => \gen_reg[0].reg_n_1\,
      q_reg_2 => q_reg_25,
      q_reg_3 => \gen_reg[0].reg_n_3\,
      q_reg_4 => \gen_reg[0].reg_n_4\,
      q_reg_5 => \gen_reg[0].reg_n_5\,
      q_reg_6 => q_reg_58
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1390
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(10),
      \PCIn_reg[12]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      p_1_in(0) => p_1_in(4),
      q_reg_0 => q_reg_48
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1391
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(11),
      \PCIn_reg[13]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => \^q_reg_5\,
      q_reg_1 => q_reg_47,
      q_reg_2 => \^r2\(0),
      q_reg_3(3 downto 0) => rd(4 downto 1),
      rd(0) => rd(0),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1392
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(12),
      \PCIn_reg[14]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => \^q_reg_6\,
      q_reg_1(0) => rd(1),
      q_reg_2 => q_reg_46,
      q_reg_3 => \^r2\(1),
      rd(3 downto 1) => rd(4 downto 2),
      rd(0) => rd(0),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1393
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(13),
      \PCIn_reg[15]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => \^q_reg_7\,
      q_reg_1 => q_reg_45,
      q_reg_2 => \^r2\(2),
      q_reg_3(3 downto 2) => rd(4 downto 3),
      q_reg_3(1 downto 0) => rd(1 downto 0),
      q_reg_4 => \gen_reg[17].reg_n_4\,
      rd(0) => rd(2),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1394
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(14),
      \PCIn_reg[16]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => \^q_reg_8\,
      q_reg_1(0) => rd(3),
      q_reg_2 => q_reg_44,
      q_reg_3 => \^r2\(3),
      q_reg_4 => \gen_reg[17].reg_n_4\,
      rd(1) => rd(4),
      rd(0) => rd(2),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1395
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(15),
      \PCIn_reg[17]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => \^q_reg_9\,
      q_reg_1 => q_reg_43,
      q_reg_2 => \^r2\(4),
      q_reg_3(3 downto 0) => rd(3 downto 0),
      q_reg_4 => \gen_reg[17].reg_n_4\,
      rd(0) => rd(4),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1396
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(16),
      \PCIn_reg[18]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => \^r2\(0),
      q_reg_1 => q_reg_42,
      q_reg_rep_0 => q_reg_rep,
      \q_reg_rep__0_0\ => \^q_reg_rep__0\
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1397
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(17),
      \PCIn_reg[19]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      Reset => Reset,
      q_reg_0 => \^r2\(1),
      q_reg_1 => q_reg_41,
      q_reg_2 => \gen_reg[17].reg_n_4\,
      q_reg_3 => \^q_reg_6\,
      q_reg_4 => \^q_reg_5\,
      q_reg_rep_0 => q_reg_rep_0,
      \q_reg_rep__0_0\ => \q_reg_rep__0_0\,
      r2(0) => \^r2\(0)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1398
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(18),
      \PCIn_reg[20]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => \^r2\(2),
      q_reg_1 => q_reg_40
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1399
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(19),
      \PCIn_reg[21]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => \^r2\(3),
      q_reg_1 => \gen_reg[19].reg_n_1\,
      q_reg_2 => q_reg_39,
      q_reg_3 => \^q_reg_8\,
      q_reg_4 => \^q_reg_7\,
      q_reg_5 => \gen_reg[17].reg_n_4\,
      q_reg_6 => \^q_reg_9\,
      r2(1) => \^r2\(4),
      r2(0) => \^r2\(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1400
     port map (
      Clock => Clock,
      \FSM_sequential_nx_state_reg[0]_i_2\ => \^q_reg_1\,
      \FSM_sequential_nx_state_reg[0]_i_2_0\ => \^q_reg_2\,
      \FSM_sequential_nx_state_reg[0]_i_2_1\ => \^q_reg_4\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(1),
      \PCIn_reg[3]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => \^q_reg_0\,
      q_reg_1 => \gen_reg[1].reg_n_1\,
      q_reg_2 => q_reg_57
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1401
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(20),
      \PCIn_reg[22]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      q_reg_0 => q_reg_38,
      q_reg_1 => \^q_reg_9\,
      q_reg_2(0) => \^r2\(1),
      q_reg_3 => \^q_reg_6\,
      q_reg_4 => \^q_reg_rep__0\,
      q_reg_5 => \^q_reg_5\,
      q_reg_6 => \gen_reg[19].reg_n_1\,
      q_reg_7(2 downto 1) => rd(3 downto 2),
      q_reg_7(0) => rd(0),
      r2(0) => \^r2\(4),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1402
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(21),
      \PCIn_reg[23]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => q_reg_37,
      q_reg_rep_0 => q_reg_rep_1,
      r1(0) => r1(0)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1403
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(22),
      \PCIn_reg[24]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => q_reg_36,
      q_reg_rep_0 => q_reg_rep_2,
      r1(0) => r1(1)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1404
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(23),
      \PCIn_reg[25]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => q_reg_35,
      r1(0) => r1(2)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1405
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(24),
      \PCIn_reg[26]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => q_reg_34,
      r1(0) => r1(3)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1406
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(25),
      \PCIn_reg[27]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => q_reg_33,
      r1(0) => r1(4)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1407
     port map (
      \ALUOp_reg[2]_i_1\ => \^q_reg_4\,
      \ALUOp_reg[2]_i_1_0\ => \gen_reg[4].reg_n_3\,
      \ALUOp_reg[2]_i_1_1\ => \gen_reg[2].reg_n_2\,
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(26),
      Op(0) => Op(0),
      Reset => Reset,
      WrCLO_reg_i_3(4 downto 0) => Op(5 downto 1),
      q_reg_0 => \gen_reg[26].reg_n_1\,
      q_reg_1 => \gen_reg[26].reg_n_2\,
      q_reg_2 => \gen_reg[26].reg_n_3\,
      q_reg_3 => \gen_reg[26].reg_n_4\,
      q_reg_4 => \gen_reg[26].reg_n_5\
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1408
     port map (
      \ALUSrcB_reg[1]\ => \gen_reg[31].reg_n_3\,
      \ALUSrcB_reg[1]_0\ => \ALUSrcB_reg[1]\,
      Clock => Clock,
      \FSM_sequential_nx_state_reg[1]_i_6\ => \^q_reg_12\,
      \FSM_sequential_nx_state_reg[3]_i_1\ => \^q_reg_22\,
      \FSM_sequential_nx_state_reg[3]_i_2\ => \gen_reg[1].reg_n_1\,
      \FSM_sequential_pr_state_reg[1]\ => \FSM_sequential_pr_state_reg[1]\,
      \FSM_sequential_pr_state_reg[3]\ => \FSM_sequential_pr_state_reg[3]\,
      \FSM_sequential_pr_state_reg[3]_0\(1 downto 0) => \FSM_sequential_pr_state_reg[3]_2\(1 downto 0),
      \FSM_sequential_pr_state_reg[3]_1\ => \FSM_sequential_pr_state_reg[3]_3\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(27),
      \MemtoReg_reg[0]\ => \gen_reg[28].reg_n_8\,
      \MemtoReg_reg[0]_i_1_0\ => \^q_reg_0\,
      \MemtoReg_reg[0]_i_1_1\ => \gen_reg[3].reg_n_2\,
      \MemtoReg_reg[1]\ => \gen_reg[26].reg_n_3\,
      \MemtoReg_reg[2]_i_1\ => \gen_reg[26].reg_n_1\,
      \MemtoReg_reg[2]_i_1_0\ => \gen_reg[0].reg_n_1\,
      \MemtoReg_reg[2]_i_1_1\ => \gen_reg[26].reg_n_4\,
      Op(4 downto 1) => Op(5 downto 2),
      Op(0) => Op(0),
      Q(3 downto 0) => Q(3 downto 0),
      RegDst_reg_i_2 => \^q_reg_4\,
      RegDst_reg_i_2_0 => \^q_reg_2\,
      RegDst_reg_i_2_1 => \^q_reg_3\,
      RegDst_reg_i_2_2 => \^q_reg\,
      RegDst_reg_i_2_3 => \gen_reg[29].reg_n_10\,
      Reset => Reset,
      q_reg_0(0) => Op(1),
      q_reg_1(0) => q_reg_10(1),
      q_reg_2 => q_reg_11,
      q_reg_3 => q_reg_24,
      q_reg_4 => q_reg_26,
      q_reg_5 => q_reg_27,
      q_reg_6 => \gen_reg[27].reg_n_8\,
      q_reg_7 => q_reg_28,
      q_reg_8 => \^q_reg_18\
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1409
     port map (
      \ALUOp_reg[1]\ => \ALUOp_reg[1]\,
      \ALUOp_reg[1]_0\ => \ALUOp_reg[1]_0\,
      \ALUOp_reg[1]_1\ => \gen_reg[4].reg_n_2\,
      ALURegWrite_reg_i_2 => \gen_reg[31].reg_n_3\,
      Clock => Clock,
      D(0) => D(1),
      \FSM_sequential_pr_state_reg[0]\ => \FSM_sequential_pr_state_reg[0]_0\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(28),
      \MemtoReg_reg[0]_i_1\(4 downto 2) => Op(5 downto 3),
      \MemtoReg_reg[0]_i_1\(1 downto 0) => Op(1 downto 0),
      Op(0) => Op(2),
      \PCSource_reg[1]\ => \PCSource_reg[1]\,
      Q(1) => Q(3),
      Q(0) => Q(0),
      Reset => Reset,
      q_reg_0(1 downto 0) => q_reg_16(1 downto 0),
      q_reg_1 => \^q_reg_17\,
      q_reg_2(0) => q_reg_20(0),
      q_reg_3 => \gen_reg[28].reg_n_7\,
      q_reg_4 => \gen_reg[28].reg_n_8\
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1410
     port map (
      \ALUOp_reg[0]\ => \gen_reg[0].reg_n_4\,
      \ALUOp_reg[0]_0\ => \^q_reg_15\,
      \ALUOp_reg[3]\ => \^q_reg_21\,
      \ALUSrcB_reg[2]\ => \gen_reg[31].reg_n_3\,
      \ALUSrcB_reg[2]_0\ => \ALUSrcB_reg[1]\,
      Clock => Clock,
      D(1) => D(3),
      D(0) => D(0),
      \FSM_sequential_nx_state_reg[2]_i_1\ => \^q_reg_17\,
      \FSM_sequential_nx_state_reg[2]_i_1_0\ => \gen_reg[3].reg_n_1\,
      \FSM_sequential_pr_state_reg[3]\ => \FSM_sequential_pr_state_reg[3]_1\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(29),
      Op(4 downto 3) => Op(5 downto 4),
      Op(2 downto 0) => Op(2 downto 0),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      RegDst_reg_i_3 => \^q_reg_1\,
      RegDst_reg_i_3_0 => \^q_reg_0\,
      RegDst_reg_i_3_1 => \^q_reg_2\,
      Reset => Reset,
      UpperImm_reg => \PCSource_reg[1]\,
      q_reg_0(0) => Op(3),
      q_reg_1 => q_reg_19,
      q_reg_2 => \gen_reg[29].reg_n_5\,
      q_reg_3 => q_reg_23,
      q_reg_4 => \gen_reg[29].reg_n_7\,
      q_reg_5(0) => q_reg_10(2),
      q_reg_6 => \gen_reg[29].reg_n_9\,
      q_reg_7 => \gen_reg[29].reg_n_10\
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1411
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(2),
      \PCIn_reg[4]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      SHAMTSel_reg_i_2 => \^q_reg_0\,
      SHAMTSel_reg_i_2_0 => \^q_reg\,
      SHAMTSel_reg_i_2_1 => \gen_reg[5].reg_n_4\,
      SHAMTSel_reg_i_2_2(1) => Op(3),
      SHAMTSel_reg_i_2_2(0) => Op(1),
      q_reg_0 => \^q_reg_1\,
      q_reg_1 => \^q_reg_21\,
      q_reg_2 => \gen_reg[2].reg_n_2\,
      q_reg_3 => q_reg_56
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1412
     port map (
      \ALUOp_reg[3]\ => \gen_reg[0].reg_n_3\,
      \ALUSrcB_reg[2]\ => \ALUSrcB_reg[2]\,
      \ALUSrcB_reg[2]_0\ => \^q_reg_18\,
      \ALUSrcB_reg[2]_1\ => \gen_reg[0].reg_n_1\,
      \ALUSrcB_reg[2]_2\ => \PCSource_reg[1]\,
      Clock => Clock,
      E(0) => E(0),
      \FSM_sequential_pr_state_reg[0]\(0) => \FSM_sequential_pr_state_reg[0]\(0),
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(30),
      \MemtoReg_reg[2]_i_2\(4) => Op(5),
      \MemtoReg_reg[2]_i_2\(3 downto 0) => Op(3 downto 0),
      Op(0) => Op(4),
      Reset => Reset,
      q_reg_0 => \^q_reg_12\,
      q_reg_1 => q_reg_32
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1413
     port map (
      \ALUOp_reg[2]\ => \gen_reg[29].reg_n_7\,
      \ALUOp_reg[2]_0\ => \gen_reg[26].reg_n_2\,
      ALUSrcA_reg_i_2 => \^q_reg_14\,
      \ALUSrcB_reg[0]\ => \gen_reg[29].reg_n_5\,
      Clock => Clock,
      D(0) => D(2),
      \FSM_sequential_pr_state_reg[3]\(0) => q_reg_10(0),
      \FSM_sequential_pr_state_reg[3]_0\ => \FSM_sequential_pr_state_reg[3]_0\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(31),
      Op(4 downto 0) => Op(4 downto 0),
      Q(2 downto 1) => Q(3 downto 2),
      Q(0) => Q(0),
      Reset => Reset,
      q_reg_0(0) => Op(5),
      q_reg_1 => \gen_reg[31].reg_n_3\,
      q_reg_2 => q_reg_29,
      q_reg_3 => \^q_reg_22\,
      q_reg_4 => q_reg_31
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1414
     port map (
      Clock => Clock,
      \FSM_sequential_nx_state_reg[2]_i_4\ => \^q_reg\,
      \FSM_sequential_nx_state_reg[2]_i_4_0\ => \^q_reg_0\,
      \FSM_sequential_nx_state_reg[2]_i_4_1\(0) => Op(1),
      \FSM_sequential_nx_state_reg[2]_i_4_2\ => \^q_reg_1\,
      \FSM_sequential_nx_state_reg[2]_i_4_3\ => \gen_reg[5].reg_n_5\,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(3),
      \MemtoReg_reg[0]_i_2\ => \^q_reg_3\,
      \MemtoReg_reg[0]_i_2_0\ => \^q_reg_4\,
      \PCIn_reg[5]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      q_reg_0 => \^q_reg_2\,
      q_reg_1 => \gen_reg[3].reg_n_1\,
      q_reg_2 => \gen_reg[3].reg_n_2\,
      q_reg_3 => q_reg_55
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1415
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(4),
      \PCIn_reg[6]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      SHAMTSel_reg => \^q_reg_2\,
      SHAMTSel_reg_0 => \^q_reg_4\,
      SHAMTSel_reg_1 => \^q_reg\,
      SHAMTSel_reg_2 => \^q_reg_0\,
      SHAMTSel_reg_3 => \^q_reg_1\,
      q_reg_0 => \^q_reg_3\,
      q_reg_1 => q_reg_30,
      q_reg_2 => \gen_reg[4].reg_n_2\,
      q_reg_3 => \gen_reg[4].reg_n_3\,
      q_reg_4 => q_reg_54
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1416
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(5),
      \MemtoReg_reg[2]_i_2\ => \gen_reg[26].reg_n_1\,
      \MemtoReg_reg[2]_i_2_0\ => \gen_reg[26].reg_n_4\,
      \MemtoReg_reg[2]_i_2_1\ => \gen_reg[27].reg_n_8\,
      \PCIn_reg[7]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      PCWrite_reg_i_1 => \^q_reg_2\,
      PCWrite_reg_i_1_0 => \^q_reg_3\,
      PCWrite_reg_i_1_1 => \^q_reg_1\,
      PCWrite_reg_i_1_2 => \^q_reg\,
      PCWrite_reg_i_1_3 => \^q_reg_0\,
      Reset => Reset,
      WrCLO_reg_i_2 => \gen_reg[0].reg_n_5\,
      WrCLO_reg_i_2_0 => \gen_reg[26].reg_n_5\,
      q_reg_0 => \^q_reg_4\,
      q_reg_1 => q_reg_13,
      q_reg_2 => \^q_reg_14\,
      q_reg_3 => \^q_reg_15\,
      q_reg_4 => \gen_reg[5].reg_n_4\,
      q_reg_5 => \gen_reg[5].reg_n_5\,
      q_reg_6 => q_reg_53
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1417
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(6),
      \PCIn_reg[8]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      p_1_in(0) => p_1_in(0),
      q_reg_0 => q_reg_52
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1418
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(7),
      \PCIn_reg[9]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      p_1_in(0) => p_1_in(1),
      q_reg_0 => q_reg_51
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1419
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(8),
      \PCIn_reg[10]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      p_1_in(0) => p_1_in(2),
      q_reg_0 => q_reg_50
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1420
     port map (
      Clock => Clock,
      IRWrite => IRWrite,
      MemoryDataIn(0) => MemoryDataIn(9),
      \PCIn_reg[11]_i_1\(0) => \PCIn_reg[2]_i_1\(0),
      Reset => Reset,
      p_1_in(0) => p_1_in(3),
      q_reg_0 => q_reg_49
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_10 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_63 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_64 : in STD_LOGIC;
    q_reg_65 : in STD_LOGIC;
    q_reg_66 : in STD_LOGIC;
    q_reg_67 : in STD_LOGIC;
    q_reg_68 : in STD_LOGIC;
    q_reg_69 : in STD_LOGIC;
    q_reg_70 : in STD_LOGIC;
    q_reg_71 : in STD_LOGIC;
    q_reg_72 : in STD_LOGIC;
    q_reg_73 : in STD_LOGIC;
    q_reg_74 : in STD_LOGIC;
    q_reg_75 : in STD_LOGIC;
    q_reg_76 : in STD_LOGIC;
    q_reg_77 : in STD_LOGIC;
    q_reg_78 : in STD_LOGIC;
    q_reg_79 : in STD_LOGIC;
    \q_reg_i_4__15\ : in STD_LOGIC;
    \q_reg_i_4__15_0\ : in STD_LOGIC;
    q_reg_80 : in STD_LOGIC;
    q_reg_81 : in STD_LOGIC;
    q_reg_82 : in STD_LOGIC;
    q_reg_83 : in STD_LOGIC;
    q_reg_84 : in STD_LOGIC;
    q_reg_85 : in STD_LOGIC;
    q_reg_86 : in STD_LOGIC;
    q_reg_87 : in STD_LOGIC;
    q_reg_88 : in STD_LOGIC;
    q_reg_89 : in STD_LOGIC;
    q_reg_90 : in STD_LOGIC;
    q_reg_91 : in STD_LOGIC;
    q_reg_92 : in STD_LOGIC;
    q_reg_93 : in STD_LOGIC;
    q_reg_94 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_95 : in STD_LOGIC;
    \q_reg_i_4__31\ : in STD_LOGIC;
    \q_reg_i_4__31_0\ : in STD_LOGIC;
    q_reg_96 : in STD_LOGIC;
    q_reg_97 : in STD_LOGIC;
    q_reg_98 : in STD_LOGIC;
    \q_reg_i_4__41\ : in STD_LOGIC;
    q_reg_99 : in STD_LOGIC;
    q_reg_100 : in STD_LOGIC;
    q_reg_101 : in STD_LOGIC;
    q_reg_102 : in STD_LOGIC;
    q_reg_103 : in STD_LOGIC;
    q_reg_104 : in STD_LOGIC;
    q_reg_105 : in STD_LOGIC;
    q_reg_106 : in STD_LOGIC;
    \q_reg_i_4__42\ : in STD_LOGIC;
    q_reg_107 : in STD_LOGIC;
    q_reg_108 : in STD_LOGIC;
    q_reg_109 : in STD_LOGIC;
    q_reg_110 : in STD_LOGIC;
    q_reg_111 : in STD_LOGIC;
    q_reg_112 : in STD_LOGIC;
    q_reg_113 : in STD_LOGIC;
    q_reg_114 : in STD_LOGIC;
    q_reg_115 : in STD_LOGIC;
    q_reg_116 : in STD_LOGIC;
    q_reg_117 : in STD_LOGIC;
    q_reg_118 : in STD_LOGIC;
    q_reg_119 : in STD_LOGIC;
    q_reg_120 : in STD_LOGIC;
    q_reg_121 : in STD_LOGIC;
    q_reg_122 : in STD_LOGIC;
    q_reg_123 : in STD_LOGIC;
    q_reg_124 : in STD_LOGIC;
    q_reg_125 : in STD_LOGIC;
    q_reg_126 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_10 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_10;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_10 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_967
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data21(0) => data21(0),
      data22(0) => data22(0),
      data23(0) => data23(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      q_reg_2 => q_reg_63,
      q_reg_3 => q_reg_95,
      \q_reg_i_4__31_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__31_1\ => \q_reg_i_4__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_968
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data21(0) => data21(10),
      data22(0) => data22(10),
      data23(0) => data23(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      q_reg_2 => q_reg_73,
      q_reg_3 => q_reg_105,
      \q_reg_i_4__41_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__41_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_969
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data21(0) => data21(11),
      data22(0) => data22(11),
      data23(0) => data23(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      q_reg_2 => q_reg_74,
      q_reg_3 => q_reg_106,
      \q_reg_i_4__42_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__42_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_970
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data21(0) => data21(12),
      data22(0) => data22(12),
      data23(0) => data23(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      q_reg_2 => q_reg_75,
      q_reg_3 => q_reg_107,
      \q_reg_i_4__43_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__43_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_971
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data21(0) => data21(13),
      data22(0) => data22(13),
      data23(0) => data23(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      q_reg_2 => q_reg_76,
      q_reg_3 => q_reg_108,
      \q_reg_i_4__44_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__44_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_972
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data21(0) => data21(14),
      data22(0) => data22(14),
      data23(0) => data23(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      q_reg_2 => q_reg_77,
      q_reg_3 => q_reg_109,
      \q_reg_i_4__45_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__45_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_973
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data21(0) => data21(15),
      data22(0) => data22(15),
      data23(0) => data23(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      q_reg_2 => q_reg_78,
      q_reg_3 => q_reg_110,
      \q_reg_i_4__46_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__46_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_974
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data21(0) => data21(16),
      data22(0) => data22(16),
      data23(0) => data23(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      q_reg_2 => q_reg_79,
      q_reg_3 => q_reg_111,
      \q_reg_i_4__15_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__15_1\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__47_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__47_1\ => \q_reg_i_4__41\,
      r1(0) => r1(2),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_975
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data21(0) => data21(17),
      data22(0) => data22(17),
      data23(0) => data23(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      q_reg_2 => q_reg_80,
      q_reg_3 => q_reg_112,
      \q_reg_i_4__16_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__16_1\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__48_0\ => \q_reg_i_4__42\,
      \q_reg_i_4__48_1\ => \q_reg_i_4__41\,
      r1(0) => r1(2),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_976
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data21(0) => data21(18),
      data22(0) => data22(18),
      data23(0) => data23(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      q_reg_2 => q_reg_81,
      q_reg_3 => q_reg_113,
      \q_reg_i_4__17_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__17_1\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__49_0\ => \q_reg_i_4__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_977
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data21(0) => data21(19),
      data22(0) => data22(19),
      data23(0) => data23(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      q_reg_2 => q_reg_82,
      q_reg_3 => q_reg_114,
      \q_reg_i_4__18_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__18_1\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__50_0\ => \q_reg_i_4__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_978
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data21(0) => data21(1),
      data22(0) => data22(1),
      data23(0) => data23(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      q_reg_2 => q_reg_64,
      q_reg_3 => q_reg_96,
      \q_reg_i_4__32_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__32_1\ => \q_reg_i_4__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_979
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data21(0) => data21(20),
      data22(0) => data22(20),
      data23(0) => data23(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      q_reg_2 => q_reg_83,
      q_reg_3 => q_reg_115,
      \q_reg_i_4__19_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__19_1\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__51_0\ => \q_reg_i_4__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_980
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data21(0) => data21(21),
      data22(0) => data22(21),
      data23(0) => data23(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      q_reg_2 => q_reg_84,
      q_reg_3 => q_reg_116,
      \q_reg_i_4__20_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__20_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_981
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data21(0) => data21(22),
      data22(0) => data22(22),
      data23(0) => data23(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      q_reg_2 => q_reg_85,
      q_reg_3 => q_reg_117,
      \q_reg_i_4__21_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__21_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_982
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data21(0) => data21(23),
      data22(0) => data22(23),
      data23(0) => data23(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      q_reg_2 => q_reg_86,
      q_reg_3 => q_reg_118,
      \q_reg_i_4__22_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__22_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_983
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data21(0) => data21(24),
      data22(0) => data22(24),
      data23(0) => data23(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      q_reg_2 => q_reg_87,
      q_reg_3 => q_reg_119,
      \q_reg_i_4__23_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__23_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_984
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data21(0) => data21(25),
      data22(0) => data22(25),
      data23(0) => data23(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      q_reg_2 => q_reg_88,
      q_reg_3 => q_reg_120,
      \q_reg_i_4__24_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__24_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_985
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data21(0) => data21(26),
      data22(0) => data22(26),
      data23(0) => data23(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      q_reg_2 => q_reg_89,
      q_reg_3 => q_reg_121,
      \q_reg_i_4__25_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__25_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_986
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data21(0) => data21(27),
      data22(0) => data22(27),
      data23(0) => data23(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      q_reg_2 => q_reg_90,
      q_reg_3 => q_reg_122,
      \q_reg_i_4__26_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__26_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_987
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data21(0) => data21(28),
      data22(0) => data22(28),
      data23(0) => data23(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      q_reg_2 => q_reg_91,
      q_reg_3 => q_reg_123,
      \q_reg_i_4__27_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__27_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_988
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data21(0) => data21(29),
      data22(0) => data22(29),
      data23(0) => data23(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      q_reg_2 => q_reg_92,
      q_reg_3 => q_reg_124,
      \q_reg_i_4__28_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__28_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_989
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data21(0) => data21(2),
      data22(0) => data22(2),
      data23(0) => data23(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      q_reg_2 => q_reg_65,
      q_reg_3 => q_reg_97,
      \q_reg_i_4__33_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__33_1\ => \q_reg_i_4__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_990
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data21(0) => data21(30),
      data22(0) => data22(30),
      data23(0) => data23(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      q_reg_2 => q_reg_93,
      q_reg_3 => q_reg_125,
      \q_reg_i_4__29_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__29_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_991
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data21(0) => data21(31),
      data22(0) => data22(31),
      data23(0) => data23(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      q_reg_2 => q_reg_94,
      q_reg_3 => q_reg_126,
      \q_reg_i_4__30_0\ => \q_reg_i_4__15\,
      \q_reg_i_4__30_1\ => \q_reg_i_4__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_992
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data21(0) => data21(3),
      data22(0) => data22(3),
      data23(0) => data23(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      q_reg_2 => q_reg_66,
      q_reg_3 => q_reg_98,
      \q_reg_i_4__34_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__34_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_993
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data21(0) => data21(4),
      data22(0) => data22(4),
      data23(0) => data23(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      q_reg_2 => q_reg_67,
      q_reg_3 => q_reg_99,
      \q_reg_i_4__35_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__35_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_994
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data21(0) => data21(5),
      data22(0) => data22(5),
      data23(0) => data23(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      q_reg_2 => q_reg_68,
      q_reg_3 => q_reg_100,
      \q_reg_i_4__36_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__36_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_995
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data21(0) => data21(6),
      data22(0) => data22(6),
      data23(0) => data23(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      q_reg_2 => q_reg_69,
      q_reg_3 => q_reg_101,
      \q_reg_i_4__37_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__37_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_996
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data21(0) => data21(7),
      data22(0) => data22(7),
      data23(0) => data23(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      q_reg_2 => q_reg_70,
      q_reg_3 => q_reg_102,
      \q_reg_i_4__38_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__38_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_997
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data21(0) => data21(8),
      data22(0) => data22(8),
      data23(0) => data23(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      q_reg_2 => q_reg_71,
      q_reg_3 => q_reg_103,
      \q_reg_i_4__39_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__39_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_998
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data21(0) => data21(9),
      data22(0) => data22(9),
      data23(0) => data23(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      q_reg_2 => q_reg_72,
      q_reg_3 => q_reg_104,
      \q_reg_i_4__40_0\ => \q_reg_i_4__31\,
      \q_reg_i_4__40_1\ => \q_reg_i_4__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_11 is
  port (
    data19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_11 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_11;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_11 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_935
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data19(0) => data19(0),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_936
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data19(0) => data19(10),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_937
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data19(0) => data19(11),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_938
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data19(0) => data19(12),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_939
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data19(0) => data19(13),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_940
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data19(0) => data19(14),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_941
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data19(0) => data19(15),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_942
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data19(0) => data19(16),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_943
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data19(0) => data19(17),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_944
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data19(0) => data19(18),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_945
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data19(0) => data19(19),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_946
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data19(0) => data19(1),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_947
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data19(0) => data19(20),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_948
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data19(0) => data19(21),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_949
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data19(0) => data19(22),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_950
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data19(0) => data19(23),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_951
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data19(0) => data19(24),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_952
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data19(0) => data19(25),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_953
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data19(0) => data19(26),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_954
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data19(0) => data19(27),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_955
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data19(0) => data19(28),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_956
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data19(0) => data19(29),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_957
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data19(0) => data19(2),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_958
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data19(0) => data19(30),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_959
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data19(0) => data19(31),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_960
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data19(0) => data19(3),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_961
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data19(0) => data19(4),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_962
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data19(0) => data19(5),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_963
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data19(0) => data19(6),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_964
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data19(0) => data19(7),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_965
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data19(0) => data19(8),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_966
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data19(0) => data19(9),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_12 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_12 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_12;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_12 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_903
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data18(0) => data18(0),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_904
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data18(0) => data18(10),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_905
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data18(0) => data18(11),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_906
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data18(0) => data18(12),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_907
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data18(0) => data18(13),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_908
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data18(0) => data18(14),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_909
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data18(0) => data18(15),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_910
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data18(0) => data18(16),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_911
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data18(0) => data18(17),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_912
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data18(0) => data18(18),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_913
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data18(0) => data18(19),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_914
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data18(0) => data18(1),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_915
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data18(0) => data18(20),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_916
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data18(0) => data18(21),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_917
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data18(0) => data18(22),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_918
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data18(0) => data18(23),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_919
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data18(0) => data18(24),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_920
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data18(0) => data18(25),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_921
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data18(0) => data18(26),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_922
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data18(0) => data18(27),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_923
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data18(0) => data18(28),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_924
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data18(0) => data18(29),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_925
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data18(0) => data18(2),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_926
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data18(0) => data18(30),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_927
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data18(0) => data18(31),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_928
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data18(0) => data18(3),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_929
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data18(0) => data18(4),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_930
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data18(0) => data18(5),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_931
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data18(0) => data18(6),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_932
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data18(0) => data18(7),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_933
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data18(0) => data18(8),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_934
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data18(0) => data18(9),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_13 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_13 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_13;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_13 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_871
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data17(0) => data17(0),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_872
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data17(0) => data17(10),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_873
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data17(0) => data17(11),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_874
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data17(0) => data17(12),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_875
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data17(0) => data17(13),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_876
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data17(0) => data17(14),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_877
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data17(0) => data17(15),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_878
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data17(0) => data17(16),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_879
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data17(0) => data17(17),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_880
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data17(0) => data17(18),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_881
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data17(0) => data17(19),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_882
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data17(0) => data17(1),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_883
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data17(0) => data17(20),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_884
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data17(0) => data17(21),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_885
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data17(0) => data17(22),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_886
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data17(0) => data17(23),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_887
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data17(0) => data17(24),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_888
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data17(0) => data17(25),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_889
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data17(0) => data17(26),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_890
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data17(0) => data17(27),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_891
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data17(0) => data17(28),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_892
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data17(0) => data17(29),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_893
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data17(0) => data17(2),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_894
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data17(0) => data17(30),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_895
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data17(0) => data17(31),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_896
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data17(0) => data17(3),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_897
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data17(0) => data17(4),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_898
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data17(0) => data17(5),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_899
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data17(0) => data17(6),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_900
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data17(0) => data17(7),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_901
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data17(0) => data17(8),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_902
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data17(0) => data17(9),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_14 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg_i_4__15\ : in STD_LOGIC;
    \q_reg_i_4__15_0\ : in STD_LOGIC;
    \q_reg_i_4__31\ : in STD_LOGIC;
    \q_reg_i_4__31_0\ : in STD_LOGIC;
    \q_reg_i_4__41\ : in STD_LOGIC;
    \q_reg_i_4__42\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_14 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_14;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_14 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_839
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data17(0) => data17(0),
      data18(0) => data18(0),
      data19(0) => data19(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      \q_reg_i_4__31\ => \q_reg_i_4__31\,
      \q_reg_i_4__31_0\ => \q_reg_i_4__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_840
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data17(0) => data17(10),
      data18(0) => data18(10),
      data19(0) => data19(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      \q_reg_i_4__41\ => \q_reg_i_4__31\,
      \q_reg_i_4__41_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_841
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data17(0) => data17(11),
      data18(0) => data18(11),
      data19(0) => data19(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      \q_reg_i_4__42\ => \q_reg_i_4__42\,
      \q_reg_i_4__42_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_842
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data17(0) => data17(12),
      data18(0) => data18(12),
      data19(0) => data19(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      \q_reg_i_4__43\ => \q_reg_i_4__42\,
      \q_reg_i_4__43_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_843
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data17(0) => data17(13),
      data18(0) => data18(13),
      data19(0) => data19(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      \q_reg_i_4__44\ => \q_reg_i_4__42\,
      \q_reg_i_4__44_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_844
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data17(0) => data17(14),
      data18(0) => data18(14),
      data19(0) => data19(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      \q_reg_i_4__45\ => \q_reg_i_4__42\,
      \q_reg_i_4__45_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_845
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data17(0) => data17(15),
      data18(0) => data18(15),
      data19(0) => data19(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      \q_reg_i_4__46\ => \q_reg_i_4__42\,
      \q_reg_i_4__46_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_846
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data17(0) => data17(16),
      data18(0) => data18(16),
      data19(0) => data19(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      \q_reg_i_4__15\ => \q_reg_i_4__15\,
      \q_reg_i_4__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__47\ => \q_reg_i_4__42\,
      \q_reg_i_4__47_0\ => \q_reg_i_4__41\,
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_847
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data17(0) => data17(17),
      data18(0) => data18(17),
      data19(0) => data19(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      \q_reg_i_4__16\ => \q_reg_i_4__15\,
      \q_reg_i_4__16_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__48\ => \q_reg_i_4__42\,
      \q_reg_i_4__48_0\ => \q_reg_i_4__41\,
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_848
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data17(0) => data17(18),
      data18(0) => data18(18),
      data19(0) => data19(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      \q_reg_i_4__17\ => \q_reg_i_4__15\,
      \q_reg_i_4__17_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__49\ => \q_reg_i_4__42\,
      r2(0) => r2(0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_849
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data17(0) => data17(19),
      data18(0) => data18(19),
      data19(0) => data19(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      \q_reg_i_4__18\ => \q_reg_i_4__15\,
      \q_reg_i_4__18_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__50\ => \q_reg_i_4__42\,
      r2(0) => r2(0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_850
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data17(0) => data17(1),
      data18(0) => data18(1),
      data19(0) => data19(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      \q_reg_i_4__32\ => \q_reg_i_4__31\,
      \q_reg_i_4__32_0\ => \q_reg_i_4__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_851
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data17(0) => data17(20),
      data18(0) => data18(20),
      data19(0) => data19(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      \q_reg_i_4__19\ => \q_reg_i_4__15\,
      \q_reg_i_4__19_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__51\ => \q_reg_i_4__42\,
      r2(0) => r2(0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_852
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data17(0) => data17(21),
      data18(0) => data18(21),
      data19(0) => data19(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      \q_reg_i_4__20\ => \q_reg_i_4__15\,
      \q_reg_i_4__20_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__52\ => \q_reg_i_4__42\,
      r2(0) => r2(0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_853
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data17(0) => data17(22),
      data18(0) => data18(22),
      data19(0) => data19(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      \q_reg_i_4__21\ => \q_reg_i_4__15\,
      \q_reg_i_4__21_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_854
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data17(0) => data17(23),
      data18(0) => data18(23),
      data19(0) => data19(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      \q_reg_i_4__22\ => \q_reg_i_4__15\,
      \q_reg_i_4__22_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_855
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data17(0) => data17(24),
      data18(0) => data18(24),
      data19(0) => data19(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      \q_reg_i_4__23\ => \q_reg_i_4__15\,
      \q_reg_i_4__23_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_856
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data17(0) => data17(25),
      data18(0) => data18(25),
      data19(0) => data19(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      \q_reg_i_4__24\ => \q_reg_i_4__15\,
      \q_reg_i_4__24_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_857
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data17(0) => data17(26),
      data18(0) => data18(26),
      data19(0) => data19(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      \q_reg_i_4__25\ => \q_reg_i_4__15\,
      \q_reg_i_4__25_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_858
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data17(0) => data17(27),
      data18(0) => data18(27),
      data19(0) => data19(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      \q_reg_i_4__26\ => \q_reg_i_4__15\,
      \q_reg_i_4__26_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_859
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data17(0) => data17(28),
      data18(0) => data18(28),
      data19(0) => data19(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      \q_reg_i_4__27\ => \q_reg_i_4__15\,
      \q_reg_i_4__27_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_860
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data17(0) => data17(29),
      data18(0) => data18(29),
      data19(0) => data19(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      \q_reg_i_4__28\ => \q_reg_i_4__15\,
      \q_reg_i_4__28_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_861
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data17(0) => data17(2),
      data18(0) => data18(2),
      data19(0) => data19(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      \q_reg_i_4__33\ => \q_reg_i_4__31\,
      \q_reg_i_4__33_0\ => \q_reg_i_4__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_862
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data17(0) => data17(30),
      data18(0) => data18(30),
      data19(0) => data19(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      \q_reg_i_4__29\ => \q_reg_i_4__15\,
      \q_reg_i_4__29_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_863
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data17(0) => data17(31),
      data18(0) => data18(31),
      data19(0) => data19(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      \q_reg_i_4__30\ => \q_reg_i_4__15\,
      \q_reg_i_4__30_0\ => \q_reg_i_4__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_864
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data17(0) => data17(3),
      data18(0) => data18(3),
      data19(0) => data19(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      \q_reg_i_4__34\ => \q_reg_i_4__31\,
      \q_reg_i_4__34_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_865
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data17(0) => data17(4),
      data18(0) => data18(4),
      data19(0) => data19(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      \q_reg_i_4__35\ => \q_reg_i_4__31\,
      \q_reg_i_4__35_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_866
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data17(0) => data17(5),
      data18(0) => data18(5),
      data19(0) => data19(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      \q_reg_i_4__36\ => \q_reg_i_4__31\,
      \q_reg_i_4__36_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_867
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data17(0) => data17(6),
      data18(0) => data18(6),
      data19(0) => data19(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      \q_reg_i_4__37\ => \q_reg_i_4__31\,
      \q_reg_i_4__37_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_868
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data17(0) => data17(7),
      data18(0) => data18(7),
      data19(0) => data19(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      \q_reg_i_4__38\ => \q_reg_i_4__31\,
      \q_reg_i_4__38_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_869
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data17(0) => data17(8),
      data18(0) => data18(8),
      data19(0) => data19(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      \q_reg_i_4__39\ => \q_reg_i_4__31\,
      \q_reg_i_4__39_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_870
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data17(0) => data17(9),
      data18(0) => data18(9),
      data19(0) => data19(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      \q_reg_i_4__40\ => \q_reg_i_4__31\,
      \q_reg_i_4__40_0\ => \q_reg_i_4__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_15 is
  port (
    data15 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_15 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_15;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_15 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_807
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data15(0) => data15(0),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_808
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data15(0) => data15(10),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_809
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data15(0) => data15(11),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_810
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data15(0) => data15(12),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_811
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data15(0) => data15(13),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_812
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data15(0) => data15(14),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_813
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data15(0) => data15(15),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_814
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data15(0) => data15(16),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_815
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data15(0) => data15(17),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_816
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data15(0) => data15(18),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_817
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data15(0) => data15(19),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_818
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data15(0) => data15(1),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_819
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data15(0) => data15(20),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_820
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data15(0) => data15(21),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_821
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data15(0) => data15(22),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_822
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data15(0) => data15(23),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_823
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data15(0) => data15(24),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_824
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data15(0) => data15(25),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_825
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data15(0) => data15(26),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_826
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data15(0) => data15(27),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_827
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data15(0) => data15(28),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_828
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data15(0) => data15(29),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_829
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data15(0) => data15(2),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_830
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data15(0) => data15(30),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_831
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data15(0) => data15(31),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_832
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data15(0) => data15(3),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_833
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data15(0) => data15(4),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_834
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data15(0) => data15(5),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_835
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data15(0) => data15(6),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_836
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data15(0) => data15(7),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_837
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data15(0) => data15(8),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_838
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data15(0) => data15(9),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_16 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_16 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_16;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_16 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_775
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data14(0) => data14(0),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_776
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data14(0) => data14(10),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_777
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data14(0) => data14(11),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_778
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data14(0) => data14(12),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_779
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data14(0) => data14(13),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_780
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data14(0) => data14(14),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_781
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data14(0) => data14(15),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_782
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data14(0) => data14(16),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_783
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data14(0) => data14(17),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_784
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data14(0) => data14(18),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_785
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data14(0) => data14(19),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_786
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data14(0) => data14(1),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_787
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data14(0) => data14(20),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_788
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data14(0) => data14(21),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_789
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data14(0) => data14(22),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_790
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data14(0) => data14(23),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_791
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data14(0) => data14(24),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_792
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data14(0) => data14(25),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_793
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data14(0) => data14(26),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_794
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data14(0) => data14(27),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_795
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data14(0) => data14(28),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_796
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data14(0) => data14(29),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_797
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data14(0) => data14(2),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_798
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data14(0) => data14(30),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_799
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data14(0) => data14(31),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_800
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data14(0) => data14(3),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_801
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data14(0) => data14(4),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_802
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data14(0) => data14(5),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_803
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data14(0) => data14(6),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_804
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data14(0) => data14(7),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_805
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data14(0) => data14(8),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_806
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data14(0) => data14(9),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_17 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_17 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_17;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_17 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_743
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data13(0) => data13(0),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_744
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data13(0) => data13(10),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_745
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data13(0) => data13(11),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_746
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data13(0) => data13(12),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_747
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data13(0) => data13(13),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_748
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data13(0) => data13(14),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_749
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data13(0) => data13(15),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_750
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data13(0) => data13(16),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_751
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data13(0) => data13(17),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_752
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data13(0) => data13(18),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_753
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data13(0) => data13(19),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_754
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data13(0) => data13(1),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_755
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data13(0) => data13(20),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_756
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data13(0) => data13(21),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_757
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data13(0) => data13(22),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_758
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data13(0) => data13(23),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_759
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data13(0) => data13(24),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_760
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data13(0) => data13(25),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_761
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data13(0) => data13(26),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_762
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data13(0) => data13(27),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_763
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data13(0) => data13(28),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_764
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data13(0) => data13(29),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_765
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data13(0) => data13(2),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_766
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data13(0) => data13(30),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_767
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data13(0) => data13(31),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_768
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data13(0) => data13(3),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_769
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data13(0) => data13(4),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_770
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data13(0) => data13(5),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_771
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data13(0) => data13(6),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_772
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data13(0) => data13(7),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_773
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data13(0) => data13(8),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_774
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data13(0) => data13(9),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_18 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_63 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_64 : in STD_LOGIC;
    q_reg_65 : in STD_LOGIC;
    q_reg_66 : in STD_LOGIC;
    q_reg_67 : in STD_LOGIC;
    q_reg_68 : in STD_LOGIC;
    q_reg_69 : in STD_LOGIC;
    q_reg_70 : in STD_LOGIC;
    q_reg_71 : in STD_LOGIC;
    q_reg_72 : in STD_LOGIC;
    q_reg_73 : in STD_LOGIC;
    q_reg_74 : in STD_LOGIC;
    q_reg_75 : in STD_LOGIC;
    q_reg_76 : in STD_LOGIC;
    q_reg_77 : in STD_LOGIC;
    q_reg_78 : in STD_LOGIC;
    q_reg_79 : in STD_LOGIC;
    \q_reg_i_3__15\ : in STD_LOGIC;
    \q_reg_i_3__15_0\ : in STD_LOGIC;
    q_reg_80 : in STD_LOGIC;
    q_reg_81 : in STD_LOGIC;
    q_reg_82 : in STD_LOGIC;
    q_reg_83 : in STD_LOGIC;
    q_reg_84 : in STD_LOGIC;
    q_reg_85 : in STD_LOGIC;
    q_reg_86 : in STD_LOGIC;
    q_reg_87 : in STD_LOGIC;
    q_reg_88 : in STD_LOGIC;
    q_reg_89 : in STD_LOGIC;
    q_reg_90 : in STD_LOGIC;
    q_reg_91 : in STD_LOGIC;
    q_reg_92 : in STD_LOGIC;
    q_reg_93 : in STD_LOGIC;
    q_reg_94 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_95 : in STD_LOGIC;
    \q_reg_i_3__31\ : in STD_LOGIC;
    \q_reg_i_3__31_0\ : in STD_LOGIC;
    q_reg_96 : in STD_LOGIC;
    q_reg_97 : in STD_LOGIC;
    q_reg_98 : in STD_LOGIC;
    q_reg_99 : in STD_LOGIC;
    \q_reg_i_3__41\ : in STD_LOGIC;
    q_reg_100 : in STD_LOGIC;
    q_reg_101 : in STD_LOGIC;
    q_reg_102 : in STD_LOGIC;
    q_reg_103 : in STD_LOGIC;
    q_reg_104 : in STD_LOGIC;
    q_reg_105 : in STD_LOGIC;
    q_reg_106 : in STD_LOGIC;
    \q_reg_i_3__42\ : in STD_LOGIC;
    q_reg_107 : in STD_LOGIC;
    q_reg_108 : in STD_LOGIC;
    q_reg_109 : in STD_LOGIC;
    q_reg_110 : in STD_LOGIC;
    q_reg_111 : in STD_LOGIC;
    q_reg_112 : in STD_LOGIC;
    q_reg_113 : in STD_LOGIC;
    q_reg_114 : in STD_LOGIC;
    q_reg_115 : in STD_LOGIC;
    q_reg_116 : in STD_LOGIC;
    q_reg_117 : in STD_LOGIC;
    q_reg_118 : in STD_LOGIC;
    q_reg_119 : in STD_LOGIC;
    q_reg_120 : in STD_LOGIC;
    q_reg_121 : in STD_LOGIC;
    q_reg_122 : in STD_LOGIC;
    q_reg_123 : in STD_LOGIC;
    q_reg_124 : in STD_LOGIC;
    q_reg_125 : in STD_LOGIC;
    q_reg_126 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_18 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_18;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_18 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_711
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data13(0) => data13(0),
      data14(0) => data14(0),
      data15(0) => data15(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      q_reg_2 => q_reg_63,
      q_reg_3 => q_reg_95,
      \q_reg_i_3__31_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__31_1\ => \q_reg_i_3__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_712
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data13(0) => data13(10),
      data14(0) => data14(10),
      data15(0) => data15(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      q_reg_2 => q_reg_73,
      q_reg_3 => q_reg_105,
      \q_reg_i_3__41_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__41_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_713
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data13(0) => data13(11),
      data14(0) => data14(11),
      data15(0) => data15(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      q_reg_2 => q_reg_74,
      q_reg_3 => q_reg_106,
      \q_reg_i_3__42_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__42_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_714
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data13(0) => data13(12),
      data14(0) => data14(12),
      data15(0) => data15(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      q_reg_2 => q_reg_75,
      q_reg_3 => q_reg_107,
      \q_reg_i_3__43_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__43_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_715
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data13(0) => data13(13),
      data14(0) => data14(13),
      data15(0) => data15(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      q_reg_2 => q_reg_76,
      q_reg_3 => q_reg_108,
      \q_reg_i_3__44_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__44_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_716
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data13(0) => data13(14),
      data14(0) => data14(14),
      data15(0) => data15(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      q_reg_2 => q_reg_77,
      q_reg_3 => q_reg_109,
      \q_reg_i_3__45_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__45_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_717
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data13(0) => data13(15),
      data14(0) => data14(15),
      data15(0) => data15(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      q_reg_2 => q_reg_78,
      q_reg_3 => q_reg_110,
      \q_reg_i_3__46_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__46_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_718
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data13(0) => data13(16),
      data14(0) => data14(16),
      data15(0) => data15(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      q_reg_2 => q_reg_79,
      q_reg_3 => q_reg_111,
      \q_reg_i_3__15_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__15_1\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__47_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__47_1\ => \q_reg_i_3__41\,
      r1(0) => r1(2),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_719
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data13(0) => data13(17),
      data14(0) => data14(17),
      data15(0) => data15(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      q_reg_2 => q_reg_80,
      q_reg_3 => q_reg_112,
      \q_reg_i_3__16_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__16_1\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__48_0\ => \q_reg_i_3__42\,
      \q_reg_i_3__48_1\ => \q_reg_i_3__41\,
      r1(0) => r1(2),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_720
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data13(0) => data13(18),
      data14(0) => data14(18),
      data15(0) => data15(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      q_reg_2 => q_reg_81,
      q_reg_3 => q_reg_113,
      \q_reg_i_3__17_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__17_1\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__49_0\ => \q_reg_i_3__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_721
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data13(0) => data13(19),
      data14(0) => data14(19),
      data15(0) => data15(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      q_reg_2 => q_reg_82,
      q_reg_3 => q_reg_114,
      \q_reg_i_3__18_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__18_1\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__50_0\ => \q_reg_i_3__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_722
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data13(0) => data13(1),
      data14(0) => data14(1),
      data15(0) => data15(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      q_reg_2 => q_reg_64,
      q_reg_3 => q_reg_96,
      \q_reg_i_3__32_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__32_1\ => \q_reg_i_3__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_723
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data13(0) => data13(20),
      data14(0) => data14(20),
      data15(0) => data15(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      q_reg_2 => q_reg_83,
      q_reg_3 => q_reg_115,
      \q_reg_i_3__19_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__19_1\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__51_0\ => \q_reg_i_3__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_724
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data13(0) => data13(21),
      data14(0) => data14(21),
      data15(0) => data15(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      q_reg_2 => q_reg_84,
      q_reg_3 => q_reg_116,
      \q_reg_i_3__20_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__20_1\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__52_0\ => \q_reg_i_3__42\,
      r1(0) => r1(2),
      r2(1) => r2(2),
      r2(0) => r2(0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_725
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data13(0) => data13(22),
      data14(0) => data14(22),
      data15(0) => data15(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      q_reg_2 => q_reg_85,
      q_reg_3 => q_reg_117,
      \q_reg_i_3__21_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__21_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_726
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data13(0) => data13(23),
      data14(0) => data14(23),
      data15(0) => data15(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      q_reg_2 => q_reg_86,
      q_reg_3 => q_reg_118,
      \q_reg_i_3__22_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__22_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_727
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data13(0) => data13(24),
      data14(0) => data14(24),
      data15(0) => data15(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      q_reg_2 => q_reg_87,
      q_reg_3 => q_reg_119,
      \q_reg_i_3__23_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__23_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_728
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data13(0) => data13(25),
      data14(0) => data14(25),
      data15(0) => data15(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      q_reg_2 => q_reg_88,
      q_reg_3 => q_reg_120,
      \q_reg_i_3__24_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__24_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_729
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data13(0) => data13(26),
      data14(0) => data14(26),
      data15(0) => data15(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      q_reg_2 => q_reg_89,
      q_reg_3 => q_reg_121,
      \q_reg_i_3__25_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__25_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_730
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data13(0) => data13(27),
      data14(0) => data14(27),
      data15(0) => data15(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      q_reg_2 => q_reg_90,
      q_reg_3 => q_reg_122,
      \q_reg_i_3__26_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__26_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_731
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data13(0) => data13(28),
      data14(0) => data14(28),
      data15(0) => data15(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      q_reg_2 => q_reg_91,
      q_reg_3 => q_reg_123,
      \q_reg_i_3__27_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__27_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_732
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data13(0) => data13(29),
      data14(0) => data14(29),
      data15(0) => data15(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      q_reg_2 => q_reg_92,
      q_reg_3 => q_reg_124,
      \q_reg_i_3__28_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__28_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_733
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data13(0) => data13(2),
      data14(0) => data14(2),
      data15(0) => data15(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      q_reg_2 => q_reg_65,
      q_reg_3 => q_reg_97,
      \q_reg_i_3__33_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__33_1\ => \q_reg_i_3__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_734
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data13(0) => data13(30),
      data14(0) => data14(30),
      data15(0) => data15(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      q_reg_2 => q_reg_93,
      q_reg_3 => q_reg_125,
      \q_reg_i_3__29_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__29_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_735
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data13(0) => data13(31),
      data14(0) => data14(31),
      data15(0) => data15(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      q_reg_2 => q_reg_94,
      q_reg_3 => q_reg_126,
      \q_reg_i_3__30_0\ => \q_reg_i_3__15\,
      \q_reg_i_3__30_1\ => \q_reg_i_3__15_0\,
      r1(0) => r1(2),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_736
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data13(0) => data13(3),
      data14(0) => data14(3),
      data15(0) => data15(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      q_reg_2 => q_reg_66,
      q_reg_3 => q_reg_98,
      \q_reg_i_3__34_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__34_1\ => \q_reg_i_3__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_737
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data13(0) => data13(4),
      data14(0) => data14(4),
      data15(0) => data15(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      q_reg_2 => q_reg_67,
      q_reg_3 => q_reg_99,
      \q_reg_i_3__35_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__35_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_738
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data13(0) => data13(5),
      data14(0) => data14(5),
      data15(0) => data15(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      q_reg_2 => q_reg_68,
      q_reg_3 => q_reg_100,
      \q_reg_i_3__36_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__36_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_739
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data13(0) => data13(6),
      data14(0) => data14(6),
      data15(0) => data15(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      q_reg_2 => q_reg_69,
      q_reg_3 => q_reg_101,
      \q_reg_i_3__37_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__37_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_740
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data13(0) => data13(7),
      data14(0) => data14(7),
      data15(0) => data15(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      q_reg_2 => q_reg_70,
      q_reg_3 => q_reg_102,
      \q_reg_i_3__38_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__38_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_741
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data13(0) => data13(8),
      data14(0) => data14(8),
      data15(0) => data15(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      q_reg_2 => q_reg_71,
      q_reg_3 => q_reg_103,
      \q_reg_i_3__39_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__39_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_742
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data13(0) => data13(9),
      data14(0) => data14(9),
      data15(0) => data15(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      q_reg_2 => q_reg_72,
      q_reg_3 => q_reg_104,
      \q_reg_i_3__40_0\ => \q_reg_i_3__31\,
      \q_reg_i_3__40_1\ => \q_reg_i_3__41\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(2),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_19 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_19 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_19;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_19 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_679
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data30(0) => data30(0),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_680
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data30(0) => data30(10),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_681
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data30(0) => data30(11),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_682
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data30(0) => data30(12),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_683
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data30(0) => data30(13),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_684
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data30(0) => data30(14),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_685
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data30(0) => data30(15),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_686
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data30(0) => data30(16),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_687
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data30(0) => data30(17),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_688
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data30(0) => data30(18),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_689
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data30(0) => data30(19),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_690
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data30(0) => data30(1),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_691
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data30(0) => data30(20),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_692
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data30(0) => data30(21),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_693
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data30(0) => data30(22),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_694
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data30(0) => data30(23),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_695
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data30(0) => data30(24),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_696
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data30(0) => data30(25),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_697
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data30(0) => data30(26),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_698
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data30(0) => data30(27),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_699
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data30(0) => data30(28),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_700
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data30(0) => data30(29),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_701
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data30(0) => data30(2),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_702
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data30(0) => data30(30),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_703
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data30(0) => data30(31),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_704
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data30(0) => data30(3),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_705
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data30(0) => data30(4),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_706
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data30(0) => data30(5),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_707
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data30(0) => data30(6),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_708
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data30(0) => data30(7),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_709
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data30(0) => data30(8),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_710
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data30(0) => data30(9),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_2 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    WrLOW : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_2 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_2;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_2 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1357
     port map (
      Clock => Clock,
      R(0) => R(0),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1358
     port map (
      Clock => Clock,
      R(0) => R(10),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_9
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1359
     port map (
      Clock => Clock,
      R(0) => R(11),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_10
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1360
     port map (
      Clock => Clock,
      R(0) => R(12),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_11
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1361
     port map (
      Clock => Clock,
      R(0) => R(13),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_12
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1362
     port map (
      Clock => Clock,
      R(0) => R(14),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_13
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1363
     port map (
      Clock => Clock,
      R(0) => R(15),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_14
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1364
     port map (
      Clock => Clock,
      R(0) => R(16),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_15
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1365
     port map (
      Clock => Clock,
      R(0) => R(17),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_16
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1366
     port map (
      Clock => Clock,
      R(0) => R(18),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_17
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1367
     port map (
      Clock => Clock,
      R(0) => R(19),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_18
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1368
     port map (
      Clock => Clock,
      R(0) => R(1),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_0
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1369
     port map (
      Clock => Clock,
      R(0) => R(20),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_19
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1370
     port map (
      Clock => Clock,
      R(0) => R(21),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_20
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1371
     port map (
      Clock => Clock,
      R(0) => R(22),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_21
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1372
     port map (
      Clock => Clock,
      R(0) => R(23),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_22
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1373
     port map (
      Clock => Clock,
      R(0) => R(24),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_23
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1374
     port map (
      Clock => Clock,
      R(0) => R(25),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_24
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1375
     port map (
      Clock => Clock,
      R(0) => R(26),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_25
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1376
     port map (
      Clock => Clock,
      R(0) => R(27),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_26
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1377
     port map (
      Clock => Clock,
      R(0) => R(28),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_27
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1378
     port map (
      Clock => Clock,
      R(0) => R(29),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_28
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1379
     port map (
      Clock => Clock,
      R(0) => R(2),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_1
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1380
     port map (
      Clock => Clock,
      R(0) => R(30),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_29
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1381
     port map (
      Clock => Clock,
      R(0) => R(31),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_30
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1382
     port map (
      Clock => Clock,
      R(0) => R(3),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_2
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1383
     port map (
      Clock => Clock,
      R(0) => R(4),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_3
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1384
     port map (
      Clock => Clock,
      R(0) => R(5),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_4
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1385
     port map (
      Clock => Clock,
      R(0) => R(6),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_5
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1386
     port map (
      Clock => Clock,
      R(0) => R(7),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_6
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1387
     port map (
      Clock => Clock,
      R(0) => R(8),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_7
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1388
     port map (
      Clock => Clock,
      R(0) => R(9),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg_0 => q_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_20 is
  port (
    data11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_20 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_20;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_20 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_647
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data11(0) => data11(0),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_648
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data11(0) => data11(10),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_649
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data11(0) => data11(11),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_650
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data11(0) => data11(12),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_651
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data11(0) => data11(13),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_652
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data11(0) => data11(14),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_653
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data11(0) => data11(15),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_654
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data11(0) => data11(16),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_655
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data11(0) => data11(17),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_656
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data11(0) => data11(18),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_657
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data11(0) => data11(19),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_658
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data11(0) => data11(1),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_659
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data11(0) => data11(20),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_660
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data11(0) => data11(21),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_661
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data11(0) => data11(22),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_662
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data11(0) => data11(23),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_663
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data11(0) => data11(24),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_664
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data11(0) => data11(25),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_665
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data11(0) => data11(26),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_666
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data11(0) => data11(27),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_667
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data11(0) => data11(28),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_668
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data11(0) => data11(29),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_669
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data11(0) => data11(2),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_670
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data11(0) => data11(30),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_671
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data11(0) => data11(31),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_672
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data11(0) => data11(3),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_673
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data11(0) => data11(4),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_674
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data11(0) => data11(5),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_675
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data11(0) => data11(6),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_676
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data11(0) => data11(7),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_677
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data11(0) => data11(8),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_678
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data11(0) => data11(9),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_21 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_21 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_21;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_21 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_615
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data10(0) => data10(0),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_616
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data10(0) => data10(10),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_617
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data10(0) => data10(11),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_618
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data10(0) => data10(12),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_619
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data10(0) => data10(13),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_620
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data10(0) => data10(14),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_621
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data10(0) => data10(15),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_622
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data10(0) => data10(16),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_623
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data10(0) => data10(17),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_624
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data10(0) => data10(18),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_625
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data10(0) => data10(19),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_626
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data10(0) => data10(1),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_627
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data10(0) => data10(20),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_628
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data10(0) => data10(21),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_629
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data10(0) => data10(22),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_630
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data10(0) => data10(23),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_631
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data10(0) => data10(24),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_632
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data10(0) => data10(25),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_633
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data10(0) => data10(26),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_634
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data10(0) => data10(27),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_635
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data10(0) => data10(28),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_636
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data10(0) => data10(29),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_637
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data10(0) => data10(2),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_638
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data10(0) => data10(30),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_639
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data10(0) => data10(31),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_640
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data10(0) => data10(3),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_641
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data10(0) => data10(4),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_642
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data10(0) => data10(5),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_643
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data10(0) => data10(6),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_644
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data10(0) => data10(7),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_645
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data10(0) => data10(8),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_646
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data10(0) => data10(9),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_22 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_22 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_22;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_22 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_583
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data9(0) => data9(0),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_584
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data9(0) => data9(10),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_585
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data9(0) => data9(11),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_586
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data9(0) => data9(12),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_587
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data9(0) => data9(13),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_588
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data9(0) => data9(14),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_589
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data9(0) => data9(15),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_590
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data9(0) => data9(16),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_591
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data9(0) => data9(17),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_592
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data9(0) => data9(18),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_593
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data9(0) => data9(19),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_594
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data9(0) => data9(1),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_595
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data9(0) => data9(20),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_596
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data9(0) => data9(21),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_597
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data9(0) => data9(22),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_598
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data9(0) => data9(23),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_599
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data9(0) => data9(24),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_600
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data9(0) => data9(25),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_601
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data9(0) => data9(26),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_602
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data9(0) => data9(27),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_603
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data9(0) => data9(28),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_604
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data9(0) => data9(29),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_605
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data9(0) => data9(2),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_606
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data9(0) => data9(30),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_607
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data9(0) => data9(31),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_608
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data9(0) => data9(3),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_609
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data9(0) => data9(4),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_610
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data9(0) => data9(5),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_611
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data9(0) => data9(6),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_612
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data9(0) => data9(7),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_613
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data9(0) => data9(8),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_614
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data9(0) => data9(9),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_23 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg_i_3__15\ : in STD_LOGIC;
    \q_reg_i_3__15_0\ : in STD_LOGIC;
    \q_reg_i_3__31\ : in STD_LOGIC;
    \q_reg_i_3__31_0\ : in STD_LOGIC;
    \q_reg_i_3__41\ : in STD_LOGIC;
    \q_reg_i_3__42\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_23 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_23;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_23 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_551
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data10(0) => data10(0),
      data11(0) => data11(0),
      data9(0) => data9(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      \q_reg_i_3__31\ => \q_reg_i_3__31\,
      \q_reg_i_3__31_0\ => \q_reg_i_3__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_552
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data10(0) => data10(10),
      data11(0) => data11(10),
      data9(0) => data9(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      \q_reg_i_3__41\ => \q_reg_i_3__31\,
      \q_reg_i_3__41_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_553
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data10(0) => data10(11),
      data11(0) => data11(11),
      data9(0) => data9(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      \q_reg_i_3__42\ => \q_reg_i_3__42\,
      \q_reg_i_3__42_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_554
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data10(0) => data10(12),
      data11(0) => data11(12),
      data9(0) => data9(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      \q_reg_i_3__43\ => \q_reg_i_3__42\,
      \q_reg_i_3__43_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_555
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data10(0) => data10(13),
      data11(0) => data11(13),
      data9(0) => data9(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      \q_reg_i_3__44\ => \q_reg_i_3__42\,
      \q_reg_i_3__44_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_556
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data10(0) => data10(14),
      data11(0) => data11(14),
      data9(0) => data9(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      \q_reg_i_3__45\ => \q_reg_i_3__42\,
      \q_reg_i_3__45_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_557
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data10(0) => data10(15),
      data11(0) => data11(15),
      data9(0) => data9(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      \q_reg_i_3__46\ => \q_reg_i_3__42\,
      \q_reg_i_3__46_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_558
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data10(0) => data10(16),
      data11(0) => data11(16),
      data9(0) => data9(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      \q_reg_i_3__15\ => \q_reg_i_3__15\,
      \q_reg_i_3__15_0\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__47\ => \q_reg_i_3__42\,
      \q_reg_i_3__47_0\ => \q_reg_i_3__41\,
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_559
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data10(0) => data10(17),
      data11(0) => data11(17),
      data9(0) => data9(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      \q_reg_i_3__16\ => \q_reg_i_3__15\,
      \q_reg_i_3__16_0\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__48\ => \q_reg_i_3__42\,
      \q_reg_i_3__48_0\ => \q_reg_i_3__41\,
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_560
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data10(0) => data10(18),
      data11(0) => data11(18),
      data9(0) => data9(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      \q_reg_i_3__17\ => \q_reg_i_3__15\,
      \q_reg_i_3__17_0\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__49\ => \q_reg_i_3__42\,
      r2(0) => r2(0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_561
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data10(0) => data10(19),
      data11(0) => data11(19),
      data9(0) => data9(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      \q_reg_i_3__18\ => \q_reg_i_3__15\,
      \q_reg_i_3__18_0\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__50\ => \q_reg_i_3__42\,
      r2(0) => r2(0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_562
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data10(0) => data10(1),
      data11(0) => data11(1),
      data9(0) => data9(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      \q_reg_i_3__32\ => \q_reg_i_3__31\,
      \q_reg_i_3__32_0\ => \q_reg_i_3__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_563
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data10(0) => data10(20),
      data11(0) => data11(20),
      data9(0) => data9(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      \q_reg_i_3__19\ => \q_reg_i_3__15\,
      \q_reg_i_3__19_0\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__51\ => \q_reg_i_3__42\,
      r2(0) => r2(0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_564
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data10(0) => data10(21),
      data11(0) => data11(21),
      data9(0) => data9(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      \q_reg_i_3__20\ => \q_reg_i_3__15\,
      \q_reg_i_3__20_0\ => \q_reg_i_3__15_0\,
      \q_reg_i_3__52\ => \q_reg_i_3__42\,
      r2(0) => r2(0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_565
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data10(0) => data10(22),
      data11(0) => data11(22),
      data9(0) => data9(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      \q_reg_i_3__21\ => \q_reg_i_3__15\,
      \q_reg_i_3__21_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_566
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data10(0) => data10(23),
      data11(0) => data11(23),
      data9(0) => data9(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      \q_reg_i_3__22\ => \q_reg_i_3__15\,
      \q_reg_i_3__22_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_567
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data10(0) => data10(24),
      data11(0) => data11(24),
      data9(0) => data9(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      \q_reg_i_3__23\ => \q_reg_i_3__15\,
      \q_reg_i_3__23_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_568
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data10(0) => data10(25),
      data11(0) => data11(25),
      data9(0) => data9(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      \q_reg_i_3__24\ => \q_reg_i_3__15\,
      \q_reg_i_3__24_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_569
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data10(0) => data10(26),
      data11(0) => data11(26),
      data9(0) => data9(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      \q_reg_i_3__25\ => \q_reg_i_3__15\,
      \q_reg_i_3__25_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_570
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data10(0) => data10(27),
      data11(0) => data11(27),
      data9(0) => data9(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      \q_reg_i_3__26\ => \q_reg_i_3__15\,
      \q_reg_i_3__26_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_571
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data10(0) => data10(28),
      data11(0) => data11(28),
      data9(0) => data9(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      \q_reg_i_3__27\ => \q_reg_i_3__15\,
      \q_reg_i_3__27_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_572
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data10(0) => data10(29),
      data11(0) => data11(29),
      data9(0) => data9(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      \q_reg_i_3__28\ => \q_reg_i_3__15\,
      \q_reg_i_3__28_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_573
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data10(0) => data10(2),
      data11(0) => data11(2),
      data9(0) => data9(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      \q_reg_i_3__33\ => \q_reg_i_3__31\,
      \q_reg_i_3__33_0\ => \q_reg_i_3__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_574
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data10(0) => data10(30),
      data11(0) => data11(30),
      data9(0) => data9(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      \q_reg_i_3__29\ => \q_reg_i_3__15\,
      \q_reg_i_3__29_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_575
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data10(0) => data10(31),
      data11(0) => data11(31),
      data9(0) => data9(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      \q_reg_i_3__30\ => \q_reg_i_3__15\,
      \q_reg_i_3__30_0\ => \q_reg_i_3__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_576
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data10(0) => data10(3),
      data11(0) => data11(3),
      data9(0) => data9(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      \q_reg_i_3__34\ => \q_reg_i_3__31\,
      \q_reg_i_3__34_0\ => \q_reg_i_3__31_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_577
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data10(0) => data10(4),
      data11(0) => data11(4),
      data9(0) => data9(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      \q_reg_i_3__35\ => \q_reg_i_3__31\,
      \q_reg_i_3__35_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_578
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data10(0) => data10(5),
      data11(0) => data11(5),
      data9(0) => data9(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      \q_reg_i_3__36\ => \q_reg_i_3__31\,
      \q_reg_i_3__36_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_579
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data10(0) => data10(6),
      data11(0) => data11(6),
      data9(0) => data9(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      \q_reg_i_3__37\ => \q_reg_i_3__31\,
      \q_reg_i_3__37_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_580
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data10(0) => data10(7),
      data11(0) => data11(7),
      data9(0) => data9(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      \q_reg_i_3__38\ => \q_reg_i_3__31\,
      \q_reg_i_3__38_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_581
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data10(0) => data10(8),
      data11(0) => data11(8),
      data9(0) => data9(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      \q_reg_i_3__39\ => \q_reg_i_3__31\,
      \q_reg_i_3__39_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_582
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data10(0) => data10(9),
      data11(0) => data11(9),
      data9(0) => data9(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      \q_reg_i_3__40\ => \q_reg_i_3__31\,
      \q_reg_i_3__40_0\ => \q_reg_i_3__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_24 is
  port (
    data7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_24 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_24;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_24 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_519
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data7(0) => data7(0),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_520
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data7(0) => data7(10),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_521
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data7(0) => data7(11),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_522
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data7(0) => data7(12),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_523
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data7(0) => data7(13),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_524
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data7(0) => data7(14),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_525
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data7(0) => data7(15),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_526
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data7(0) => data7(16),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_527
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data7(0) => data7(17),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_528
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data7(0) => data7(18),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_529
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data7(0) => data7(19),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_530
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data7(0) => data7(1),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_531
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data7(0) => data7(20),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_532
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data7(0) => data7(21),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_533
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data7(0) => data7(22),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_534
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data7(0) => data7(23),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_535
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data7(0) => data7(24),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_536
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data7(0) => data7(25),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_537
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data7(0) => data7(26),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_538
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data7(0) => data7(27),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_539
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data7(0) => data7(28),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_540
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data7(0) => data7(29),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_541
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data7(0) => data7(2),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_542
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data7(0) => data7(30),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_543
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data7(0) => data7(31),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_544
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data7(0) => data7(3),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_545
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data7(0) => data7(4),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_546
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data7(0) => data7(5),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_547
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data7(0) => data7(6),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_548
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data7(0) => data7(7),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_549
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data7(0) => data7(8),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_550
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data7(0) => data7(9),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_25 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_25 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_25;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_25 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_487
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data6(0) => data6(0),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_488
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data6(0) => data6(10),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_489
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data6(0) => data6(11),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_490
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data6(0) => data6(12),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_491
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data6(0) => data6(13),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_492
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data6(0) => data6(14),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_493
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data6(0) => data6(15),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_494
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data6(0) => data6(16),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_495
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data6(0) => data6(17),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_496
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data6(0) => data6(18),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_497
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data6(0) => data6(19),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_498
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data6(0) => data6(1),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_499
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data6(0) => data6(20),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_500
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data6(0) => data6(21),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_501
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data6(0) => data6(22),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_502
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data6(0) => data6(23),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_503
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data6(0) => data6(24),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_504
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data6(0) => data6(25),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_505
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data6(0) => data6(26),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_506
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data6(0) => data6(27),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_507
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data6(0) => data6(28),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_508
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data6(0) => data6(29),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_509
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data6(0) => data6(2),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_510
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data6(0) => data6(30),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_511
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data6(0) => data6(31),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_512
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data6(0) => data6(3),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_513
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data6(0) => data6(4),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_514
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data6(0) => data6(5),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_515
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data6(0) => data6(6),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_516
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data6(0) => data6(7),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_517
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data6(0) => data6(8),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_518
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data6(0) => data6(9),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_26 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_26 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_26;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_26 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_455
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data5(0) => data5(0),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_456
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data5(0) => data5(10),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_457
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data5(0) => data5(11),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_458
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data5(0) => data5(12),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_459
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data5(0) => data5(13),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_460
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data5(0) => data5(14),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_461
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data5(0) => data5(15),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_462
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data5(0) => data5(16),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_463
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data5(0) => data5(17),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_464
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data5(0) => data5(18),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_465
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data5(0) => data5(19),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_466
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data5(0) => data5(1),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_467
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data5(0) => data5(20),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_468
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data5(0) => data5(21),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_469
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data5(0) => data5(22),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_470
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data5(0) => data5(23),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_471
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data5(0) => data5(24),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_472
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data5(0) => data5(25),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_473
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data5(0) => data5(26),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_474
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data5(0) => data5(27),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_475
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data5(0) => data5(28),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_476
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data5(0) => data5(29),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_477
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data5(0) => data5(2),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_478
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data5(0) => data5(30),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_479
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data5(0) => data5(31),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_480
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data5(0) => data5(3),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_481
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data5(0) => data5(4),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_482
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data5(0) => data5(5),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_483
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data5(0) => data5(6),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_484
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data5(0) => data5(7),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_485
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data5(0) => data5(8),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_486
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data5(0) => data5(9),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_27 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    CLOResult : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DataIn : out STD_LOGIC_VECTOR ( 18 downto 0 );
    r2Out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC;
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC;
    q_reg_21 : in STD_LOGIC;
    q_reg_22 : in STD_LOGIC;
    q_reg_23 : in STD_LOGIC;
    q_reg_24 : in STD_LOGIC;
    q_reg_25 : in STD_LOGIC;
    q_reg_26 : in STD_LOGIC;
    q_reg_27 : in STD_LOGIC;
    q_reg_28 : in STD_LOGIC;
    q_reg_29 : in STD_LOGIC;
    q_reg_30 : in STD_LOGIC;
    q_reg_31 : in STD_LOGIC;
    q_reg_32 : in STD_LOGIC;
    q_reg_33 : in STD_LOGIC;
    q_reg_34 : in STD_LOGIC;
    q_reg_35 : in STD_LOGIC;
    q_reg_36 : in STD_LOGIC;
    q_reg_37 : in STD_LOGIC;
    q_reg_38 : in STD_LOGIC;
    q_reg_39 : in STD_LOGIC;
    q_reg_40 : in STD_LOGIC;
    q_reg_41 : in STD_LOGIC;
    q_reg_42 : in STD_LOGIC;
    q_reg_43 : in STD_LOGIC;
    q_reg_44 : in STD_LOGIC;
    q_reg_45 : in STD_LOGIC;
    q_reg_46 : in STD_LOGIC;
    q_reg_47 : in STD_LOGIC;
    q_reg_48 : in STD_LOGIC;
    q_reg_49 : in STD_LOGIC;
    q_reg_50 : in STD_LOGIC;
    q_reg_51 : in STD_LOGIC;
    q_reg_52 : in STD_LOGIC;
    q_reg_53 : in STD_LOGIC;
    q_reg_54 : in STD_LOGIC;
    q_reg_55 : in STD_LOGIC;
    q_reg_56 : in STD_LOGIC;
    q_reg_57 : in STD_LOGIC;
    q_reg_58 : in STD_LOGIC;
    q_reg_59 : in STD_LOGIC;
    q_reg_60 : in STD_LOGIC;
    q_reg_61 : in STD_LOGIC;
    q_reg_62 : in STD_LOGIC;
    q_reg_63 : in STD_LOGIC;
    q_reg_64 : in STD_LOGIC;
    q_reg_65 : in STD_LOGIC;
    q_reg_66 : in STD_LOGIC;
    q_reg_67 : in STD_LOGIC;
    q_reg_68 : in STD_LOGIC;
    q_reg_69 : in STD_LOGIC;
    q_reg_70 : in STD_LOGIC;
    q_reg_71 : in STD_LOGIC;
    q_reg_72 : in STD_LOGIC;
    q_reg_73 : in STD_LOGIC;
    q_reg_74 : in STD_LOGIC;
    q_reg_75 : in STD_LOGIC;
    q_reg_76 : in STD_LOGIC;
    q_reg_77 : in STD_LOGIC;
    q_reg_78 : in STD_LOGIC;
    q_reg_79 : in STD_LOGIC;
    \q_reg_i_2__15\ : in STD_LOGIC;
    \q_reg_i_2__15_0\ : in STD_LOGIC;
    q_reg_80 : in STD_LOGIC;
    q_reg_81 : in STD_LOGIC;
    q_reg_82 : in STD_LOGIC;
    q_reg_83 : in STD_LOGIC;
    q_reg_84 : in STD_LOGIC;
    q_reg_85 : in STD_LOGIC;
    q_reg_86 : in STD_LOGIC;
    q_reg_87 : in STD_LOGIC;
    q_reg_88 : in STD_LOGIC;
    q_reg_89 : in STD_LOGIC;
    q_reg_90 : in STD_LOGIC;
    q_reg_91 : in STD_LOGIC;
    q_reg_92 : in STD_LOGIC;
    q_reg_93 : in STD_LOGIC;
    q_reg_94 : in STD_LOGIC;
    q_reg_95 : in STD_LOGIC;
    q_reg_96 : in STD_LOGIC;
    q_reg_97 : in STD_LOGIC;
    q_reg_98 : in STD_LOGIC;
    q_reg_99 : in STD_LOGIC;
    q_reg_100 : in STD_LOGIC;
    q_reg_101 : in STD_LOGIC;
    q_reg_102 : in STD_LOGIC;
    q_reg_103 : in STD_LOGIC;
    q_reg_104 : in STD_LOGIC;
    q_reg_105 : in STD_LOGIC;
    q_reg_106 : in STD_LOGIC;
    q_reg_107 : in STD_LOGIC;
    q_reg_108 : in STD_LOGIC;
    q_reg_109 : in STD_LOGIC;
    q_reg_110 : in STD_LOGIC;
    q_reg_111 : in STD_LOGIC;
    q_reg_112 : in STD_LOGIC;
    q_reg_113 : in STD_LOGIC;
    q_reg_114 : in STD_LOGIC;
    q_reg_115 : in STD_LOGIC;
    q_reg_116 : in STD_LOGIC;
    q_reg_117 : in STD_LOGIC;
    q_reg_118 : in STD_LOGIC;
    q_reg_119 : in STD_LOGIC;
    q_reg_120 : in STD_LOGIC;
    q_reg_121 : in STD_LOGIC;
    q_reg_122 : in STD_LOGIC;
    q_reg_123 : in STD_LOGIC;
    q_reg_124 : in STD_LOGIC;
    q_reg_125 : in STD_LOGIC;
    q_reg_126 : in STD_LOGIC;
    q_reg_127 : in STD_LOGIC;
    q_reg_128 : in STD_LOGIC;
    q_reg_129 : in STD_LOGIC;
    q_reg_130 : in STD_LOGIC;
    q_reg_131 : in STD_LOGIC;
    q_reg_132 : in STD_LOGIC;
    q_reg_133 : in STD_LOGIC;
    q_reg_134 : in STD_LOGIC;
    q_reg_135 : in STD_LOGIC;
    q_reg_136 : in STD_LOGIC;
    q_reg_137 : in STD_LOGIC;
    q_reg_138 : in STD_LOGIC;
    q_reg_139 : in STD_LOGIC;
    q_reg_140 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_141 : in STD_LOGIC;
    q_reg_142 : in STD_LOGIC;
    q_reg_143 : in STD_LOGIC;
    \q_reg_i_2__31\ : in STD_LOGIC;
    \q_reg_i_2__31_0\ : in STD_LOGIC;
    q_reg_144 : in STD_LOGIC;
    q_reg_145 : in STD_LOGIC;
    q_reg_146 : in STD_LOGIC;
    q_reg_147 : in STD_LOGIC;
    q_reg_148 : in STD_LOGIC;
    q_reg_149 : in STD_LOGIC;
    q_reg_150 : in STD_LOGIC;
    q_reg_151 : in STD_LOGIC;
    q_reg_152 : in STD_LOGIC;
    q_reg_153 : in STD_LOGIC;
    q_reg_154 : in STD_LOGIC;
    q_reg_155 : in STD_LOGIC;
    q_reg_156 : in STD_LOGIC;
    q_reg_157 : in STD_LOGIC;
    q_reg_158 : in STD_LOGIC;
    q_reg_159 : in STD_LOGIC;
    \q_reg_i_2__41\ : in STD_LOGIC;
    q_reg_160 : in STD_LOGIC;
    q_reg_161 : in STD_LOGIC;
    q_reg_162 : in STD_LOGIC;
    q_reg_163 : in STD_LOGIC;
    q_reg_164 : in STD_LOGIC;
    q_reg_165 : in STD_LOGIC;
    q_reg_166 : in STD_LOGIC;
    q_reg_167 : in STD_LOGIC;
    q_reg_168 : in STD_LOGIC;
    q_reg_169 : in STD_LOGIC;
    q_reg_170 : in STD_LOGIC;
    q_reg_171 : in STD_LOGIC;
    q_reg_172 : in STD_LOGIC;
    q_reg_173 : in STD_LOGIC;
    q_reg_174 : in STD_LOGIC;
    q_reg_175 : in STD_LOGIC;
    q_reg_176 : in STD_LOGIC;
    q_reg_177 : in STD_LOGIC;
    q_reg_178 : in STD_LOGIC;
    q_reg_179 : in STD_LOGIC;
    q_reg_180 : in STD_LOGIC;
    q_reg_181 : in STD_LOGIC;
    q_reg_182 : in STD_LOGIC;
    q_reg_183 : in STD_LOGIC;
    q_reg_184 : in STD_LOGIC;
    q_reg_185 : in STD_LOGIC;
    q_reg_186 : in STD_LOGIC;
    q_reg_187 : in STD_LOGIC;
    \q_reg_i_2__42\ : in STD_LOGIC;
    q_reg_188 : in STD_LOGIC;
    q_reg_189 : in STD_LOGIC;
    q_reg_190 : in STD_LOGIC;
    q_reg_191 : in STD_LOGIC;
    q_reg_192 : in STD_LOGIC;
    q_reg_193 : in STD_LOGIC;
    q_reg_194 : in STD_LOGIC;
    q_reg_195 : in STD_LOGIC;
    q_reg_196 : in STD_LOGIC;
    q_reg_197 : in STD_LOGIC;
    q_reg_198 : in STD_LOGIC;
    q_reg_199 : in STD_LOGIC;
    q_reg_200 : in STD_LOGIC;
    q_reg_201 : in STD_LOGIC;
    q_reg_202 : in STD_LOGIC;
    q_reg_203 : in STD_LOGIC;
    q_reg_204 : in STD_LOGIC;
    q_reg_205 : in STD_LOGIC;
    q_reg_206 : in STD_LOGIC;
    q_reg_207 : in STD_LOGIC;
    q_reg_208 : in STD_LOGIC;
    q_reg_209 : in STD_LOGIC;
    q_reg_210 : in STD_LOGIC;
    q_reg_211 : in STD_LOGIC;
    q_reg_212 : in STD_LOGIC;
    q_reg_213 : in STD_LOGIC;
    q_reg_214 : in STD_LOGIC;
    q_reg_215 : in STD_LOGIC;
    q_reg_216 : in STD_LOGIC;
    q_reg_217 : in STD_LOGIC;
    q_reg_218 : in STD_LOGIC;
    q_reg_219 : in STD_LOGIC;
    q_reg_220 : in STD_LOGIC;
    q_reg_221 : in STD_LOGIC;
    q_reg_222 : in STD_LOGIC;
    q_reg_223 : in STD_LOGIC;
    q_reg_224 : in STD_LOGIC;
    q_reg_225 : in STD_LOGIC;
    q_reg_226 : in STD_LOGIC;
    q_reg_227 : in STD_LOGIC;
    q_reg_228 : in STD_LOGIC;
    q_reg_229 : in STD_LOGIC;
    q_reg_230 : in STD_LOGIC;
    q_reg_231 : in STD_LOGIC;
    q_reg_232 : in STD_LOGIC;
    q_reg_233 : in STD_LOGIC;
    q_reg_234 : in STD_LOGIC;
    q_reg_235 : in STD_LOGIC;
    q_reg_236 : in STD_LOGIC;
    q_reg_237 : in STD_LOGIC;
    q_reg_238 : in STD_LOGIC;
    q_reg_239 : in STD_LOGIC;
    q_reg_240 : in STD_LOGIC;
    q_reg_241 : in STD_LOGIC;
    q_reg_242 : in STD_LOGIC;
    q_reg_243 : in STD_LOGIC;
    q_reg_244 : in STD_LOGIC;
    q_reg_245 : in STD_LOGIC;
    q_reg_246 : in STD_LOGIC;
    q_reg_247 : in STD_LOGIC;
    q_reg_248 : in STD_LOGIC;
    q_reg_249 : in STD_LOGIC;
    q_reg_250 : in STD_LOGIC;
    q_reg_251 : in STD_LOGIC;
    q_reg_252 : in STD_LOGIC;
    q_reg_253 : in STD_LOGIC;
    q_reg_254 : in STD_LOGIC;
    q_reg_255 : in STD_LOGIC;
    q_reg_256 : in STD_LOGIC;
    q_reg_257 : in STD_LOGIC;
    q_reg_258 : in STD_LOGIC;
    q_reg_259 : in STD_LOGIC;
    q_reg_260 : in STD_LOGIC;
    q_reg_261 : in STD_LOGIC;
    q_reg_262 : in STD_LOGIC;
    q_reg_263 : in STD_LOGIC;
    q_reg_264 : in STD_LOGIC;
    q_reg_265 : in STD_LOGIC;
    q_reg_266 : in STD_LOGIC;
    q_reg_267 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_27 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_27;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_27 is
  signal \^datain\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \gen_reg[0].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[10].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[10].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[12].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[14].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[14].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[16].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[16].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[17].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[18].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[20].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[20].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[20].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[21].reg_n_0\ : STD_LOGIC;
  signal \gen_reg[21].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[24].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[25].reg_n_0\ : STD_LOGIC;
  signal \gen_reg[25].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[25].reg_n_7\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_0\ : STD_LOGIC;
  signal \gen_reg[26].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[29].reg_n_0\ : STD_LOGIC;
  signal \gen_reg[29].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[2].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[2].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[30].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[4].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[4].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[6].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[6].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[6].reg_n_4\ : STD_LOGIC;
  signal \gen_reg[8].reg_n_2\ : STD_LOGIC;
  signal \gen_reg[8].reg_n_3\ : STD_LOGIC;
  signal \gen_reg[9].reg_n_2\ : STD_LOGIC;
  signal \^q_reg\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
  signal \^q_reg_10\ : STD_LOGIC;
  signal \^q_reg_11\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  signal \^q_reg_4\ : STD_LOGIC;
  signal \^q_reg_5\ : STD_LOGIC;
  signal \^q_reg_6\ : STD_LOGIC;
  signal \^q_reg_7\ : STD_LOGIC;
  signal \^q_reg_8\ : STD_LOGIC;
  signal \^q_reg_9\ : STD_LOGIC;
begin
  DataIn(18 downto 0) <= \^datain\(18 downto 0);
  q_reg <= \^q_reg\;
  q_reg_0 <= \^q_reg_0\;
  q_reg_1 <= \^q_reg_1\;
  q_reg_10 <= \^q_reg_10\;
  q_reg_11 <= \^q_reg_11\;
  q_reg_2 <= \^q_reg_2\;
  q_reg_3 <= \^q_reg_3\;
  q_reg_4 <= \^q_reg_4\;
  q_reg_5 <= \^q_reg_5\;
  q_reg_6 <= \^q_reg_6\;
  q_reg_7 <= \^q_reg_7\;
  q_reg_8 <= \^q_reg_8\;
  q_reg_9 <= \^q_reg_9\;
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_423
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(0),
      Reset => Reset,
      datIn(0) => datIn(0),
      data5(0) => data5(0),
      data6(0) => data6(0),
      data7(0) => data7(0),
      q_i_8(0) => \^datain\(1),
      q_reg_0 => \gen_reg[0].reg_n_2\,
      q_reg_1 => q_reg_12,
      q_reg_2 => q_reg_13,
      q_reg_3 => q_reg_14,
      q_reg_4 => q_reg_15,
      q_reg_5 => q_reg_140,
      q_reg_6 => q_reg_141,
      q_reg_7 => q_reg_142,
      q_reg_8 => q_reg_143,
      \q_reg_i_2__31_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__31_1\ => \q_reg_i_2__31_0\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(0),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_424
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(10),
      Reset => Reset,
      datIn(0) => datIn(10),
      data5(0) => data5(10),
      data6(0) => data6(10),
      data7(0) => data7(10),
      q_i_12 => \gen_reg[10].reg_n_2\,
      q_i_7(0) => \^datain\(11),
      \q_i_7__1\ => \gen_reg[8].reg_n_3\,
      q_reg_0 => \gen_reg[10].reg_n_3\,
      q_reg_1 => q_reg_52,
      q_reg_2 => q_reg_53,
      q_reg_3 => q_reg_54,
      q_reg_4 => q_reg_55,
      q_reg_5 => q_reg_180,
      q_reg_6 => q_reg_181,
      q_reg_7 => q_reg_182,
      q_reg_8 => q_reg_183,
      \q_reg_i_2__41_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__41_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(10),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_425
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(11),
      Reset => Reset,
      datIn(0) => datIn(11),
      data5(0) => data5(11),
      data6(0) => data6(11),
      data7(0) => data7(11),
      q_reg_0 => q_reg_56,
      q_reg_1 => q_reg_57,
      q_reg_2 => q_reg_58,
      q_reg_3 => q_reg_59,
      q_reg_4 => q_reg_184,
      q_reg_5 => q_reg_185,
      q_reg_6 => q_reg_186,
      q_reg_7 => q_reg_187,
      \q_reg_i_2__42_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__42_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(11),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_426
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(12),
      Reset => Reset,
      datIn(0) => datIn(12),
      data5(0) => data5(12),
      data6(0) => data6(12),
      data7(0) => data7(12),
      \q_i_6__0\(0) => \^datain\(13),
      q_reg_0 => \gen_reg[12].reg_n_2\,
      q_reg_1 => q_reg_60,
      q_reg_2 => q_reg_61,
      q_reg_3 => q_reg_62,
      q_reg_4 => q_reg_63,
      q_reg_5 => q_reg_188,
      q_reg_6 => q_reg_189,
      q_reg_7 => q_reg_190,
      q_reg_8 => q_reg_191,
      \q_reg_i_2__43_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__43_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(12),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_427
     port map (
      CLOResult(0) => CLOResult(0),
      Clock => Clock,
      DataIn(0) => \^datain\(13),
      Reset => Reset,
      datIn(0) => datIn(13),
      data5(0) => data5(13),
      data6(0) => data6(13),
      data7(0) => data7(13),
      q_reg_0 => q_reg_64,
      q_reg_1 => q_reg_65,
      q_reg_10 => \gen_reg[21].reg_n_2\,
      q_reg_11 => \gen_reg[29].reg_n_3\,
      q_reg_12 => \gen_reg[9].reg_n_2\,
      q_reg_2 => q_reg_66,
      q_reg_3 => q_reg_67,
      q_reg_4 => q_reg_192,
      q_reg_5 => q_reg_193,
      q_reg_6 => q_reg_194,
      q_reg_7 => q_reg_195,
      q_reg_8 => \gen_reg[25].reg_n_7\,
      q_reg_9(4 downto 2) => \^datain\(16 downto 14),
      q_reg_9(1 downto 0) => \^datain\(12 downto 11),
      \q_reg_i_2__44_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__44_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(13),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_428
     port map (
      CLOResult(0) => CLOResult(1),
      Clock => Clock,
      DataIn(0) => \^datain\(14),
      Reset => Reset,
      datIn(0) => datIn(14),
      data5(0) => data5(14),
      data6(0) => data6(14),
      data7(0) => data7(14),
      q_i_11 => \gen_reg[14].reg_n_3\,
      q_i_2_0(0) => \^datain\(15),
      q_i_9 => \gen_reg[14].reg_n_4\,
      q_reg_0 => q_reg_68,
      q_reg_1 => q_reg_69,
      q_reg_10 => \gen_reg[24].reg_n_2\,
      q_reg_11 => \gen_reg[26].reg_n_2\,
      q_reg_12 => \gen_reg[30].reg_n_2\,
      q_reg_13 => \gen_reg[8].reg_n_2\,
      q_reg_14 => \gen_reg[12].reg_n_2\,
      q_reg_15 => \gen_reg[16].reg_n_3\,
      q_reg_16 => \gen_reg[18].reg_n_2\,
      q_reg_17 => \gen_reg[20].reg_n_4\,
      q_reg_18 => \gen_reg[6].reg_n_3\,
      q_reg_19 => \gen_reg[2].reg_n_2\,
      q_reg_2 => q_reg_70,
      q_reg_20 => \gen_reg[10].reg_n_2\,
      q_reg_21 => \gen_reg[17].reg_n_2\,
      q_reg_22 => \gen_reg[16].reg_n_2\,
      q_reg_3 => q_reg_71,
      q_reg_4 => q_reg_196,
      q_reg_5 => q_reg_197,
      q_reg_6 => q_reg_198,
      q_reg_7 => q_reg_199,
      q_reg_8 => \^datain\(18),
      q_reg_9 => \^q_reg_8\,
      \q_reg_i_2__45_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__45_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(14),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_429
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(15),
      Reset => Reset,
      datIn(0) => datIn(15),
      data5(0) => data5(15),
      data6(0) => data6(15),
      data7(0) => data7(15),
      q_reg_0 => q_reg_72,
      q_reg_1 => q_reg_73,
      q_reg_2 => q_reg_74,
      q_reg_3 => q_reg_75,
      q_reg_4 => q_reg_200,
      q_reg_5 => q_reg_201,
      q_reg_6 => q_reg_202,
      q_reg_7 => q_reg_203,
      \q_reg_i_2__46_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__46_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(15),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_430
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(17),
      Reset => Reset,
      datIn(0) => datIn(16),
      data5(0) => data5(16),
      data6(0) => data6(16),
      data7(0) => data7(16),
      q_i_5 => \^q_reg_11\,
      q_reg_0(0) => \^datain\(16),
      q_reg_1 => \gen_reg[16].reg_n_2\,
      q_reg_10 => q_reg_207,
      q_reg_2 => \gen_reg[16].reg_n_3\,
      q_reg_3 => q_reg_76,
      q_reg_4 => q_reg_77,
      q_reg_5 => q_reg_78,
      q_reg_6 => q_reg_79,
      q_reg_7 => q_reg_204,
      q_reg_8 => q_reg_205,
      q_reg_9 => q_reg_206,
      \q_reg_i_2__15_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__15_1\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__47_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__47_1\ => \q_reg_i_2__41\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(16),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_431
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(17),
      Reset => Reset,
      datIn(0) => datIn(17),
      data5(0) => data5(17),
      data6(0) => data6(17),
      data7(0) => data7(17),
      q_i_5 => \^q_reg_10\,
      q_reg_0 => \gen_reg[17].reg_n_2\,
      q_reg_1 => q_reg_80,
      q_reg_2 => q_reg_81,
      q_reg_3 => q_reg_82,
      q_reg_4 => q_reg_83,
      q_reg_5 => q_reg_208,
      q_reg_6 => q_reg_209,
      q_reg_7 => q_reg_210,
      q_reg_8 => q_reg_211,
      \q_reg_i_2__16_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__16_1\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__48_0\ => \q_reg_i_2__42\,
      \q_reg_i_2__48_1\ => \q_reg_i_2__41\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(17),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_432
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data5(0) => data5(18),
      data6(0) => data6(18),
      data7(0) => data7(18),
      q_i_2 => \^q_reg_10\,
      q_reg_0 => \^q_reg_11\,
      q_reg_1 => \gen_reg[18].reg_n_2\,
      q_reg_2 => q_reg_84,
      q_reg_3 => q_reg_85,
      q_reg_4 => q_reg_86,
      q_reg_5 => q_reg_87,
      q_reg_6 => q_reg_212,
      q_reg_7 => q_reg_213,
      q_reg_8 => q_reg_214,
      q_reg_9 => q_reg_215,
      \q_reg_i_2__17_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__17_1\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__49_0\ => \q_reg_i_2__42\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(3 downto 1) => r2(4 downto 2),
      r2(0) => r2(0),
      r2Out(0) => r2Out(18),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_433
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data5(0) => data5(19),
      data6(0) => data6(19),
      data7(0) => data7(19),
      q_reg_0 => \^q_reg_10\,
      q_reg_1 => q_reg_88,
      q_reg_2 => q_reg_89,
      q_reg_3 => q_reg_90,
      q_reg_4 => q_reg_91,
      q_reg_5 => q_reg_216,
      q_reg_6 => q_reg_217,
      q_reg_7 => q_reg_218,
      q_reg_8 => q_reg_219,
      \q_reg_i_2__18_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__18_1\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__50_0\ => \q_reg_i_2__42\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(3 downto 1) => r2(4 downto 2),
      r2(0) => r2(0),
      r2Out(0) => r2Out(19),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_434
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(1),
      Reset => Reset,
      datIn(0) => datIn(1),
      data5(0) => data5(1),
      data6(0) => data6(1),
      data7(0) => data7(1),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_17,
      q_reg_2 => q_reg_18,
      q_reg_3 => q_reg_19,
      q_reg_4 => q_reg_144,
      q_reg_5 => q_reg_145,
      q_reg_6 => q_reg_146,
      q_reg_7 => q_reg_147,
      \q_reg_i_2__32_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__32_1\ => \q_reg_i_2__31_0\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(1),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_435
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data5(0) => data5(20),
      data6(0) => data6(20),
      data7(0) => data7(20),
      q_i_11 => \gen_reg[20].reg_n_2\,
      q_i_2 => \^q_reg_7\,
      q_reg_0 => \^q_reg_9\,
      q_reg_1 => \gen_reg[20].reg_n_3\,
      q_reg_10 => q_reg_223,
      q_reg_11 => \gen_reg[16].reg_n_2\,
      q_reg_12 => \^datain\(18),
      q_reg_2 => \gen_reg[20].reg_n_4\,
      q_reg_3 => q_reg_92,
      q_reg_4 => q_reg_93,
      q_reg_5 => q_reg_94,
      q_reg_6 => q_reg_95,
      q_reg_7 => q_reg_220,
      q_reg_8 => q_reg_221,
      q_reg_9 => q_reg_222,
      \q_reg_i_2__19_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__19_1\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__51_0\ => \q_reg_i_2__42\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(3 downto 1) => r2(4 downto 2),
      r2(0) => r2(0),
      r2Out(0) => r2Out(20),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_436
     port map (
      CLOResult(0) => CLOResult(2),
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data5(0) => data5(21),
      data6(0) => data6(21),
      data7(0) => data7(21),
      q_reg_0 => \gen_reg[21].reg_n_0\,
      q_reg_1 => \^q_reg_7\,
      q_reg_10 => \gen_reg[25].reg_n_2\,
      q_reg_11 => \gen_reg[20].reg_n_3\,
      q_reg_12 => \gen_reg[14].reg_n_3\,
      q_reg_13 => q_reg_96,
      q_reg_14 => q_reg_97,
      q_reg_15 => q_reg_98,
      q_reg_16 => q_reg_99,
      q_reg_17 => q_reg_224,
      q_reg_18 => q_reg_225,
      q_reg_19 => q_reg_226,
      q_reg_2 => \gen_reg[21].reg_n_2\,
      q_reg_20 => q_reg_227,
      q_reg_3 => \^q_reg_8\,
      q_reg_4 => \gen_reg[17].reg_n_2\,
      q_reg_5 => \gen_reg[25].reg_n_0\,
      q_reg_6 => \^q_reg_9\,
      q_reg_7 => \^q_reg_10\,
      q_reg_8 => \^q_reg_11\,
      q_reg_9 => \gen_reg[29].reg_n_0\,
      \q_reg_i_2__20_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__20_1\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__52_0\ => \q_reg_i_2__42\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(3 downto 1) => r2(4 downto 2),
      r2(0) => r2(0),
      r2Out(0) => r2Out(21),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_437
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data5(0) => data5(22),
      data6(0) => data6(22),
      data7(0) => data7(22),
      q_reg_0 => \^datain\(18),
      q_reg_1 => q_reg_100,
      q_reg_2 => q_reg_101,
      q_reg_3 => q_reg_102,
      q_reg_4 => q_reg_103,
      q_reg_5 => q_reg_228,
      q_reg_6 => q_reg_229,
      q_reg_7 => q_reg_230,
      q_reg_8 => q_reg_231,
      \q_reg_i_2__21_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__21_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(22),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_438
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data5(0) => data5(23),
      data6(0) => data6(23),
      data7(0) => data7(23),
      q_reg_0 => \^q_reg_8\,
      q_reg_1 => q_reg_104,
      q_reg_2 => q_reg_105,
      q_reg_3 => q_reg_106,
      q_reg_4 => q_reg_107,
      q_reg_5 => q_reg_232,
      q_reg_6 => q_reg_233,
      q_reg_7 => q_reg_234,
      q_reg_8 => q_reg_235,
      \q_reg_i_2__22_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__22_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(23),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_439
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data5(0) => data5(24),
      data6(0) => data6(24),
      data7(0) => data7(24),
      q_reg_0 => \^q_reg_6\,
      q_reg_1 => \gen_reg[24].reg_n_2\,
      q_reg_10 => \^q_reg_5\,
      q_reg_2 => q_reg_108,
      q_reg_3 => q_reg_109,
      q_reg_4 => q_reg_110,
      q_reg_5 => q_reg_111,
      q_reg_6 => q_reg_236,
      q_reg_7 => q_reg_237,
      q_reg_8 => q_reg_238,
      q_reg_9 => q_reg_239,
      \q_reg_i_2__23_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__23_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(24),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_440
     port map (
      CLOResult(2 downto 0) => CLOResult(5 downto 3),
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data5(0) => data5(25),
      data6(0) => data6(25),
      data7(0) => data7(25),
      \q_i_5__39\ => \gen_reg[25].reg_n_7\,
      q_reg_0 => \gen_reg[25].reg_n_0\,
      q_reg_1 => \^q_reg_5\,
      q_reg_10 => q_reg_114,
      q_reg_11 => q_reg_115,
      q_reg_12 => q_reg_240,
      q_reg_13 => q_reg_241,
      q_reg_14 => q_reg_242,
      q_reg_15 => q_reg_243,
      q_reg_16 => \gen_reg[26].reg_n_0\,
      q_reg_17 => \gen_reg[20].reg_n_2\,
      q_reg_18 => \gen_reg[21].reg_n_0\,
      q_reg_19 => \gen_reg[6].reg_n_2\,
      q_reg_2 => \gen_reg[25].reg_n_2\,
      q_reg_20 => \gen_reg[14].reg_n_4\,
      q_reg_3 => \^q_reg_4\,
      q_reg_4 => \^q_reg\,
      q_reg_5 => \^q_reg_0\,
      q_reg_6 => \^q_reg_3\,
      q_reg_7 => \^q_reg_6\,
      q_reg_8 => q_reg_112,
      q_reg_9 => q_reg_113,
      \q_reg_i_2__24_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__24_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(25),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_441
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data5(0) => data5(26),
      data6(0) => data6(26),
      data7(0) => data7(26),
      q_reg_0 => \gen_reg[26].reg_n_0\,
      q_reg_1 => \^q_reg_3\,
      q_reg_10 => q_reg_118,
      q_reg_11 => q_reg_119,
      q_reg_12 => q_reg_244,
      q_reg_13 => q_reg_245,
      q_reg_14 => q_reg_246,
      q_reg_15 => q_reg_247,
      q_reg_2 => \gen_reg[26].reg_n_2\,
      q_reg_3 => \^q_reg_1\,
      q_reg_4 => \^q_reg_2\,
      q_reg_5 => \^q_reg_6\,
      q_reg_6 => \^q_reg_4\,
      q_reg_7 => \^q_reg_0\,
      q_reg_8 => q_reg_116,
      q_reg_9 => q_reg_117,
      \q_reg_i_2__25_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__25_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(26),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_442
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data5(0) => data5(27),
      data6(0) => data6(27),
      data7(0) => data7(27),
      q_reg_0 => \^q_reg_4\,
      q_reg_1 => q_reg_120,
      q_reg_2 => q_reg_121,
      q_reg_3 => q_reg_122,
      q_reg_4 => q_reg_123,
      q_reg_5 => q_reg_248,
      q_reg_6 => q_reg_249,
      q_reg_7 => q_reg_250,
      q_reg_8 => q_reg_251,
      \q_reg_i_2__26_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__26_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(27),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_443
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data5(0) => data5(28),
      data6(0) => data6(28),
      data7(0) => data7(28),
      q_reg_0 => \^q_reg_2\,
      q_reg_1 => q_reg_124,
      q_reg_2 => q_reg_125,
      q_reg_3 => q_reg_126,
      q_reg_4 => q_reg_127,
      q_reg_5 => q_reg_252,
      q_reg_6 => q_reg_253,
      q_reg_7 => q_reg_254,
      q_reg_8 => q_reg_255,
      \q_reg_i_2__27_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__27_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(28),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_444
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data5(0) => data5(29),
      data6(0) => data6(29),
      data7(0) => data7(29),
      \q_i_5__0_0\ => \^q_reg_3\,
      \q_i_5__0_1\ => \^q_reg_4\,
      q_reg_0 => \gen_reg[29].reg_n_0\,
      q_reg_1 => \^q_reg\,
      q_reg_10 => q_reg_256,
      q_reg_11 => q_reg_257,
      q_reg_12 => q_reg_258,
      q_reg_13 => q_reg_259,
      q_reg_14 => \^q_reg_6\,
      q_reg_15 => \^datain\(18),
      q_reg_16 => \^q_reg_8\,
      q_reg_17 => \gen_reg[25].reg_n_0\,
      q_reg_2 => \gen_reg[29].reg_n_3\,
      q_reg_3 => \^q_reg_0\,
      q_reg_4 => \^q_reg_1\,
      q_reg_5 => \^q_reg_2\,
      q_reg_6 => q_reg_128,
      q_reg_7 => q_reg_129,
      q_reg_8 => q_reg_130,
      q_reg_9 => q_reg_131,
      \q_reg_i_2__28_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__28_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(29),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_445
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(2),
      Reset => Reset,
      datIn(0) => datIn(2),
      data5(0) => data5(2),
      data6(0) => data6(2),
      data7(0) => data7(2),
      q_i_14 => \gen_reg[2].reg_n_2\,
      q_i_5 => \gen_reg[0].reg_n_2\,
      q_i_7(0) => \^datain\(3),
      q_reg_0 => \gen_reg[2].reg_n_3\,
      q_reg_1 => q_reg_20,
      q_reg_2 => q_reg_21,
      q_reg_3 => q_reg_22,
      q_reg_4 => q_reg_23,
      q_reg_5 => q_reg_148,
      q_reg_6 => q_reg_149,
      q_reg_7 => q_reg_150,
      q_reg_8 => q_reg_151,
      \q_reg_i_2__33_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__33_1\ => \q_reg_i_2__31_0\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(2),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_446
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data5(0) => data5(30),
      data6(0) => data6(30),
      data7(0) => data7(30),
      q_reg_0 => \^q_reg_1\,
      q_reg_1 => \gen_reg[30].reg_n_2\,
      q_reg_10 => \^q_reg_0\,
      q_reg_11 => \^q_reg\,
      q_reg_12 => \^q_reg_2\,
      q_reg_2 => q_reg_132,
      q_reg_3 => q_reg_133,
      q_reg_4 => q_reg_134,
      q_reg_5 => q_reg_135,
      q_reg_6 => q_reg_260,
      q_reg_7 => q_reg_261,
      q_reg_8 => q_reg_262,
      q_reg_9 => q_reg_263,
      \q_reg_i_2__29_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__29_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(30),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_447
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data5(0) => data5(31),
      data6(0) => data6(31),
      data7(0) => data7(31),
      q_reg_0 => \^q_reg_0\,
      q_reg_1 => q_reg_136,
      q_reg_2 => q_reg_137,
      q_reg_3 => q_reg_138,
      q_reg_4 => q_reg_139,
      q_reg_5 => q_reg_264,
      q_reg_6 => q_reg_265,
      q_reg_7 => q_reg_266,
      q_reg_8 => q_reg_267,
      \q_reg_i_2__30_0\ => \q_reg_i_2__15\,
      \q_reg_i_2__30_1\ => \q_reg_i_2__15_0\,
      r1(2 downto 0) => r1(4 downto 2),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(0) => r2Out(31),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_448
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(3),
      Reset => Reset,
      datIn(0) => datIn(3),
      data5(0) => data5(3),
      data6(0) => data6(3),
      data7(0) => data7(3),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_25,
      q_reg_2 => q_reg_26,
      q_reg_3 => q_reg_27,
      q_reg_4 => q_reg_152,
      q_reg_5 => q_reg_153,
      q_reg_6 => q_reg_154,
      q_reg_7 => q_reg_155,
      \q_reg_i_2__34_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__34_1\ => \q_reg_i_2__31_0\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(3),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_449
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(4),
      Reset => Reset,
      datIn(0) => datIn(4),
      data5(0) => data5(4),
      data6(0) => data6(4),
      data7(0) => data7(4),
      \q_i_6__2\(4) => \^datain\(5),
      \q_i_6__2\(3 downto 0) => \^datain\(3 downto 0),
      q_reg_0 => \gen_reg[4].reg_n_2\,
      q_reg_1 => \gen_reg[4].reg_n_3\,
      q_reg_2 => q_reg_28,
      q_reg_3 => q_reg_29,
      q_reg_4 => q_reg_30,
      q_reg_5 => q_reg_31,
      q_reg_6 => q_reg_156,
      q_reg_7 => q_reg_157,
      q_reg_8 => q_reg_158,
      q_reg_9 => q_reg_159,
      \q_reg_i_2__35_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__35_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(4),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_450
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(5),
      Reset => Reset,
      datIn(0) => datIn(5),
      data5(0) => data5(5),
      data6(0) => data6(5),
      data7(0) => data7(5),
      q_reg_0 => q_reg_32,
      q_reg_1 => q_reg_33,
      q_reg_2 => q_reg_34,
      q_reg_3 => q_reg_35,
      q_reg_4 => q_reg_160,
      q_reg_5 => q_reg_161,
      q_reg_6 => q_reg_162,
      q_reg_7 => q_reg_163,
      \q_reg_i_2__36_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__36_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(5),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_451
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(6),
      Reset => Reset,
      datIn(0) => datIn(6),
      data5(0) => data5(6),
      data6(0) => data6(6),
      data7(0) => data7(6),
      q_i_13 => \gen_reg[6].reg_n_3\,
      q_i_5 => \gen_reg[4].reg_n_2\,
      q_i_7(0) => \^datain\(7),
      q_i_8 => \gen_reg[6].reg_n_2\,
      q_reg_0 => \gen_reg[6].reg_n_4\,
      q_reg_1 => q_reg_36,
      q_reg_2 => q_reg_37,
      q_reg_3 => q_reg_38,
      q_reg_4 => q_reg_39,
      q_reg_5 => q_reg_164,
      q_reg_6 => q_reg_165,
      q_reg_7 => q_reg_166,
      q_reg_8 => q_reg_167,
      q_reg_9 => \gen_reg[2].reg_n_2\,
      \q_reg_i_2__37_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__37_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(6),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_452
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(7),
      Reset => Reset,
      datIn(0) => datIn(7),
      data5(0) => data5(7),
      data6(0) => data6(7),
      data7(0) => data7(7),
      q_reg_0 => q_reg_40,
      q_reg_1 => q_reg_41,
      q_reg_2 => q_reg_42,
      q_reg_3 => q_reg_43,
      q_reg_4 => q_reg_168,
      q_reg_5 => q_reg_169,
      q_reg_6 => q_reg_170,
      q_reg_7 => q_reg_171,
      \q_reg_i_2__38_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__38_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(7),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_453
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(8),
      Reset => Reset,
      datIn(0) => datIn(8),
      data5(0) => data5(8),
      data6(0) => data6(8),
      data7(0) => data7(8),
      q_i_17 => \gen_reg[8].reg_n_2\,
      q_i_2 => \gen_reg[4].reg_n_2\,
      q_i_2_0 => \gen_reg[0].reg_n_2\,
      q_i_2_1 => \gen_reg[2].reg_n_3\,
      q_i_2_2 => \gen_reg[6].reg_n_4\,
      q_i_2_3 => \gen_reg[10].reg_n_3\,
      q_i_9(0) => \^datain\(9),
      q_reg_0 => \gen_reg[8].reg_n_3\,
      q_reg_1 => q_reg_44,
      q_reg_2 => q_reg_45,
      q_reg_3 => q_reg_46,
      q_reg_4 => q_reg_47,
      q_reg_5 => q_reg_172,
      q_reg_6 => q_reg_173,
      q_reg_7 => q_reg_174,
      q_reg_8 => q_reg_175,
      \q_reg_i_2__39_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__39_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(8),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_454
     port map (
      Clock => Clock,
      DataIn(0) => \^datain\(9),
      Reset => Reset,
      datIn(0) => datIn(9),
      data5(0) => data5(9),
      data6(0) => data6(9),
      data7(0) => data7(9),
      \q_i_2__0\(3) => \^datain\(10),
      \q_i_2__0\(2 downto 0) => \^datain\(8 downto 6),
      \q_i_2__0_0\ => \gen_reg[4].reg_n_3\,
      q_reg_0 => \gen_reg[9].reg_n_2\,
      q_reg_1 => q_reg_48,
      q_reg_2 => q_reg_49,
      q_reg_3 => q_reg_50,
      q_reg_4 => q_reg_51,
      q_reg_5 => q_reg_176,
      q_reg_6 => q_reg_177,
      q_reg_7 => q_reg_178,
      q_reg_8 => q_reg_179,
      \q_reg_i_2__40_0\ => \q_reg_i_2__31\,
      \q_reg_i_2__40_1\ => \q_reg_i_2__41\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(2 downto 0) => r2(4 downto 2),
      r2Out(0) => r2Out(9),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_28 is
  port (
    data3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_28 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_28;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_28 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_391
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data3(0) => data3(0),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_392
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data3(0) => data3(10),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_393
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data3(0) => data3(11),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_394
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data3(0) => data3(12),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_395
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data3(0) => data3(13),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_396
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data3(0) => data3(14),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_397
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data3(0) => data3(15),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_398
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data3(0) => data3(16),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_399
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data3(0) => data3(17),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_400
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data3(0) => data3(18),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_401
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data3(0) => data3(19),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_402
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data3(0) => data3(1),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_403
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data3(0) => data3(20),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_404
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data3(0) => data3(21),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_405
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data3(0) => data3(22),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_406
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data3(0) => data3(23),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_407
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data3(0) => data3(24),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_408
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data3(0) => data3(25),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_409
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data3(0) => data3(26),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_410
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data3(0) => data3(27),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_411
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data3(0) => data3(28),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_412
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data3(0) => data3(29),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_413
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data3(0) => data3(2),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_414
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data3(0) => data3(30),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_415
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data3(0) => data3(31),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_416
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data3(0) => data3(3),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_417
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data3(0) => data3(4),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_418
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data3(0) => data3(5),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_419
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data3(0) => data3(6),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_420
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data3(0) => data3(7),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_421
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data3(0) => data3(8),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_422
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data3(0) => data3(9),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_29 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_29 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_29;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_29 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_359
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data2(0) => data2(0),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_360
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data2(0) => data2(10),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_361
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data2(0) => data2(11),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_362
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data2(0) => data2(12),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_363
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data2(0) => data2(13),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_364
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data2(0) => data2(14),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_365
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data2(0) => data2(15),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_366
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data2(0) => data2(16),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_367
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data2(0) => data2(17),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_368
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data2(0) => data2(18),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_369
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data2(0) => data2(19),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_370
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data2(0) => data2(1),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_371
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data2(0) => data2(20),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_372
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data2(0) => data2(21),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_373
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data2(0) => data2(22),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_374
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data2(0) => data2(23),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_375
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data2(0) => data2(24),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_376
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data2(0) => data2(25),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_377
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data2(0) => data2(26),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_378
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data2(0) => data2(27),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_379
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data2(0) => data2(28),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_380
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data2(0) => data2(29),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_381
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data2(0) => data2(2),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_382
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data2(0) => data2(30),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_383
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data2(0) => data2(31),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_384
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data2(0) => data2(3),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_385
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data2(0) => data2(4),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_386
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data2(0) => data2(5),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_387
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data2(0) => data2(6),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_388
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data2(0) => data2(7),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_389
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data2(0) => data2(8),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_390
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data2(0) => data2(9),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_3 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MemRegWrite : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_3 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_3;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_3 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1325
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(0),
      Reset => Reset,
      data0(0) => data0(0)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1326
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(10),
      Reset => Reset,
      data0(0) => data0(10)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1327
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(11),
      Reset => Reset,
      data0(0) => data0(11)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1328
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(12),
      Reset => Reset,
      data0(0) => data0(12)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1329
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(13),
      Reset => Reset,
      data0(0) => data0(13)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1330
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(14),
      Reset => Reset,
      data0(0) => data0(14)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1331
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(15),
      Reset => Reset,
      data0(0) => data0(15)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1332
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(16),
      Reset => Reset,
      data1(0) => data1(0)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1333
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(17),
      Reset => Reset,
      data1(0) => data1(1)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1334
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(18),
      Reset => Reset,
      data1(0) => data1(2)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1335
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(19),
      Reset => Reset,
      data1(0) => data1(3)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1336
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(1),
      Reset => Reset,
      data0(0) => data0(1)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1337
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(20),
      Reset => Reset,
      data1(0) => data1(4)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1338
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(21),
      Reset => Reset,
      data1(0) => data1(5)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1339
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(22),
      Reset => Reset,
      data1(0) => data1(6)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1340
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(23),
      Reset => Reset,
      data1(0) => data1(7)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1341
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(24),
      Reset => Reset,
      data1(0) => data1(8)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1342
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(25),
      Reset => Reset,
      data1(0) => data1(9)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1343
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(26),
      Reset => Reset,
      data1(0) => data1(10)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1344
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(27),
      Reset => Reset,
      data1(0) => data1(11)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1345
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(28),
      Reset => Reset,
      data1(0) => data1(12)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1346
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(29),
      Reset => Reset,
      data1(0) => data1(13)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1347
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(2),
      Reset => Reset,
      data0(0) => data0(2)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1348
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(30),
      Reset => Reset,
      data1(0) => data1(14)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1349
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(31),
      Reset => Reset,
      data1(0) => data1(15)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1350
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(3),
      Reset => Reset,
      data0(0) => data0(3)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1351
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(4),
      Reset => Reset,
      data0(0) => data0(4)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1352
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(5),
      Reset => Reset,
      data0(0) => data0(5)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1353
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(6),
      Reset => Reset,
      data0(0) => data0(6)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1354
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(7),
      Reset => Reset,
      data0(0) => data0(7)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1355
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(8),
      Reset => Reset,
      data0(0) => data0(8)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1356
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(0) => MemoryDataIn(9),
      Reset => Reset,
      data0(0) => data0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_30 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_30 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_30;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_30 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_327
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data29(0) => data29(0),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_328
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data29(0) => data29(10),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_329
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data29(0) => data29(11),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_330
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data29(0) => data29(12),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_331
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data29(0) => data29(13),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_332
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data29(0) => data29(14),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_333
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data29(0) => data29(15),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_334
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data29(0) => data29(16),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_335
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data29(0) => data29(17),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_336
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data29(0) => data29(18),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_337
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data29(0) => data29(19),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_338
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data29(0) => data29(1),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_339
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data29(0) => data29(20),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_340
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data29(0) => data29(21),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_341
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data29(0) => data29(22),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_342
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data29(0) => data29(23),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_343
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data29(0) => data29(24),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_344
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data29(0) => data29(25),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_345
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data29(0) => data29(26),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_346
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data29(0) => data29(27),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_347
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data29(0) => data29(28),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_348
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data29(0) => data29(29),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_349
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data29(0) => data29(2),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_350
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data29(0) => data29(30),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_351
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data29(0) => data29(31),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_352
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data29(0) => data29(3),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_353
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data29(0) => data29(4),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_354
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data29(0) => data29(5),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_355
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data29(0) => data29(6),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_356
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data29(0) => data29(7),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_357
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data29(0) => data29(8),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_358
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data29(0) => data29(9),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_31 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_31 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_31;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_31 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_295
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data1(0) => data1(0),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_296
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data1(0) => data1(10),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_297
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data1(0) => data1(11),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_298
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data1(0) => data1(12),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_299
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data1(0) => data1(13),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_300
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data1(0) => data1(14),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_301
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data1(0) => data1(15),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_302
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data1(0) => data1(16),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_303
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data1(0) => data1(17),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_304
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data1(0) => data1(18),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_305
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data1(0) => data1(19),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_306
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data1(0) => data1(1),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_307
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data1(0) => data1(20),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_308
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data1(0) => data1(21),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_309
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data1(0) => data1(22),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_310
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data1(0) => data1(23),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_311
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data1(0) => data1(24),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_312
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data1(0) => data1(25),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_313
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data1(0) => data1(26),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_314
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data1(0) => data1(27),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_315
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data1(0) => data1(28),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_316
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data1(0) => data1(29),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_317
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data1(0) => data1(2),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_318
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data1(0) => data1(30),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_319
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data1(0) => data1(31),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_320
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data1(0) => data1(3),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_321
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data1(0) => data1(4),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_322
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data1(0) => data1(5),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_323
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data1(0) => data1(6),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_324
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data1(0) => data1(7),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_325
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data1(0) => data1(8),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_326
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data1(0) => data1(9),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_32 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg_i_2__15\ : in STD_LOGIC;
    \q_reg_i_2__15_0\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg_i_2__31\ : in STD_LOGIC;
    \q_reg_i_2__41\ : in STD_LOGIC;
    \q_reg_i_2__41_0\ : in STD_LOGIC;
    \q_reg_i_2__42\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_32 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_32;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_32 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_263
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data1(0) => data1(0),
      data2(0) => data2(0),
      data3(0) => data3(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      \q_reg_i_2__31\ => \q_reg_i_2__31\,
      r1(1 downto 0) => r1(1 downto 0),
      r2(0) => r2(1),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_264
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data1(0) => data1(10),
      data2(0) => data2(10),
      data3(0) => data3(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      \q_reg_i_2__41\ => \q_reg_i_2__41\,
      \q_reg_i_2__41_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_265
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data1(0) => data1(11),
      data2(0) => data2(11),
      data3(0) => data3(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      \q_reg_i_2__42\ => \q_reg_i_2__42\,
      \q_reg_i_2__42_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_266
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data1(0) => data1(12),
      data2(0) => data2(12),
      data3(0) => data3(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      \q_reg_i_2__43\ => \q_reg_i_2__42\,
      \q_reg_i_2__43_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_267
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data1(0) => data1(13),
      data2(0) => data2(13),
      data3(0) => data3(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      \q_reg_i_2__44\ => \q_reg_i_2__42\,
      \q_reg_i_2__44_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_268
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data1(0) => data1(14),
      data2(0) => data2(14),
      data3(0) => data3(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      \q_reg_i_2__45\ => \q_reg_i_2__42\,
      \q_reg_i_2__45_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_269
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data1(0) => data1(15),
      data2(0) => data2(15),
      data3(0) => data3(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      \q_reg_i_2__46\ => \q_reg_i_2__42\,
      \q_reg_i_2__46_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_270
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data1(0) => data1(16),
      data2(0) => data2(16),
      data3(0) => data3(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      \q_reg_i_2__15\ => \q_reg_i_2__15\,
      \q_reg_i_2__15_0\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__47\ => \q_reg_i_2__42\,
      \q_reg_i_2__47_0\ => \q_reg_i_2__41_0\,
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_271
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data1(0) => data1(17),
      data2(0) => data2(17),
      data3(0) => data3(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      \q_reg_i_2__16\ => \q_reg_i_2__15\,
      \q_reg_i_2__16_0\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__48\ => \q_reg_i_2__42\,
      \q_reg_i_2__48_0\ => \q_reg_i_2__41_0\,
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_272
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data1(0) => data1(18),
      data2(0) => data2(18),
      data3(0) => data3(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      \q_reg_i_2__17\ => \q_reg_i_2__15\,
      \q_reg_i_2__17_0\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__49\ => \q_reg_i_2__42\,
      r2(0) => r2(0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_273
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data1(0) => data1(19),
      data2(0) => data2(19),
      data3(0) => data3(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      \q_reg_i_2__18\ => \q_reg_i_2__15\,
      \q_reg_i_2__18_0\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__50\ => \q_reg_i_2__42\,
      r2(0) => r2(0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_274
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data1(0) => data1(1),
      data2(0) => data2(1),
      data3(0) => data3(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      \q_reg_i_2__32\ => \q_reg_i_2__41\,
      \q_reg_i_2__32_0\ => \q_reg_i_2__31\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_275
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data1(0) => data1(20),
      data2(0) => data2(20),
      data3(0) => data3(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      \q_reg_i_2__19\ => \q_reg_i_2__15\,
      \q_reg_i_2__19_0\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__51\ => \q_reg_i_2__42\,
      r2(0) => r2(0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_276
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data1(0) => data1(21),
      data2(0) => data2(21),
      data3(0) => data3(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      \q_reg_i_2__20\ => \q_reg_i_2__15\,
      \q_reg_i_2__20_0\ => \q_reg_i_2__15_0\,
      \q_reg_i_2__52\ => \q_reg_i_2__42\,
      r2(0) => r2(0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_277
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data1(0) => data1(22),
      data2(0) => data2(22),
      data3(0) => data3(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      \q_reg_i_2__21\ => \q_reg_i_2__15\,
      \q_reg_i_2__21_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_278
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data1(0) => data1(23),
      data2(0) => data2(23),
      data3(0) => data3(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      \q_reg_i_2__22\ => \q_reg_i_2__15\,
      \q_reg_i_2__22_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_279
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data1(0) => data1(24),
      data2(0) => data2(24),
      data3(0) => data3(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      \q_reg_i_2__23\ => \q_reg_i_2__15\,
      \q_reg_i_2__23_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_280
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data1(0) => data1(25),
      data2(0) => data2(25),
      data3(0) => data3(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      \q_reg_i_2__24\ => \q_reg_i_2__15\,
      \q_reg_i_2__24_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_281
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data1(0) => data1(26),
      data2(0) => data2(26),
      data3(0) => data3(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      \q_reg_i_2__25\ => \q_reg_i_2__15\,
      \q_reg_i_2__25_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_282
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data1(0) => data1(27),
      data2(0) => data2(27),
      data3(0) => data3(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      \q_reg_i_2__26\ => \q_reg_i_2__15\,
      \q_reg_i_2__26_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_283
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data1(0) => data1(28),
      data2(0) => data2(28),
      data3(0) => data3(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      \q_reg_i_2__27\ => \q_reg_i_2__15\,
      \q_reg_i_2__27_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_284
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data1(0) => data1(29),
      data2(0) => data2(29),
      data3(0) => data3(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      \q_reg_i_2__28\ => \q_reg_i_2__15\,
      \q_reg_i_2__28_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_285
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data1(0) => data1(2),
      data2(0) => data2(2),
      data3(0) => data3(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      \q_reg_i_2__33\ => \q_reg_i_2__41\,
      \q_reg_i_2__33_0\ => \q_reg_i_2__31\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_286
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data1(0) => data1(30),
      data2(0) => data2(30),
      data3(0) => data3(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      \q_reg_i_2__29\ => \q_reg_i_2__15\,
      \q_reg_i_2__29_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_287
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data1(0) => data1(31),
      data2(0) => data2(31),
      data3(0) => data3(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      \q_reg_i_2__30\ => \q_reg_i_2__15\,
      \q_reg_i_2__30_0\ => \q_reg_i_2__15_0\,
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_288
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data1(0) => data1(3),
      data2(0) => data2(3),
      data3(0) => data3(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      \q_reg_i_2__34\ => \q_reg_i_2__41\,
      \q_reg_i_2__34_0\ => \q_reg_i_2__31\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_289
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data1(0) => data1(4),
      data2(0) => data2(4),
      data3(0) => data3(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      \q_reg_i_2__35\ => \q_reg_i_2__41\,
      \q_reg_i_2__35_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_290
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data1(0) => data1(5),
      data2(0) => data2(5),
      data3(0) => data3(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      \q_reg_i_2__36\ => \q_reg_i_2__41\,
      \q_reg_i_2__36_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_291
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data1(0) => data1(6),
      data2(0) => data2(6),
      data3(0) => data3(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      \q_reg_i_2__37\ => \q_reg_i_2__41\,
      \q_reg_i_2__37_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_292
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data1(0) => data1(7),
      data2(0) => data2(7),
      data3(0) => data3(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      \q_reg_i_2__38\ => \q_reg_i_2__41\,
      \q_reg_i_2__38_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_293
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data1(0) => data1(8),
      data2(0) => data2(8),
      data3(0) => data3(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      \q_reg_i_2__39\ => \q_reg_i_2__41\,
      \q_reg_i_2__39_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_294
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data1(0) => data1(9),
      data2(0) => data2(9),
      data3(0) => data3(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      \q_reg_i_2__40\ => \q_reg_i_2__41\,
      \q_reg_i_2__40_0\ => \q_reg_i_2__41_0\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_33 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    r1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_reg_63 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q_reg_64 : in STD_LOGIC;
    q_reg_65 : in STD_LOGIC;
    q_reg_66 : in STD_LOGIC;
    q_reg_67 : in STD_LOGIC;
    q_reg_68 : in STD_LOGIC;
    q_reg_69 : in STD_LOGIC;
    q_reg_70 : in STD_LOGIC;
    q_reg_71 : in STD_LOGIC;
    q_reg_72 : in STD_LOGIC;
    q_reg_73 : in STD_LOGIC;
    q_reg_74 : in STD_LOGIC;
    q_reg_75 : in STD_LOGIC;
    q_reg_76 : in STD_LOGIC;
    q_reg_77 : in STD_LOGIC;
    q_reg_78 : in STD_LOGIC;
    q_reg_79 : in STD_LOGIC;
    \q_reg_i_5__15\ : in STD_LOGIC;
    \q_reg_i_5__15_0\ : in STD_LOGIC;
    q_reg_80 : in STD_LOGIC;
    q_reg_81 : in STD_LOGIC;
    q_reg_82 : in STD_LOGIC;
    q_reg_83 : in STD_LOGIC;
    q_reg_84 : in STD_LOGIC;
    q_reg_85 : in STD_LOGIC;
    q_reg_86 : in STD_LOGIC;
    q_reg_87 : in STD_LOGIC;
    q_reg_88 : in STD_LOGIC;
    q_reg_89 : in STD_LOGIC;
    q_reg_90 : in STD_LOGIC;
    q_reg_91 : in STD_LOGIC;
    q_reg_92 : in STD_LOGIC;
    q_reg_93 : in STD_LOGIC;
    q_reg_94 : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_95 : in STD_LOGIC;
    \q_reg_i_5__31\ : in STD_LOGIC;
    \q_reg_i_5__31_0\ : in STD_LOGIC;
    q_reg_96 : in STD_LOGIC;
    q_reg_97 : in STD_LOGIC;
    q_reg_98 : in STD_LOGIC;
    q_reg_99 : in STD_LOGIC;
    q_reg_100 : in STD_LOGIC;
    q_reg_101 : in STD_LOGIC;
    q_reg_102 : in STD_LOGIC;
    q_reg_103 : in STD_LOGIC;
    q_reg_104 : in STD_LOGIC;
    q_reg_105 : in STD_LOGIC;
    \q_reg_i_5__41\ : in STD_LOGIC;
    q_reg_106 : in STD_LOGIC;
    q_reg_107 : in STD_LOGIC;
    q_reg_108 : in STD_LOGIC;
    q_reg_109 : in STD_LOGIC;
    q_reg_110 : in STD_LOGIC;
    q_reg_111 : in STD_LOGIC;
    q_reg_112 : in STD_LOGIC;
    q_reg_113 : in STD_LOGIC;
    q_reg_114 : in STD_LOGIC;
    q_reg_115 : in STD_LOGIC;
    q_reg_116 : in STD_LOGIC;
    q_reg_117 : in STD_LOGIC;
    q_reg_118 : in STD_LOGIC;
    q_reg_119 : in STD_LOGIC;
    q_reg_120 : in STD_LOGIC;
    q_reg_121 : in STD_LOGIC;
    q_reg_122 : in STD_LOGIC;
    q_reg_123 : in STD_LOGIC;
    q_reg_124 : in STD_LOGIC;
    q_reg_125 : in STD_LOGIC;
    q_reg_126 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_33 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_33;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_33 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_231
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data29(0) => data29(0),
      data30(0) => data30(0),
      data31(0) => data31(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      q_reg_2 => q_reg_63,
      q_reg_3 => q_reg_95,
      \q_reg_i_5__31_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__31_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_232
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data29(0) => data29(10),
      data30(0) => data30(10),
      data31(0) => data31(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      q_reg_2 => q_reg_73,
      q_reg_3 => q_reg_105,
      \q_reg_i_5__41_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__41_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_233
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data29(0) => data29(11),
      data30(0) => data30(11),
      data31(0) => data31(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      q_reg_2 => q_reg_74,
      q_reg_3 => q_reg_106,
      \q_reg_i_5__42_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__42_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_234
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data29(0) => data29(12),
      data30(0) => data30(12),
      data31(0) => data31(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      q_reg_2 => q_reg_75,
      q_reg_3 => q_reg_107,
      \q_reg_i_5__43_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__43_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_235
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data29(0) => data29(13),
      data30(0) => data30(13),
      data31(0) => data31(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      q_reg_2 => q_reg_76,
      q_reg_3 => q_reg_108,
      \q_reg_i_5__44_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__44_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_236
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data29(0) => data29(14),
      data30(0) => data30(14),
      data31(0) => data31(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      q_reg_2 => q_reg_77,
      q_reg_3 => q_reg_109,
      \q_reg_i_5__45_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__45_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_237
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data29(0) => data29(15),
      data30(0) => data30(15),
      data31(0) => data31(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      q_reg_2 => q_reg_78,
      q_reg_3 => q_reg_110,
      \q_reg_i_5__46_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__46_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_238
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data29(0) => data29(16),
      data30(0) => data30(16),
      data31(0) => data31(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      q_reg_2 => q_reg_79,
      q_reg_3 => q_reg_111,
      \q_reg_i_5__15_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__15_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__47_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__47_1\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_239
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data29(0) => data29(17),
      data30(0) => data30(17),
      data31(0) => data31(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      q_reg_2 => q_reg_80,
      q_reg_3 => q_reg_112,
      \q_reg_i_5__16_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__16_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__48_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__48_1\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_240
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data29(0) => data29(18),
      data30(0) => data30(18),
      data31(0) => data31(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      q_reg_2 => q_reg_81,
      q_reg_3 => q_reg_113,
      \q_reg_i_5__17_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__17_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__49_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__49_1\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_241
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data29(0) => data29(19),
      data30(0) => data30(19),
      data31(0) => data31(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      q_reg_2 => q_reg_82,
      q_reg_3 => q_reg_114,
      \q_reg_i_5__18_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__18_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__50_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__50_1\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_242
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data29(0) => data29(1),
      data30(0) => data30(1),
      data31(0) => data31(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      q_reg_2 => q_reg_64,
      q_reg_3 => q_reg_96,
      \q_reg_i_5__32_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__32_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_243
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data29(0) => data29(20),
      data30(0) => data30(20),
      data31(0) => data31(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      q_reg_2 => q_reg_83,
      q_reg_3 => q_reg_115,
      \q_reg_i_5__19_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__19_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__51_0\ => \q_reg_i_5__41\,
      \q_reg_i_5__51_1\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_244
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data29(0) => data29(21),
      data30(0) => data30(21),
      data31(0) => data31(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      q_reg_2 => q_reg_84,
      q_reg_3 => q_reg_116,
      \q_reg_i_5__20_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__20_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__52_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_245
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data29(0) => data29(22),
      data30(0) => data30(22),
      data31(0) => data31(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      q_reg_2 => q_reg_85,
      q_reg_3 => q_reg_117,
      \q_reg_i_5__21_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__21_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__53_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_246
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data29(0) => data29(23),
      data30(0) => data30(23),
      data31(0) => data31(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      q_reg_2 => q_reg_86,
      q_reg_3 => q_reg_118,
      \q_reg_i_5__22_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__22_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__54_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_247
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data29(0) => data29(24),
      data30(0) => data30(24),
      data31(0) => data31(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      q_reg_2 => q_reg_87,
      q_reg_3 => q_reg_119,
      \q_reg_i_5__23_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__23_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__55_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_248
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data29(0) => data29(25),
      data30(0) => data30(25),
      data31(0) => data31(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      q_reg_2 => q_reg_88,
      q_reg_3 => q_reg_120,
      \q_reg_i_5__24_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__24_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__56_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_249
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data29(0) => data29(26),
      data30(0) => data30(26),
      data31(0) => data31(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      q_reg_2 => q_reg_89,
      q_reg_3 => q_reg_121,
      \q_reg_i_5__25_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__25_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__57_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_250
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data29(0) => data29(27),
      data30(0) => data30(27),
      data31(0) => data31(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      q_reg_2 => q_reg_90,
      q_reg_3 => q_reg_122,
      \q_reg_i_5__26_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__26_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__58_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_251
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data29(0) => data29(28),
      data30(0) => data30(28),
      data31(0) => data31(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      q_reg_2 => q_reg_91,
      q_reg_3 => q_reg_123,
      \q_reg_i_5__27_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__27_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__59_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_252
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data29(0) => data29(29),
      data30(0) => data30(29),
      data31(0) => data31(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      q_reg_2 => q_reg_92,
      q_reg_3 => q_reg_124,
      \q_reg_i_5__28_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__28_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__60_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_253
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data29(0) => data29(2),
      data30(0) => data30(2),
      data31(0) => data31(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      q_reg_2 => q_reg_65,
      q_reg_3 => q_reg_97,
      \q_reg_i_5__33_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__33_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_254
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data29(0) => data29(30),
      data30(0) => data30(30),
      data31(0) => data31(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      q_reg_2 => q_reg_93,
      q_reg_3 => q_reg_125,
      \q_reg_i_5__29_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__29_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__61_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_255
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data29(0) => data29(31),
      data30(0) => data30(31),
      data31(0) => data31(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      q_reg_2 => q_reg_94,
      q_reg_3 => q_reg_126,
      \q_reg_i_5__30_0\ => \q_reg_i_5__15\,
      \q_reg_i_5__30_1\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__62_0\ => \q_reg_i_5__31_0\,
      r1(0) => r1(2),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_256
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data29(0) => data29(3),
      data30(0) => data30(3),
      data31(0) => data31(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      q_reg_2 => q_reg_66,
      q_reg_3 => q_reg_98,
      \q_reg_i_5__34_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__34_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_257
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data29(0) => data29(4),
      data30(0) => data30(4),
      data31(0) => data31(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      q_reg_2 => q_reg_67,
      q_reg_3 => q_reg_99,
      \q_reg_i_5__35_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__35_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_258
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data29(0) => data29(5),
      data30(0) => data30(5),
      data31(0) => data31(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      q_reg_2 => q_reg_68,
      q_reg_3 => q_reg_100,
      \q_reg_i_5__36_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__36_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_259
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data29(0) => data29(6),
      data30(0) => data30(6),
      data31(0) => data31(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      q_reg_2 => q_reg_69,
      q_reg_3 => q_reg_101,
      \q_reg_i_5__37_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__37_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_260
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data29(0) => data29(7),
      data30(0) => data30(7),
      data31(0) => data31(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      q_reg_2 => q_reg_70,
      q_reg_3 => q_reg_102,
      \q_reg_i_5__38_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__38_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_261
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data29(0) => data29(8),
      data30(0) => data30(8),
      data31(0) => data31(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      q_reg_2 => q_reg_71,
      q_reg_3 => q_reg_103,
      \q_reg_i_5__39_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__39_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_262
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data29(0) => data29(9),
      data30(0) => data30(9),
      data31(0) => data31(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      q_reg_2 => q_reg_72,
      q_reg_3 => q_reg_104,
      \q_reg_i_5__40_0\ => \q_reg_i_5__31\,
      \q_reg_i_5__40_1\ => \q_reg_i_5__31_0\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(0) => r2(1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_34 is
  port (
    data27 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_34 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_34;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_34 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_199
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data27(0) => data27(0),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_200
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data27(0) => data27(10),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_201
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data27(0) => data27(11),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_202
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data27(0) => data27(12),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_203
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data27(0) => data27(13),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_204
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data27(0) => data27(14),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_205
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data27(0) => data27(15),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_206
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data27(0) => data27(16),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_207
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data27(0) => data27(17),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_208
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data27(0) => data27(18),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_209
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data27(0) => data27(19),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_210
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data27(0) => data27(1),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_211
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data27(0) => data27(20),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_212
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data27(0) => data27(21),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_213
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data27(0) => data27(22),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_214
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data27(0) => data27(23),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_215
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data27(0) => data27(24),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_216
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data27(0) => data27(25),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_217
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data27(0) => data27(26),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_218
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data27(0) => data27(27),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_219
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data27(0) => data27(28),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_220
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data27(0) => data27(29),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_221
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data27(0) => data27(2),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_222
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data27(0) => data27(30),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_223
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data27(0) => data27(31),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_224
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data27(0) => data27(3),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_225
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data27(0) => data27(4),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_226
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data27(0) => data27(5),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_227
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data27(0) => data27(6),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_228
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data27(0) => data27(7),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_229
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data27(0) => data27(8),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_230
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data27(0) => data27(9),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_35 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_35 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_35;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_35 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_167
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data26(0) => data26(0),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_168
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data26(0) => data26(10),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_169
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data26(0) => data26(11),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_170
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data26(0) => data26(12),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_171
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data26(0) => data26(13),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_172
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data26(0) => data26(14),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_173
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data26(0) => data26(15),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_174
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data26(0) => data26(16),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_175
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data26(0) => data26(17),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_176
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data26(0) => data26(18),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_177
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data26(0) => data26(19),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_178
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data26(0) => data26(1),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_179
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data26(0) => data26(20),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_180
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data26(0) => data26(21),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_181
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data26(0) => data26(22),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_182
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data26(0) => data26(23),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_183
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data26(0) => data26(24),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_184
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data26(0) => data26(25),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_185
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data26(0) => data26(26),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_186
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data26(0) => data26(27),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_187
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data26(0) => data26(28),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_188
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data26(0) => data26(29),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_189
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data26(0) => data26(2),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_190
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data26(0) => data26(30),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_191
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data26(0) => data26(31),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_192
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data26(0) => data26(3),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_193
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data26(0) => data26(4),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_194
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data26(0) => data26(5),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_195
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data26(0) => data26(6),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_196
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data26(0) => data26(7),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_197
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data26(0) => data26(8),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_198
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data26(0) => data26(9),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_36 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_36 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_36;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_36 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_135
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data25(0) => data25(0),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_136
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data25(0) => data25(10),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_137
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data25(0) => data25(11),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_138
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data25(0) => data25(12),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_139
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data25(0) => data25(13),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_140
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data25(0) => data25(14),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_141
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data25(0) => data25(15),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_142
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data25(0) => data25(16),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_143
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data25(0) => data25(17),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_144
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data25(0) => data25(18),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_145
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data25(0) => data25(19),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_146
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data25(0) => data25(1),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_147
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data25(0) => data25(20),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_148
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data25(0) => data25(21),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_149
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data25(0) => data25(22),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_150
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data25(0) => data25(23),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_151
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data25(0) => data25(24),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_152
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data25(0) => data25(25),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_153
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data25(0) => data25(26),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_154
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data25(0) => data25(27),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_155
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data25(0) => data25(28),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_156
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data25(0) => data25(29),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_157
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data25(0) => data25(2),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_158
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data25(0) => data25(30),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_159
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data25(0) => data25(31),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_160
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data25(0) => data25(3),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_161
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data25(0) => data25(4),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_162
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data25(0) => data25(5),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_163
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data25(0) => data25(6),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_164
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data25(0) => data25(7),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_165
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data25(0) => data25(8),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_166
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data25(0) => data25(9),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_37 is
  port (
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC;
    q_reg_32 : out STD_LOGIC;
    q_reg_33 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC;
    q_reg_36 : out STD_LOGIC;
    q_reg_37 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg_i_5__15\ : in STD_LOGIC;
    \q_reg_i_5__15_0\ : in STD_LOGIC;
    \q_reg_i_5__31\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg_i_5__41\ : in STD_LOGIC;
    \q_reg_i_5__42\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_37 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_37;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_37 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_103
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data25(0) => data25(0),
      data26(0) => data26(0),
      data27(0) => data27(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_31,
      \q_reg_i_5__31\ => \q_reg_i_5__31\,
      r1(1 downto 0) => r1(1 downto 0),
      r2(0) => r2(0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_104
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data25(0) => data25(10),
      data26(0) => data26(10),
      data27(0) => data27(10),
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_41,
      \q_reg_i_5__41\ => \q_reg_i_5__31\,
      \q_reg_i_5__41_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_105
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data25(0) => data25(11),
      data26(0) => data26(11),
      data27(0) => data27(11),
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_42,
      \q_reg_i_5__42\ => \q_reg_i_5__42\,
      \q_reg_i_5__42_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_106
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data25(0) => data25(12),
      data26(0) => data26(12),
      data27(0) => data27(12),
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_43,
      \q_reg_i_5__43\ => \q_reg_i_5__42\,
      \q_reg_i_5__43_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_107
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data25(0) => data25(13),
      data26(0) => data26(13),
      data27(0) => data27(13),
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_44,
      \q_reg_i_5__44\ => \q_reg_i_5__42\,
      \q_reg_i_5__44_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_108
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data25(0) => data25(14),
      data26(0) => data26(14),
      data27(0) => data27(14),
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_45,
      \q_reg_i_5__45\ => \q_reg_i_5__42\,
      \q_reg_i_5__45_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_109
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data25(0) => data25(15),
      data26(0) => data26(15),
      data27(0) => data27(15),
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_46,
      \q_reg_i_5__46\ => \q_reg_i_5__42\,
      \q_reg_i_5__46_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_110
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data25(0) => data25(16),
      data26(0) => data26(16),
      data27(0) => data27(16),
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_47,
      \q_reg_i_5__15\ => \q_reg_i_5__15\,
      \q_reg_i_5__15_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__47\ => \q_reg_i_5__42\,
      \q_reg_i_5__47_0\ => \q_reg_i_5__41\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_111
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data25(0) => data25(17),
      data26(0) => data26(17),
      data27(0) => data27(17),
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_48,
      \q_reg_i_5__16\ => \q_reg_i_5__15\,
      \q_reg_i_5__16_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__48\ => \q_reg_i_5__42\,
      \q_reg_i_5__48_0\ => \q_reg_i_5__41\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_112
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data25(0) => data25(18),
      data26(0) => data26(18),
      data27(0) => data27(18),
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_49,
      \q_reg_i_5__17\ => \q_reg_i_5__15\,
      \q_reg_i_5__17_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__49\ => \q_reg_i_5__42\,
      \q_reg_i_5__49_0\ => \q_reg_i_5__41\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_113
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data25(0) => data25(19),
      data26(0) => data26(19),
      data27(0) => data27(19),
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_50,
      \q_reg_i_5__18\ => \q_reg_i_5__15\,
      \q_reg_i_5__18_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__50\ => \q_reg_i_5__42\,
      \q_reg_i_5__50_0\ => \q_reg_i_5__41\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_114
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data25(0) => data25(1),
      data26(0) => data26(1),
      data27(0) => data27(1),
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_32,
      \q_reg_i_5__32\ => \q_reg_i_5__31\,
      \q_reg_i_5__32_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_115
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data25(0) => data25(20),
      data26(0) => data26(20),
      data27(0) => data27(20),
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_51,
      \q_reg_i_5__19\ => \q_reg_i_5__15\,
      \q_reg_i_5__19_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__51\ => \q_reg_i_5__42\,
      \q_reg_i_5__51_0\ => \q_reg_i_5__41\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_116
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data25(0) => data25(21),
      data26(0) => data26(21),
      data27(0) => data27(21),
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_52,
      \q_reg_i_5__20\ => \q_reg_i_5__15\,
      \q_reg_i_5__20_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__52\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_117
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data25(0) => data25(22),
      data26(0) => data26(22),
      data27(0) => data27(22),
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_53,
      \q_reg_i_5__21\ => \q_reg_i_5__15\,
      \q_reg_i_5__21_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__53\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_118
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data25(0) => data25(23),
      data26(0) => data26(23),
      data27(0) => data27(23),
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_54,
      \q_reg_i_5__22\ => \q_reg_i_5__15\,
      \q_reg_i_5__22_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__54\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_119
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data25(0) => data25(24),
      data26(0) => data26(24),
      data27(0) => data27(24),
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_55,
      \q_reg_i_5__23\ => \q_reg_i_5__15\,
      \q_reg_i_5__23_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__55\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_120
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data25(0) => data25(25),
      data26(0) => data26(25),
      data27(0) => data27(25),
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_56,
      \q_reg_i_5__24\ => \q_reg_i_5__15\,
      \q_reg_i_5__24_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__56\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_121
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data25(0) => data25(26),
      data26(0) => data26(26),
      data27(0) => data27(26),
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_57,
      \q_reg_i_5__25\ => \q_reg_i_5__15\,
      \q_reg_i_5__25_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__57\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_122
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data25(0) => data25(27),
      data26(0) => data26(27),
      data27(0) => data27(27),
      q_reg_0 => q_reg_26,
      q_reg_1 => q_reg_58,
      \q_reg_i_5__26\ => \q_reg_i_5__15\,
      \q_reg_i_5__26_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__58\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_123
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data25(0) => data25(28),
      data26(0) => data26(28),
      data27(0) => data27(28),
      q_reg_0 => q_reg_27,
      q_reg_1 => q_reg_59,
      \q_reg_i_5__27\ => \q_reg_i_5__15\,
      \q_reg_i_5__27_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__59\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_124
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data25(0) => data25(29),
      data26(0) => data26(29),
      data27(0) => data27(29),
      q_reg_0 => q_reg_28,
      q_reg_1 => q_reg_60,
      \q_reg_i_5__28\ => \q_reg_i_5__15\,
      \q_reg_i_5__28_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__60\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_125
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data25(0) => data25(2),
      data26(0) => data26(2),
      data27(0) => data27(2),
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_33,
      \q_reg_i_5__33\ => \q_reg_i_5__31\,
      \q_reg_i_5__33_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_126
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data25(0) => data25(30),
      data26(0) => data26(30),
      data27(0) => data27(30),
      q_reg_0 => q_reg_29,
      q_reg_1 => q_reg_61,
      \q_reg_i_5__29\ => \q_reg_i_5__15\,
      \q_reg_i_5__29_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__61\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_127
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data25(0) => data25(31),
      data26(0) => data26(31),
      data27(0) => data27(31),
      q_reg_0 => q_reg_30,
      q_reg_1 => q_reg_62,
      \q_reg_i_5__30\ => \q_reg_i_5__15\,
      \q_reg_i_5__30_0\ => \q_reg_i_5__15_0\,
      \q_reg_i_5__62\ => \q_reg_i_5__41\,
      r2(0) => r2(1),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_128
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data25(0) => data25(3),
      data26(0) => data26(3),
      data27(0) => data27(3),
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_34,
      \q_reg_i_5__34\ => \q_reg_i_5__31\,
      \q_reg_i_5__34_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_129
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data25(0) => data25(4),
      data26(0) => data26(4),
      data27(0) => data27(4),
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_35,
      \q_reg_i_5__35\ => \q_reg_i_5__31\,
      \q_reg_i_5__35_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_130
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data25(0) => data25(5),
      data26(0) => data26(5),
      data27(0) => data27(5),
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_36,
      \q_reg_i_5__36\ => \q_reg_i_5__31\,
      \q_reg_i_5__36_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_131
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data25(0) => data25(6),
      data26(0) => data26(6),
      data27(0) => data27(6),
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_37,
      \q_reg_i_5__37\ => \q_reg_i_5__31\,
      \q_reg_i_5__37_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_132
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data25(0) => data25(7),
      data26(0) => data26(7),
      data27(0) => data27(7),
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_38,
      \q_reg_i_5__38\ => \q_reg_i_5__31\,
      \q_reg_i_5__38_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_133
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data25(0) => data25(8),
      data26(0) => data26(8),
      data27(0) => data27(8),
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_39,
      \q_reg_i_5__39\ => \q_reg_i_5__31\,
      \q_reg_i_5__39_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_134
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data25(0) => data25(9),
      data26(0) => data26(9),
      data27(0) => data27(9),
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_40,
      \q_reg_i_5__40\ => \q_reg_i_5__31\,
      \q_reg_i_5__40_0\ => \q_reg_i_5__41\,
      r1(1 downto 0) => r1(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_38 is
  port (
    data23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_38 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_38;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_38 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_71
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data23(0) => data23(0),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_72
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data23(0) => data23(10),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_73
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data23(0) => data23(11),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_74
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data23(0) => data23(12),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_75
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data23(0) => data23(13),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_76
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data23(0) => data23(14),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_77
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data23(0) => data23(15),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_78
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data23(0) => data23(16),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_79
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data23(0) => data23(17),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_80
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data23(0) => data23(18),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_81
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data23(0) => data23(19),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_82
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data23(0) => data23(1),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_83
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data23(0) => data23(20),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_84
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data23(0) => data23(21),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_85
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data23(0) => data23(22),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_86
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data23(0) => data23(23),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_87
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data23(0) => data23(24),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_88
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data23(0) => data23(25),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_89
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data23(0) => data23(26),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_90
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data23(0) => data23(27),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_91
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data23(0) => data23(28),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_92
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data23(0) => data23(29),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_93
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data23(0) => data23(2),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_94
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data23(0) => data23(30),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_95
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data23(0) => data23(31),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_96
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data23(0) => data23(3),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_97
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data23(0) => data23(4),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_98
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data23(0) => data23(5),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_99
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data23(0) => data23(6),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_100
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data23(0) => data23(7),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_101
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data23(0) => data23(8),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_102
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data23(0) => data23(9),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_39 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_39 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_39;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_39 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data22(0) => data22(0),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_40
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data22(0) => data22(10),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_41
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data22(0) => data22(11),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_42
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data22(0) => data22(12),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_43
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data22(0) => data22(13),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_44
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data22(0) => data22(14),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_45
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data22(0) => data22(15),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_46
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data22(0) => data22(16),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_47
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data22(0) => data22(17),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_48
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data22(0) => data22(18),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_49
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data22(0) => data22(19),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_50
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data22(0) => data22(1),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_51
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data22(0) => data22(20),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_52
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data22(0) => data22(21),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_53
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data22(0) => data22(22),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_54
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data22(0) => data22(23),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_55
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data22(0) => data22(24),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_56
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data22(0) => data22(25),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_57
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data22(0) => data22(26),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_58
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data22(0) => data22(27),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_59
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data22(0) => data22(28),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_60
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data22(0) => data22(29),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_61
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data22(0) => data22(2),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_62
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data22(0) => data22(30),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_63
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data22(0) => data22(31),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_64
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data22(0) => data22(3),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_65
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data22(0) => data22(4),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_66
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data22(0) => data22(5),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_67
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data22(0) => data22(6),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_68
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data22(0) => data22(7),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_69
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data22(0) => data22(8),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_70
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data22(0) => data22(9),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_4 is
  port (
    PCOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PCEn_i_13 : out STD_LOGIC;
    PCEn_i_16 : out STD_LOGIC;
    PCEn_i_7 : out STD_LOGIC;
    PCEn_i_10 : out STD_LOGIC;
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ArithR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PCIn_reg[28]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_4 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_4;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_4 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1133
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(0),
      Q(0) => Q(0),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1134
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(10),
      Q(0) => Q(10),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1135
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(11),
      Q(0) => Q(11),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1136
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(12),
      Q(0) => Q(12),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1137
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(13),
      Q(0) => Q(13),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1138
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(14),
      Q(0) => Q(14),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1139
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(15),
      Q(0) => Q(15),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1140
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(16),
      Q(0) => Q(16),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1141
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(17),
      Q(0) => Q(17),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1142
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(18),
      Q(0) => Q(18),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1143
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(19),
      Q(0) => Q(19),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1144
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(1),
      Q(0) => Q(1),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1145
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(20),
      Q(0) => Q(20),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1146
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(21),
      Q(0) => Q(21),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1147
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(22),
      Q(0) => Q(22),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1148
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(23),
      Q(0) => Q(23),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1149
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(24),
      Q(0) => Q(24),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1150
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(25),
      Q(0) => Q(25),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1151
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(26),
      Q(0) => Q(26),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1152
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(27),
      Q(0) => Q(27),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1153
     port map (
      Clock => Clock,
      \PCIn_reg[28]_i_1\(0) => \PCIn_reg[28]_i_1\(0),
      PCOut(0) => PCOut(28),
      Q(0) => Q(28),
      Reset => Reset,
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_3
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1154
     port map (
      Clock => Clock,
      \PCIn_reg[29]_i_1\(0) => \PCIn_reg[28]_i_1\(0),
      PCOut(0) => PCOut(29),
      Q(0) => Q(29),
      Reset => Reset,
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_3
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1155
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(2),
      Q(0) => Q(2),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1156
     port map (
      Clock => Clock,
      \PCIn_reg[30]_i_1\(0) => \PCIn_reg[28]_i_1\(0),
      PCOut(0) => PCOut(30),
      Q(0) => Q(30),
      Reset => Reset,
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_3
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1157
     port map (
      ArithR(31 downto 0) => ArithR(31 downto 0),
      Clock => Clock,
      PCEn_i_10_0 => PCEn_i_10,
      PCEn_i_13_0 => PCEn_i_13,
      PCEn_i_16_0 => PCEn_i_16,
      PCEn_i_7_0 => PCEn_i_7,
      \PCIn_reg[31]_i_1\(0) => \PCIn_reg[28]_i_1\(0),
      PCOut(0) => PCOut(31),
      Q(0) => Q(31),
      Reset => Reset,
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_3
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1158
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(3),
      Q(0) => Q(3),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1159
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(4),
      Q(0) => Q(4),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1160
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(5),
      Q(0) => Q(5),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1161
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(6),
      Q(0) => Q(6),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1162
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(7),
      Q(0) => Q(7),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1163
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(8),
      Q(0) => Q(8),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1164
     port map (
      Clock => Clock,
      PCOut(0) => PCOut(9),
      Q(0) => Q(9),
      Reset => Reset,
      q_reg_0 => q_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_5 is
  port (
    q : out STD_LOGIC;
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    WrCLO : in STD_LOGIC;
    CLOResult : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_5 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_5;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_5 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1127
     port map (
      CLOResult(0) => CLOResult(0),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q => q
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1128
     port map (
      CLOResult(0) => CLOResult(1),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q_reg_0 => q_reg
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1129
     port map (
      CLOResult(0) => CLOResult(2),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q_reg_0 => q_reg_0
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1130
     port map (
      CLOResult(0) => CLOResult(3),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q_reg_0 => q_reg_1
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1131
     port map (
      CLOResult(0) => CLOResult(4),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q_reg_0 => q_reg_2
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1132
     port map (
      CLOResult(0) => CLOResult(5),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q_reg_0 => q_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_6 is
  port (
    A : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    q_reg_1 : out STD_LOGIC;
    q_reg_2 : out STD_LOGIC;
    q_reg_3 : out STD_LOGIC;
    q_reg_4 : out STD_LOGIC;
    q_reg_5 : out STD_LOGIC;
    q_reg_6 : out STD_LOGIC;
    q_reg_7 : out STD_LOGIC;
    q_reg_8 : out STD_LOGIC;
    q_reg_9 : out STD_LOGIC;
    q_reg_10 : out STD_LOGIC;
    q_reg_11 : out STD_LOGIC;
    q_reg_12 : out STD_LOGIC;
    q_reg_13 : out STD_LOGIC;
    q_reg_14 : out STD_LOGIC;
    q_reg_15 : out STD_LOGIC;
    q_reg_16 : out STD_LOGIC;
    q_reg_17 : out STD_LOGIC;
    q_reg_18 : out STD_LOGIC;
    q_reg_19 : out STD_LOGIC;
    q_reg_20 : out STD_LOGIC;
    q_reg_21 : out STD_LOGIC;
    q_reg_22 : out STD_LOGIC;
    q_reg_23 : out STD_LOGIC;
    q_reg_24 : out STD_LOGIC;
    q_reg_25 : out STD_LOGIC;
    q_reg_26 : out STD_LOGIC;
    SHAMT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_27 : out STD_LOGIC;
    q_reg_28 : out STD_LOGIC;
    q_reg_29 : out STD_LOGIC;
    q_reg_30 : out STD_LOGIC;
    q_reg_31 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    q_reg_32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_33 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PCEn_i_5 : out STD_LOGIC;
    q_reg_34 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PCEn_i_8 : out STD_LOGIC;
    q_reg_35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_37 : out STD_LOGIC;
    PCEn_i_6 : out STD_LOGIC;
    PCEn_i_6_0 : out STD_LOGIC;
    q_reg_38 : out STD_LOGIC;
    q_reg_39 : out STD_LOGIC;
    q_reg_40 : out STD_LOGIC;
    q_reg_41 : out STD_LOGIC;
    q_reg_42 : out STD_LOGIC;
    q_reg_43 : out STD_LOGIC;
    q_reg_44 : out STD_LOGIC;
    q_reg_45 : out STD_LOGIC;
    q_reg_46 : out STD_LOGIC;
    q_reg_47 : out STD_LOGIC;
    q_reg_48 : out STD_LOGIC;
    q_reg_49 : out STD_LOGIC;
    q_reg_50 : out STD_LOGIC;
    q_reg_51 : out STD_LOGIC;
    q_reg_52 : out STD_LOGIC;
    q_reg_53 : out STD_LOGIC;
    q_reg_54 : out STD_LOGIC;
    q_reg_55 : out STD_LOGIC;
    q_reg_56 : out STD_LOGIC;
    q_reg_57 : out STD_LOGIC;
    q_reg_58 : out STD_LOGIC;
    q_reg_59 : out STD_LOGIC;
    q_reg_60 : out STD_LOGIC;
    q_reg_61 : out STD_LOGIC;
    q_reg_62 : out STD_LOGIC;
    q_reg_63 : out STD_LOGIC;
    q_reg_64 : out STD_LOGIC;
    q_reg_65 : out STD_LOGIC;
    q_reg_66 : out STD_LOGIC;
    q_reg_67 : out STD_LOGIC;
    q_reg_68 : out STD_LOGIC;
    q_reg_69 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_70 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_71 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_72 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_73 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_74 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_75 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_76 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Wr_B : in STD_LOGIC;
    DataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \PCIn_reg[17]_i_7\ : in STD_LOGIC;
    \PCIn_reg[20]_i_7\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_i_2__12\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SHAMTSel : in STD_LOGIC;
    \q_i_2__12_0\ : in STD_LOGIC;
    \PCIn_reg[27]_i_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \PCIn_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \PCIn_reg[12]_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_i_4__5\ : in STD_LOGIC;
    \q_i_4__5_0\ : in STD_LOGIC;
    ArithR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q_reg_77 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_78 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_i_2__12_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \PCIn_reg[28]_i_3\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \PCIn_reg[20]_i_7_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ALUSrcA : in STD_LOGIC;
    PCOut : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_6 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_6;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_6 is
  signal \^a\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ALUComponent/L_3\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \ALUComponent/L_4\ : STD_LOGIC_VECTOR ( 28 downto 20 );
  signal \ALUComponent/R_2\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \^shamt\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg_32\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  A(4 downto 0) <= \^a\(4 downto 0);
  SHAMT(4 downto 0) <= \^shamt\(4 downto 0);
  q_reg_32(1 downto 0) <= \^q_reg_32\(1 downto 0);
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1095
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DI(0) => DI(0),
      DataIn(0) => DataIn(0),
      L_3(0) => \ALUComponent/L_3\(12),
      L_4(1) => \ALUComponent/L_4\(28),
      L_4(0) => \ALUComponent/L_4\(20),
      \PCIn_reg[20]_i_3\ => \^shamt\(4),
      \PCIn_reg[20]_i_7_0\ => \PCIn_reg[20]_i_7\,
      \PCIn_reg[20]_i_7_1\(1 downto 0) => \PCIn_reg[20]_i_7_0\(1 downto 0),
      \PCIn_reg[20]_i_7_2\ => \^shamt\(1),
      \PCIn_reg[28]_i_3\(2) => \PCIn_reg[28]_i_3\(10),
      \PCIn_reg[28]_i_3\(1) => \PCIn_reg[28]_i_3\(7),
      \PCIn_reg[28]_i_3\(0) => \PCIn_reg[28]_i_3\(3),
      \PCIn_reg[8]_i_7_0\ => \^a\(1),
      PCOut(0) => PCOut(0),
      Reset => Reset,
      SHAMTSel => SHAMTSel,
      Wr_B => Wr_B,
      p_1_in(1 downto 0) => p_1_in(1 downto 0),
      \q_i_2__12\(2 downto 0) => \q_i_2__12\(4 downto 2),
      \q_i_2__14\ => \^shamt\(3),
      \q_i_2__14_0\ => \^shamt\(2),
      q_reg_0 => \^a\(0),
      q_reg_1(0) => q_reg_36(0),
      q_reg_2 => \^shamt\(0),
      q_reg_3 => q_reg_69
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1096
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(10),
      PCOut(0) => PCOut(10),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_4,
      q_reg_1 => q_reg_59,
      q_reg_2(0) => q_reg_71(2)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1097
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(11),
      PCOut(0) => PCOut(11),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_5,
      q_reg_1 => q_reg_58,
      q_reg_2(0) => q_reg_71(3)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1098
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(12),
      PCOut(0) => PCOut(12),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_6,
      q_reg_1 => q_reg_57,
      q_reg_2(0) => q_reg_72(0)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1099
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(13),
      PCOut(0) => PCOut(13),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_7,
      q_reg_1 => q_reg_56,
      q_reg_2(0) => q_reg_72(1)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1100
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(14),
      PCOut(0) => PCOut(14),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_8,
      q_reg_1 => q_reg_55,
      q_reg_2(0) => q_reg_72(2)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1101
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(15),
      PCOut(0) => PCOut(15),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_9,
      q_reg_1 => q_reg_54,
      q_reg_2(0) => q_reg_72(3)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1102
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(16),
      PCOut(0) => PCOut(16),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_10,
      q_reg_1 => q_reg_53,
      q_reg_2(0) => q_reg_73(0)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1103
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(17),
      PCOut(0) => PCOut(17),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_11,
      q_reg_1 => q_reg_52,
      q_reg_2(0) => q_reg_73(1)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1104
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(18),
      PCOut(0) => PCOut(18),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_12,
      q_reg_1 => q_reg_51,
      q_reg_2(0) => q_reg_73(2)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1105
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(19),
      PCOut(0) => PCOut(19),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_13,
      q_reg_1 => q_reg_50,
      q_reg_2(0) => q_reg_73(3)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1106
     port map (
      A(0) => \^a\(0),
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DI(0) => DI(1),
      DataIn(0) => DataIn(1),
      L_4(1 downto 0) => \ALUComponent/L_4\(25 downto 24),
      \PCIn_reg[17]_i_3\ => \^shamt\(4),
      \PCIn_reg[17]_i_3_0\ => \^shamt\(3),
      \PCIn_reg[17]_i_7_0\ => \PCIn_reg[20]_i_7\,
      \PCIn_reg[17]_i_7_1\ => \^shamt\(0),
      \PCIn_reg[17]_i_7_2\ => \PCIn_reg[17]_i_7\,
      \PCIn_reg[17]_i_7_3\ => \^shamt\(2),
      \PCIn_reg[25]_i_3\(5 downto 4) => \PCIn_reg[28]_i_3\(9 downto 8),
      \PCIn_reg[25]_i_3\(3 downto 2) => \PCIn_reg[28]_i_3\(5 downto 4),
      \PCIn_reg[25]_i_3\(1 downto 0) => \PCIn_reg[28]_i_3\(1 downto 0),
      PCOut(0) => PCOut(1),
      Reset => Reset,
      SHAMTSel => SHAMTSel,
      Wr_B => Wr_B,
      p_1_in(1 downto 0) => p_1_in(1 downto 0),
      q_reg_0 => \^a\(1),
      q_reg_1 => \^shamt\(1),
      q_reg_2(1 downto 0) => q_reg_34(1 downto 0),
      q_reg_3 => q_reg_68
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1107
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(20),
      PCOut(0) => PCOut(20),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_14,
      q_reg_1 => q_reg_49,
      q_reg_2(0) => q_reg_74(0)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1108
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(21),
      PCOut(0) => PCOut(21),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_15,
      q_reg_1 => q_reg_48,
      q_reg_2(0) => q_reg_74(1)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1109
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(22),
      PCOut(0) => PCOut(22),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_16,
      q_reg_1 => q_reg_47,
      q_reg_2(0) => q_reg_74(2)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1110
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(23),
      PCOut(0) => PCOut(23),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_17,
      q_reg_1 => q_reg_46,
      q_reg_2(0) => q_reg_74(3)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1111
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(24),
      PCOut(0) => PCOut(24),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_18,
      q_reg_1 => q_reg_45,
      q_reg_2(0) => q_reg_75(0)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1112
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(25),
      PCOut(0) => PCOut(25),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_19,
      q_reg_1 => q_reg_44,
      q_reg_2(0) => q_reg_75(1)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1113
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(26),
      PCOut(0) => PCOut(26),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_20,
      q_reg_1 => q_reg_43,
      q_reg_2(0) => q_reg_75(2)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1114
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(27),
      PCOut(0) => PCOut(27),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_21,
      q_reg_1 => q_reg_42,
      q_reg_2(0) => q_reg_75(3)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1115
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(28),
      PCOut(0) => PCOut(28),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_22,
      q_reg_1 => q_reg_41,
      q_reg_2(0) => q_reg_76(0)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1116
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(29),
      PCOut(0) => PCOut(29),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_23,
      q_reg_1 => q_reg_40,
      q_reg_2(0) => q_reg_76(1)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1117
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DI(0) => DI(2),
      DataIn(0) => DataIn(2),
      \PCIn_reg[13]_i_6\(0) => \q_i_2__12_1\(1),
      \PCIn_reg[19]_i_3\(1) => \PCIn_reg[28]_i_3\(6),
      \PCIn_reg[19]_i_3\(0) => \PCIn_reg[28]_i_3\(2),
      \PCIn_reg[6]_i_3\ => \^shamt\(3),
      \PCIn_reg[6]_i_3_0\ => \^shamt\(4),
      \PCIn_reg[7]_i_3\(8 downto 6) => \PCIn_reg[7]_i_3\(10 downto 8),
      \PCIn_reg[7]_i_3\(5 downto 3) => \PCIn_reg[7]_i_3\(6 downto 4),
      \PCIn_reg[7]_i_3\(2 downto 0) => \PCIn_reg[7]_i_3\(2 downto 0),
      PCOut(0) => PCOut(2),
      R_2(0) => \ALUComponent/R_2\(31),
      Reset => Reset,
      SHAMTSel => SHAMTSel,
      Wr_B => Wr_B,
      p_1_in(1 downto 0) => p_1_in(3 downto 2),
      \q_i_2__10\(2 downto 0) => \q_i_2__12\(2 downto 0),
      \q_i_2__16\ => \PCIn_reg[17]_i_7\,
      \q_i_2__16_0\ => \PCIn_reg[20]_i_7\,
      \q_i_2__24\ => \^a\(3),
      \q_i_2__28\(3 downto 2) => \PCIn_reg[27]_i_3\(5 downto 4),
      \q_i_2__28\(1 downto 0) => \PCIn_reg[27]_i_3\(1 downto 0),
      \q_i_4__5\ => \^shamt\(0),
      \q_i_4__5_0\ => \^shamt\(1),
      \q_i_4__5_1\(0) => \PCIn_reg[12]_i_1\(0),
      \q_i_4__5_2\ => \q_i_4__5\,
      \q_i_4__5_3\ => \q_i_4__5_0\,
      q_reg_0 => \^a\(2),
      q_reg_1 => q_reg_26,
      q_reg_10(0) => \^q_reg_32\(0),
      q_reg_11(0) => q_reg_34(2),
      q_reg_12 => q_reg_67,
      q_reg_2 => \^shamt\(2),
      q_reg_3 => q_reg_27,
      q_reg_4 => q_reg_28,
      q_reg_5 => q_reg_29,
      q_reg_6 => q_reg_30,
      q_reg_7(2 downto 0) => q_reg_31(2 downto 0),
      q_reg_8 => \^q_reg_32\(1),
      q_reg_9(1 downto 0) => q_reg_33(1 downto 0)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1118
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(30),
      PCOut(0) => PCOut(30),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_24,
      q_reg_1 => q_reg_39,
      q_reg_2(0) => q_reg_76(2)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1119
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(31),
      PCOut(0) => PCOut(31),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_25,
      q_reg_1 => q_reg_38,
      q_reg_2(0) => q_reg_76(3)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1120
     port map (
      ALUSrcA => ALUSrcA,
      ArithR(0) => ArithR(0),
      Clock => Clock,
      DI(0) => DI(3),
      DataIn(0) => DataIn(3),
      L_3(0) => \ALUComponent/L_3\(12),
      \PCIn_reg[12]_i_1\(2 downto 0) => \PCIn_reg[12]_i_1\(2 downto 0),
      \PCIn_reg[15]_i_3\(3) => \PCIn_reg[7]_i_3\(10),
      \PCIn_reg[15]_i_3\(2 downto 1) => \PCIn_reg[7]_i_3\(7 downto 6),
      \PCIn_reg[15]_i_3\(0) => \PCIn_reg[7]_i_3\(3),
      PCOut(0) => PCOut(3),
      Reset => Reset,
      SHAMTSel => SHAMTSel,
      Wr_B => Wr_B,
      p_1_in(0) => p_1_in(3),
      \q_i_2__12_0\ => \q_i_2__12_0\,
      \q_i_2__12_1\ => \^shamt\(2),
      \q_i_2__12_2\(1) => \q_i_2__12_1\(2),
      \q_i_2__12_2\(0) => \q_i_2__12_1\(0),
      \q_i_2__12_3\ => \^shamt\(1),
      \q_i_2__30\ => \^shamt\(0),
      \q_i_2__30_0\ => \q_i_4__5\,
      q_reg_0 => \^a\(3),
      q_reg_1 => q_reg_37,
      q_reg_2(0) => q_reg_35(0),
      q_reg_3 => \^shamt\(3),
      q_reg_4(0) => q_reg_31(3),
      q_reg_5(0) => q_reg_33(2),
      q_reg_6 => q_reg_66,
      q_reg_7 => \^shamt\(4),
      q_reg_8(0) => q_reg_78(0)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1121
     port map (
      A(0) => \^a\(3),
      ALUSrcA => ALUSrcA,
      ArithR(3 downto 0) => ArithR(4 downto 1),
      Clock => Clock,
      DataIn(0) => DataIn(4),
      L_3(0) => \ALUComponent/L_3\(12),
      L_4(3) => \ALUComponent/L_4\(28),
      L_4(2 downto 1) => \ALUComponent/L_4\(25 downto 24),
      L_4(0) => \ALUComponent/L_4\(20),
      PCEn_i_5 => PCEn_i_5,
      PCEn_i_6 => PCEn_i_6,
      PCEn_i_6_0 => PCEn_i_6_0,
      PCEn_i_8 => PCEn_i_8,
      \PCIn_reg[20]_i_1\(1 downto 0) => \PCIn_reg[12]_i_1\(2 downto 1),
      \PCIn_reg[22]_i_3\(0) => \^q_reg_32\(1),
      \PCIn_reg[23]_i_3\(3 downto 0) => \PCIn_reg[7]_i_3\(10 downto 7),
      \PCIn_reg[26]_i_3\ => \q_i_2__12_0\,
      \PCIn_reg[26]_i_3_0\ => \^shamt\(3),
      \PCIn_reg[26]_i_3_1\ => \^shamt\(2),
      \PCIn_reg[27]_i_3\(7 downto 0) => \PCIn_reg[27]_i_3\(9 downto 2),
      PCOut(0) => PCOut(4),
      R_2(0) => \ALUComponent/R_2\(31),
      Reset => Reset,
      SHAMTSel => SHAMTSel,
      Wr_B => Wr_B,
      p_1_in(1 downto 0) => p_1_in(4 downto 3),
      q_reg_0 => \^a\(4),
      q_reg_1(6 downto 0) => q_reg_31(10 downto 4),
      q_reg_2 => \^shamt\(4),
      q_reg_3(0) => q_reg_35(1),
      q_reg_4 => q_reg_65,
      q_reg_5(0) => q_reg_70(0),
      q_reg_6(0) => q_reg_77(0)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1122
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(5),
      PCOut(0) => PCOut(5),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_64,
      q_reg_2(0) => q_reg_70(1)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1123
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(6),
      PCOut(0) => PCOut(6),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_0,
      q_reg_1 => q_reg_63,
      q_reg_2(0) => q_reg_70(2)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1124
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(7),
      PCOut(0) => PCOut(7),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_1,
      q_reg_1 => q_reg_62,
      q_reg_2(0) => q_reg_70(3)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1125
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(8),
      PCOut(0) => PCOut(8),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_2,
      q_reg_1 => q_reg_61,
      q_reg_2(0) => q_reg_71(0)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1126
     port map (
      ALUSrcA => ALUSrcA,
      Clock => Clock,
      DataIn(0) => DataIn(9),
      PCOut(0) => PCOut(9),
      Reset => Reset,
      Wr_B => Wr_B,
      q_reg_0 => q_reg_3,
      q_reg_1 => q_reg_60,
      q_reg_2(0) => q_reg_71(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_7 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Wr_B : in STD_LOGIC;
    r2Out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_7 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_7;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_7 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1063
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(0),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(0)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1064
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(10),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(10)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1065
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(11),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(11)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1066
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(12),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(12)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1067
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(13),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(13)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1068
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(14),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(14)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1069
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(15),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(15)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1070
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(16),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(16)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1071
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(17),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(17)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1072
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(18),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(18)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1073
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(19),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(19)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1074
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(1),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(1)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1075
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(20),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(20)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1076
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(21),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(21)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1077
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(22),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(22)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1078
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(23),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(23)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1079
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(24),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(24)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1080
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(25),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(25)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1081
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(26),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(26)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1082
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(27),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(27)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1083
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(28),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(28)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1084
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(29),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(29)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1085
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(2),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(2)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1086
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(30),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(30)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1087
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(31),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(31)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1088
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(3),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(3)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1089
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(4),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(4)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1090
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(5),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(5)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1091
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(6),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(6)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1092
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(7),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(7)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1093
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(8),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(8)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1094
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(9),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(0) => r2Out(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_8 is
  port (
    data31 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_8 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_8;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_8 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1031
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data31(0) => data31(0),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1032
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data31(0) => data31(10),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1033
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data31(0) => data31(11),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1034
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data31(0) => data31(12),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1035
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data31(0) => data31(13),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1036
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data31(0) => data31(14),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1037
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data31(0) => data31(15),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1038
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data31(0) => data31(16),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1039
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data31(0) => data31(17),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1040
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data31(0) => data31(18),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1041
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data31(0) => data31(19),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1042
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data31(0) => data31(1),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1043
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data31(0) => data31(20),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1044
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data31(0) => data31(21),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1045
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data31(0) => data31(22),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1046
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data31(0) => data31(23),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1047
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data31(0) => data31(24),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1048
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data31(0) => data31(25),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1049
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data31(0) => data31(26),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1050
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data31(0) => data31(27),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1051
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data31(0) => data31(28),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1052
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data31(0) => data31(29),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1053
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data31(0) => data31(2),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1054
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data31(0) => data31(30),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1055
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data31(0) => data31(31),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1056
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data31(0) => data31(3),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1057
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data31(0) => data31(4),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1058
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data31(0) => data31(5),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1059
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data31(0) => data31(6),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1060
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data31(0) => data31(7),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1061
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data31(0) => data31(8),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1062
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data31(0) => data31(9),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Reg_9 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Reg_9 : entity is "Reg";
end Lab_4_CPU_0_0_Reg_9;

architecture STRUCTURE of Lab_4_CPU_0_0_Reg_9 is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_999
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(0),
      data21(0) => data21(0),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1000
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(10),
      data21(0) => data21(10),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1001
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(11),
      data21(0) => data21(11),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1002
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(12),
      data21(0) => data21(12),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1003
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(13),
      data21(0) => data21(13),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1004
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(14),
      data21(0) => data21(14),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1005
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(15),
      data21(0) => data21(15),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1006
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(16),
      data21(0) => data21(16),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1007
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(17),
      data21(0) => data21(17),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1008
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(18),
      data21(0) => data21(18),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1009
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(19),
      data21(0) => data21(19),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1010
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(1),
      data21(0) => data21(1),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1011
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(20),
      data21(0) => data21(20),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1012
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(21),
      data21(0) => data21(21),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1013
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(22),
      data21(0) => data21(22),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1014
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(23),
      data21(0) => data21(23),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1015
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(24),
      data21(0) => data21(24),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1016
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(25),
      data21(0) => data21(25),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1017
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(26),
      data21(0) => data21(26),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1018
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(27),
      data21(0) => data21(27),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1019
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(28),
      data21(0) => data21(28),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1020
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(29),
      data21(0) => data21(29),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1021
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(2),
      data21(0) => data21(2),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1022
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(30),
      data21(0) => data21(30),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1023
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(31),
      data21(0) => data21(31),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1024
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(3),
      data21(0) => data21(3),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1025
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(4),
      data21(0) => data21(4),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1026
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(5),
      data21(0) => data21(5),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1027
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(6),
      data21(0) => data21(6),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1028
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(7),
      data21(0) => data21(7),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1029
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(8),
      data21(0) => data21(8),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1030
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(0) => datIn(9),
      data21(0) => data21(9),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Lab_4_CPU_0_0_Reg__parameterized2\ is
  port (
    MultOut : out STD_LOGIC_VECTOR ( 63 downto 0 );
    prod_wr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_13 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Lab_4_CPU_0_0_Reg__parameterized2\ : entity is "Reg";
end \Lab_4_CPU_0_0_Reg__parameterized2\;

architecture STRUCTURE of \Lab_4_CPU_0_0_Reg__parameterized2\ is
begin
\gen_reg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1165
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(0),
      MultReset => MultReset,
      O(0) => O(0),
      prod_wr => prod_wr
    );
\gen_reg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1166
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(10),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_0(2)
    );
\gen_reg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1167
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(11),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_0(3)
    );
\gen_reg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1168
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(12),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_1(0)
    );
\gen_reg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1169
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(13),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_1(1)
    );
\gen_reg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1170
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(14),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_1(2)
    );
\gen_reg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1171
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(15),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_1(3)
    );
\gen_reg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1172
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(16),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_2(0)
    );
\gen_reg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1173
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(17),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_2(1)
    );
\gen_reg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1174
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(18),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_2(2)
    );
\gen_reg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1175
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(19),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_2(3)
    );
\gen_reg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1176
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(1),
      MultReset => MultReset,
      O(0) => O(1),
      prod_wr => prod_wr
    );
\gen_reg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1177
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(20),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_3(0)
    );
\gen_reg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1178
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(21),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_3(1)
    );
\gen_reg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1179
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(22),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_3(2)
    );
\gen_reg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1180
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(23),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_3(3)
    );
\gen_reg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1181
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(24),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_4(0)
    );
\gen_reg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1182
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(25),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_4(1)
    );
\gen_reg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1183
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(26),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_4(2)
    );
\gen_reg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1184
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(27),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_4(3)
    );
\gen_reg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1185
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(28),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_5(0)
    );
\gen_reg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1186
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(29),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_5(1)
    );
\gen_reg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1187
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(2),
      MultReset => MultReset,
      O(0) => O(2),
      prod_wr => prod_wr
    );
\gen_reg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1188
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(30),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_5(2)
    );
\gen_reg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1189
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(31),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_5(3)
    );
\gen_reg[32].reg\: entity work.Lab_4_CPU_0_0_flipflop_1190
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(32),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_6(0)
    );
\gen_reg[33].reg\: entity work.Lab_4_CPU_0_0_flipflop_1191
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(33),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_6(1)
    );
\gen_reg[34].reg\: entity work.Lab_4_CPU_0_0_flipflop_1192
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(34),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_6(2)
    );
\gen_reg[35].reg\: entity work.Lab_4_CPU_0_0_flipflop_1193
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(35),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_6(3)
    );
\gen_reg[36].reg\: entity work.Lab_4_CPU_0_0_flipflop_1194
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(36),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_7(0)
    );
\gen_reg[37].reg\: entity work.Lab_4_CPU_0_0_flipflop_1195
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(37),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_7(1)
    );
\gen_reg[38].reg\: entity work.Lab_4_CPU_0_0_flipflop_1196
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(38),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_7(2)
    );
\gen_reg[39].reg\: entity work.Lab_4_CPU_0_0_flipflop_1197
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(39),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_7(3)
    );
\gen_reg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1198
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(3),
      MultReset => MultReset,
      O(0) => O(3),
      prod_wr => prod_wr
    );
\gen_reg[40].reg\: entity work.Lab_4_CPU_0_0_flipflop_1199
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(40),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_8(0)
    );
\gen_reg[41].reg\: entity work.Lab_4_CPU_0_0_flipflop_1200
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(41),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_8(1)
    );
\gen_reg[42].reg\: entity work.Lab_4_CPU_0_0_flipflop_1201
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(42),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_8(2)
    );
\gen_reg[43].reg\: entity work.Lab_4_CPU_0_0_flipflop_1202
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(43),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_8(3)
    );
\gen_reg[44].reg\: entity work.Lab_4_CPU_0_0_flipflop_1203
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(44),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_9(0)
    );
\gen_reg[45].reg\: entity work.Lab_4_CPU_0_0_flipflop_1204
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(45),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_9(1)
    );
\gen_reg[46].reg\: entity work.Lab_4_CPU_0_0_flipflop_1205
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(46),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_9(2)
    );
\gen_reg[47].reg\: entity work.Lab_4_CPU_0_0_flipflop_1206
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(47),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_9(3)
    );
\gen_reg[48].reg\: entity work.Lab_4_CPU_0_0_flipflop_1207
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(48),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_10(0)
    );
\gen_reg[49].reg\: entity work.Lab_4_CPU_0_0_flipflop_1208
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(49),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_10(1)
    );
\gen_reg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1209
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(4),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg(0)
    );
\gen_reg[50].reg\: entity work.Lab_4_CPU_0_0_flipflop_1210
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(50),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_10(2)
    );
\gen_reg[51].reg\: entity work.Lab_4_CPU_0_0_flipflop_1211
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(51),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_10(3)
    );
\gen_reg[52].reg\: entity work.Lab_4_CPU_0_0_flipflop_1212
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(52),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_11(0)
    );
\gen_reg[53].reg\: entity work.Lab_4_CPU_0_0_flipflop_1213
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(53),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_11(1)
    );
\gen_reg[54].reg\: entity work.Lab_4_CPU_0_0_flipflop_1214
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(54),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_11(2)
    );
\gen_reg[55].reg\: entity work.Lab_4_CPU_0_0_flipflop_1215
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(55),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_11(3)
    );
\gen_reg[56].reg\: entity work.Lab_4_CPU_0_0_flipflop_1216
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(56),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_12(0)
    );
\gen_reg[57].reg\: entity work.Lab_4_CPU_0_0_flipflop_1217
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(57),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_12(1)
    );
\gen_reg[58].reg\: entity work.Lab_4_CPU_0_0_flipflop_1218
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(58),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_12(2)
    );
\gen_reg[59].reg\: entity work.Lab_4_CPU_0_0_flipflop_1219
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(59),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_12(3)
    );
\gen_reg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1220
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(5),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg(1)
    );
\gen_reg[60].reg\: entity work.Lab_4_CPU_0_0_flipflop_1221
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(60),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_13(0)
    );
\gen_reg[61].reg\: entity work.Lab_4_CPU_0_0_flipflop_1222
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(61),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_13(1)
    );
\gen_reg[62].reg\: entity work.Lab_4_CPU_0_0_flipflop_1223
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(62),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_13(2)
    );
\gen_reg[63].reg\: entity work.Lab_4_CPU_0_0_flipflop_1224
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(63),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_13(3)
    );
\gen_reg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1225
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(6),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg(2)
    );
\gen_reg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1226
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(7),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg(3)
    );
\gen_reg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1227
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(8),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_0(0)
    );
\gen_reg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1228
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(9),
      MultReset => MultReset,
      prod_wr => prod_wr,
      q_reg_0(0) => q_reg_0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_ShiftRegister is
  port (
    out_multiplier : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_reg_2 : in STD_LOGIC;
    q_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC;
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC;
    q_reg_21 : in STD_LOGIC;
    q_reg_22 : in STD_LOGIC;
    q_reg_23 : in STD_LOGIC;
    q_reg_24 : in STD_LOGIC;
    q_reg_25 : in STD_LOGIC;
    q_reg_26 : in STD_LOGIC;
    q_reg_27 : in STD_LOGIC;
    q_reg_28 : in STD_LOGIC;
    q_reg_29 : in STD_LOGIC;
    q_reg_30 : in STD_LOGIC;
    q_reg_31 : in STD_LOGIC;
    q_reg_32 : in STD_LOGIC;
    q_reg_33 : in STD_LOGIC;
    q_reg_34 : in STD_LOGIC;
    q_reg_35 : in STD_LOGIC;
    q_reg_36 : in STD_LOGIC;
    q_reg_37 : in STD_LOGIC;
    q_reg_38 : in STD_LOGIC;
    q_reg_39 : in STD_LOGIC;
    q_reg_40 : in STD_LOGIC;
    q_reg_41 : in STD_LOGIC;
    q_reg_42 : in STD_LOGIC;
    q_reg_43 : in STD_LOGIC;
    q_reg_44 : in STD_LOGIC;
    q_reg_45 : in STD_LOGIC;
    q_reg_46 : in STD_LOGIC;
    q_reg_47 : in STD_LOGIC;
    q_reg_48 : in STD_LOGIC;
    q_reg_49 : in STD_LOGIC;
    q_reg_50 : in STD_LOGIC;
    q_reg_51 : in STD_LOGIC;
    q_reg_52 : in STD_LOGIC;
    q_reg_53 : in STD_LOGIC;
    q_reg_54 : in STD_LOGIC;
    q_reg_55 : in STD_LOGIC;
    q_reg_56 : in STD_LOGIC;
    q_reg_57 : in STD_LOGIC;
    q_reg_58 : in STD_LOGIC;
    q_reg_59 : in STD_LOGIC;
    q_reg_60 : in STD_LOGIC;
    q_reg_61 : in STD_LOGIC;
    q_reg_62 : in STD_LOGIC;
    q_reg_63 : in STD_LOGIC;
    q_reg_64 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_ShiftRegister : entity is "ShiftRegister";
end Lab_4_CPU_0_0_ShiftRegister;

architecture STRUCTURE of Lab_4_CPU_0_0_ShiftRegister is
  signal \gen_shiftreg[10].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[11].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[12].reg_n_0\ : STD_LOGIC;
  signal \gen_shiftreg[12].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[13].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[14].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[15].reg_n_0\ : STD_LOGIC;
  signal \gen_shiftreg[15].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[16].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[17].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[18].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[19].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[1].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[20].reg_n_0\ : STD_LOGIC;
  signal \gen_shiftreg[20].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[21].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[22].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[23].reg_n_0\ : STD_LOGIC;
  signal \gen_shiftreg[23].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[24].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[25].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[26].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[27].reg_n_0\ : STD_LOGIC;
  signal \gen_shiftreg[27].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[28].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[29].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[2].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[30].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[31].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[3].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[4].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[5].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[6].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[7].reg_n_3\ : STD_LOGIC;
  signal \gen_shiftreg[8].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[9].reg_n_1\ : STD_LOGIC;
  signal \^out_multiplier\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 31 downto 1 );
begin
  out_multiplier(0) <= \^out_multiplier\(0);
\gen_shiftreg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1229
     port map (
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      out_multiplier(0) => \^out_multiplier\(0),
      q_reg_0 => \gen_shiftreg[1].reg_n_1\
    );
\gen_shiftreg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1230
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[10].reg_n_1\,
      q_reg_1 => \gen_shiftreg[11].reg_n_1\,
      q_reg_2 => q_reg_21,
      q_reg_3 => q_reg_22,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(10)
    );
\gen_shiftreg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1231
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[11].reg_n_1\,
      q_reg_1 => \gen_shiftreg[12].reg_n_1\,
      q_reg_2 => q_reg_23,
      q_reg_3 => q_reg_24,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(11)
    );
\gen_shiftreg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1232
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      \FSM_sequential_pr_state[1]_i_3\(2) => sel0(13),
      \FSM_sequential_pr_state[1]_i_3\(1 downto 0) => sel0(11 downto 10),
      \FSM_sequential_pr_state[1]_i_3_0\ => \gen_shiftreg[15].reg_n_0\,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[12].reg_n_0\,
      q_reg_1 => \gen_shiftreg[12].reg_n_1\,
      q_reg_2 => \gen_shiftreg[13].reg_n_1\,
      q_reg_3 => q_reg_25,
      q_reg_4 => q_reg_26,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1233
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(13),
      q_reg_1 => \gen_shiftreg[13].reg_n_1\,
      q_reg_2 => \gen_shiftreg[14].reg_n_1\,
      q_reg_3 => q_reg_27,
      q_reg_4 => q_reg_28,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1234
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[14].reg_n_1\,
      q_reg_1 => \gen_shiftreg[15].reg_n_1\,
      q_reg_2 => q_reg_29,
      q_reg_3 => q_reg_30,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(14)
    );
\gen_shiftreg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1235
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      \FSM_sequential_pr_state[1]_i_7\(2 downto 1) => sel0(17 downto 16),
      \FSM_sequential_pr_state[1]_i_7\(0) => sel0(14),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[15].reg_n_0\,
      q_reg_1 => \gen_shiftreg[15].reg_n_1\,
      q_reg_2 => \gen_shiftreg[16].reg_n_1\,
      q_reg_3 => q_reg_31,
      q_reg_4 => q_reg_32,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1236
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(16),
      q_reg_1 => \gen_shiftreg[16].reg_n_1\,
      q_reg_2 => \gen_shiftreg[17].reg_n_1\,
      q_reg_3 => q_reg_33,
      q_reg_4 => q_reg_34,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1237
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(17),
      q_reg_1 => \gen_shiftreg[17].reg_n_1\,
      q_reg_2 => \gen_shiftreg[18].reg_n_1\,
      q_reg_3 => q_reg_35,
      q_reg_4 => q_reg_36,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1238
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[18].reg_n_1\,
      q_reg_1 => \gen_shiftreg[19].reg_n_1\,
      q_reg_2 => q_reg_37,
      q_reg_3 => q_reg_38,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(18)
    );
\gen_shiftreg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1239
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[19].reg_n_1\,
      q_reg_1 => \gen_shiftreg[20].reg_n_1\,
      q_reg_2 => q_reg_39,
      q_reg_3 => q_reg_40,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(19)
    );
\gen_shiftreg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1240
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[1].reg_n_1\,
      q_reg_1 => \gen_shiftreg[2].reg_n_1\,
      q_reg_2 => q_reg_2,
      q_reg_3 => q_reg_3,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(1)
    );
\gen_shiftreg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1241
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      \FSM_sequential_pr_state[1]_i_2\(2) => sel0(21),
      \FSM_sequential_pr_state[1]_i_2\(1 downto 0) => sel0(19 downto 18),
      \FSM_sequential_pr_state[1]_i_2_0\ => \gen_shiftreg[23].reg_n_0\,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[20].reg_n_0\,
      q_reg_1 => \gen_shiftreg[20].reg_n_1\,
      q_reg_2 => \gen_shiftreg[21].reg_n_1\,
      q_reg_3 => q_reg_41,
      q_reg_4 => q_reg_42,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1242
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(21),
      q_reg_1 => \gen_shiftreg[21].reg_n_1\,
      q_reg_2 => \gen_shiftreg[22].reg_n_1\,
      q_reg_3 => q_reg_43,
      q_reg_4 => q_reg_44,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1243
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[22].reg_n_1\,
      q_reg_1 => \gen_shiftreg[23].reg_n_1\,
      q_reg_2 => q_reg_45,
      q_reg_3 => q_reg_46,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(22)
    );
\gen_shiftreg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1244
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      \FSM_sequential_pr_state[1]_i_5\(2 downto 1) => sel0(25 downto 24),
      \FSM_sequential_pr_state[1]_i_5\(0) => sel0(22),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[23].reg_n_0\,
      q_reg_1 => \gen_shiftreg[23].reg_n_1\,
      q_reg_2 => \gen_shiftreg[24].reg_n_1\,
      q_reg_3 => q_reg_47,
      q_reg_4 => q_reg_48,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1245
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(24),
      q_reg_1 => \gen_shiftreg[24].reg_n_1\,
      q_reg_2 => \gen_shiftreg[25].reg_n_1\,
      q_reg_3 => q_reg_49,
      q_reg_4 => q_reg_50,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1246
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(25),
      q_reg_1 => \gen_shiftreg[25].reg_n_1\,
      q_reg_2 => \gen_shiftreg[26].reg_n_1\,
      q_reg_3 => q_reg_51,
      q_reg_4 => q_reg_52,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1247
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[26].reg_n_1\,
      q_reg_1 => \gen_shiftreg[27].reg_n_1\,
      q_reg_2 => q_reg_53,
      q_reg_3 => q_reg_54,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(26)
    );
\gen_shiftreg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1248
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      \FSM_sequential_pr_state[1]_i_2\(2 downto 1) => sel0(29 downto 28),
      \FSM_sequential_pr_state[1]_i_2\(0) => sel0(26),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[27].reg_n_0\,
      q_reg_1 => \gen_shiftreg[27].reg_n_1\,
      q_reg_2 => \gen_shiftreg[28].reg_n_1\,
      q_reg_3 => q_reg_55,
      q_reg_4 => q_reg_56,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1249
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(28),
      q_reg_1 => \gen_shiftreg[28].reg_n_1\,
      q_reg_2 => \gen_shiftreg[29].reg_n_1\,
      q_reg_3 => q_reg_57,
      q_reg_4 => q_reg_58,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1250
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(29),
      q_reg_1 => \gen_shiftreg[29].reg_n_1\,
      q_reg_2 => \gen_shiftreg[30].reg_n_1\,
      q_reg_3 => q_reg_59,
      q_reg_4 => q_reg_60,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1251
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[2].reg_n_1\,
      q_reg_1 => \gen_shiftreg[3].reg_n_1\,
      q_reg_2 => q_reg_5,
      q_reg_3 => q_reg_6,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(2)
    );
\gen_shiftreg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1252
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[30].reg_n_1\,
      q_reg_1 => \gen_shiftreg[31].reg_n_1\,
      q_reg_2 => q_reg_61,
      q_reg_3 => q_reg_62,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(30)
    );
\gen_shiftreg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1253
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[31].reg_n_1\,
      q_reg_1 => q_reg_1,
      q_reg_2 => q_reg_63,
      q_reg_3 => q_reg_64,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(31)
    );
\gen_shiftreg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1254
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[3].reg_n_1\,
      q_reg_1 => \gen_shiftreg[4].reg_n_1\,
      q_reg_2 => q_reg_7,
      q_reg_3 => q_reg_8,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(3)
    );
\gen_shiftreg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1255
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[4].reg_n_1\,
      q_reg_1 => \gen_shiftreg[5].reg_n_1\,
      q_reg_2 => q_reg_9,
      q_reg_3 => q_reg_10,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(4)
    );
\gen_shiftreg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1256
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[5].reg_n_1\,
      q_reg_1 => \gen_shiftreg[6].reg_n_1\,
      q_reg_2 => q_reg_11,
      q_reg_3 => q_reg_12,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(5)
    );
\gen_shiftreg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1257
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[6].reg_n_1\,
      q_reg_1 => \gen_shiftreg[7].reg_n_3\,
      q_reg_2 => q_reg_13,
      q_reg_3 => q_reg_14,
      q_reg_4 => q_reg_4,
      sel0(0) => sel0(6)
    );
\gen_shiftreg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1258
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      D(0) => D(0),
      \FSM_sequential_pr_state[1]_i_2_0\ => \gen_shiftreg[12].reg_n_0\,
      \FSM_sequential_pr_state_reg[1]\(9 downto 8) => sel0(31 downto 30),
      \FSM_sequential_pr_state_reg[1]\(7 downto 6) => sel0(9 downto 8),
      \FSM_sequential_pr_state_reg[1]\(5 downto 0) => sel0(6 downto 1),
      \FSM_sequential_pr_state_reg[1]_0\ => \gen_shiftreg[27].reg_n_0\,
      \FSM_sequential_pr_state_reg[1]_1\ => \gen_shiftreg[20].reg_n_0\,
      MultReset => MultReset,
      Q(1 downto 0) => Q(1 downto 0),
      en => en,
      out_multiplier(0) => \^out_multiplier\(0),
      q_reg_0 => q_reg,
      q_reg_1 => q_reg_0,
      q_reg_2 => \gen_shiftreg[7].reg_n_3\,
      q_reg_3 => \gen_shiftreg[8].reg_n_1\,
      q_reg_4 => q_reg_15,
      q_reg_5 => q_reg_16,
      q_reg_6 => q_reg_4
    );
\gen_shiftreg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1259
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(8),
      q_reg_1 => \gen_shiftreg[8].reg_n_1\,
      q_reg_2 => \gen_shiftreg[9].reg_n_1\,
      q_reg_3 => q_reg_17,
      q_reg_4 => q_reg_18,
      q_reg_5 => q_reg_4
    );
\gen_shiftreg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1260
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => sel0(9),
      q_reg_1 => \gen_shiftreg[9].reg_n_1\,
      q_reg_2 => \gen_shiftreg[10].reg_n_1\,
      q_reg_3 => q_reg_19,
      q_reg_4 => q_reg_20,
      q_reg_5 => q_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Lab_4_CPU_0_0_ShiftRegister__parameterized1\ is
  port (
    sl_map : out STD_LOGIC_VECTOR ( 62 downto 0 );
    q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    en : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    MultOut : in STD_LOGIC_VECTOR ( 63 downto 0 );
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC;
    q_reg_21 : in STD_LOGIC;
    q_reg_22 : in STD_LOGIC;
    q_reg_23 : in STD_LOGIC;
    q_reg_24 : in STD_LOGIC;
    q_reg_25 : in STD_LOGIC;
    q_reg_26 : in STD_LOGIC;
    q_reg_27 : in STD_LOGIC;
    q_reg_28 : in STD_LOGIC;
    q_reg_29 : in STD_LOGIC;
    q_reg_30 : in STD_LOGIC;
    q_reg_31 : in STD_LOGIC;
    q_reg_32 : in STD_LOGIC;
    q_reg_33 : in STD_LOGIC;
    q_reg_34 : in STD_LOGIC;
    q_reg_35 : in STD_LOGIC;
    q_reg_36 : in STD_LOGIC;
    q_reg_37 : in STD_LOGIC;
    q_reg_38 : in STD_LOGIC;
    q_reg_39 : in STD_LOGIC;
    q_reg_40 : in STD_LOGIC;
    q_reg_41 : in STD_LOGIC;
    q_reg_42 : in STD_LOGIC;
    q_reg_43 : in STD_LOGIC;
    q_reg_44 : in STD_LOGIC;
    q_reg_45 : in STD_LOGIC;
    q_reg_46 : in STD_LOGIC;
    q_reg_47 : in STD_LOGIC;
    q_reg_48 : in STD_LOGIC;
    q_reg_49 : in STD_LOGIC;
    q_reg_50 : in STD_LOGIC;
    q_reg_51 : in STD_LOGIC;
    q_reg_52 : in STD_LOGIC;
    q_reg_53 : in STD_LOGIC;
    q_reg_54 : in STD_LOGIC;
    q_reg_55 : in STD_LOGIC;
    q_reg_56 : in STD_LOGIC;
    q_reg_57 : in STD_LOGIC;
    q_reg_58 : in STD_LOGIC;
    q_reg_59 : in STD_LOGIC;
    q_reg_60 : in STD_LOGIC;
    q_reg_61 : in STD_LOGIC;
    q_reg_62 : in STD_LOGIC;
    q_reg_63 : in STD_LOGIC;
    q_reg_64 : in STD_LOGIC;
    q_reg_65 : in STD_LOGIC;
    q_reg_66 : in STD_LOGIC;
    q_reg_67 : in STD_LOGIC;
    q_reg_68 : in STD_LOGIC;
    q_reg_69 : in STD_LOGIC;
    q_reg_70 : in STD_LOGIC;
    q_reg_71 : in STD_LOGIC;
    q_reg_72 : in STD_LOGIC;
    q_reg_73 : in STD_LOGIC;
    q_reg_74 : in STD_LOGIC;
    q_reg_75 : in STD_LOGIC;
    q_reg_76 : in STD_LOGIC;
    q_reg_77 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Lab_4_CPU_0_0_ShiftRegister__parameterized1\ : entity is "ShiftRegister";
end \Lab_4_CPU_0_0_ShiftRegister__parameterized1\;

architecture STRUCTURE of \Lab_4_CPU_0_0_ShiftRegister__parameterized1\ is
  signal \gen_shiftreg[0].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[10].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[11].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[12].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[13].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[14].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[15].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[16].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[17].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[18].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[19].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[1].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[20].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[21].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[22].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[23].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[24].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[25].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[26].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[27].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[28].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[29].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[2].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[30].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[31].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[32].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[33].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[34].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[35].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[36].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[37].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[38].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[39].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[3].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[40].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[41].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[42].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[43].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[44].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[45].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[46].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[47].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[48].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[49].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[4].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[50].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[51].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[52].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[53].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[54].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[55].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[56].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[57].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[58].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[59].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[5].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[60].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[61].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[62].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[6].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[7].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[8].reg_n_1\ : STD_LOGIC;
  signal \gen_shiftreg[9].reg_n_1\ : STD_LOGIC;
begin
\gen_shiftreg[0].reg\: entity work.Lab_4_CPU_0_0_flipflop_1261
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(0),
      MultReset => MultReset,
      S(0) => S(0),
      en => en,
      q_reg_0 => \gen_shiftreg[0].reg_n_1\,
      q_reg_1 => q_reg_14,
      q_reg_2 => q_reg_15,
      q_reg_3 => q_reg_16,
      q_reg_4 => q_reg_17,
      sl_map(0) => sl_map(0)
    );
\gen_shiftreg[10].reg\: entity work.Lab_4_CPU_0_0_flipflop_1262
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(10),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[10].reg_n_1\,
      q_reg_1(0) => q_reg_1(2),
      q_reg_2 => \gen_shiftreg[9].reg_n_1\,
      q_reg_3 => q_reg_36,
      q_reg_4 => q_reg_37,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(10)
    );
\gen_shiftreg[11].reg\: entity work.Lab_4_CPU_0_0_flipflop_1263
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(11),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[11].reg_n_1\,
      q_reg_1(0) => q_reg_1(3),
      q_reg_2 => \gen_shiftreg[10].reg_n_1\,
      q_reg_3 => q_reg_38,
      q_reg_4 => q_reg_39,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(11)
    );
\gen_shiftreg[12].reg\: entity work.Lab_4_CPU_0_0_flipflop_1264
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(12),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[12].reg_n_1\,
      q_reg_1(0) => q_reg_2(0),
      q_reg_2 => \gen_shiftreg[11].reg_n_1\,
      q_reg_3 => q_reg_40,
      q_reg_4 => q_reg_41,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(12)
    );
\gen_shiftreg[13].reg\: entity work.Lab_4_CPU_0_0_flipflop_1265
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(13),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[13].reg_n_1\,
      q_reg_1(0) => q_reg_2(1),
      q_reg_2 => \gen_shiftreg[12].reg_n_1\,
      q_reg_3 => q_reg_42,
      q_reg_4 => q_reg_43,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(13)
    );
\gen_shiftreg[14].reg\: entity work.Lab_4_CPU_0_0_flipflop_1266
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(14),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[14].reg_n_1\,
      q_reg_1(0) => q_reg_2(2),
      q_reg_2 => \gen_shiftreg[13].reg_n_1\,
      q_reg_3 => q_reg_44,
      q_reg_4 => q_reg_45,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(14)
    );
\gen_shiftreg[15].reg\: entity work.Lab_4_CPU_0_0_flipflop_1267
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(15),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[15].reg_n_1\,
      q_reg_1(0) => q_reg_2(3),
      q_reg_2 => \gen_shiftreg[14].reg_n_1\,
      q_reg_3 => q_reg_46,
      q_reg_4 => q_reg_47,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(15)
    );
\gen_shiftreg[16].reg\: entity work.Lab_4_CPU_0_0_flipflop_1268
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(16),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[16].reg_n_1\,
      q_reg_1(0) => q_reg_3(0),
      q_reg_2 => \gen_shiftreg[15].reg_n_1\,
      q_reg_3 => q_reg_48,
      q_reg_4 => q_reg_49,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(16)
    );
\gen_shiftreg[17].reg\: entity work.Lab_4_CPU_0_0_flipflop_1269
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(17),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[17].reg_n_1\,
      q_reg_1(0) => q_reg_3(1),
      q_reg_2 => \gen_shiftreg[16].reg_n_1\,
      q_reg_3 => q_reg_50,
      q_reg_4 => q_reg_51,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(17)
    );
\gen_shiftreg[18].reg\: entity work.Lab_4_CPU_0_0_flipflop_1270
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(18),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[18].reg_n_1\,
      q_reg_1(0) => q_reg_3(2),
      q_reg_2 => \gen_shiftreg[17].reg_n_1\,
      q_reg_3 => q_reg_52,
      q_reg_4 => q_reg_53,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(18)
    );
\gen_shiftreg[19].reg\: entity work.Lab_4_CPU_0_0_flipflop_1271
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(19),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[19].reg_n_1\,
      q_reg_1(0) => q_reg_3(3),
      q_reg_2 => \gen_shiftreg[18].reg_n_1\,
      q_reg_3 => q_reg_54,
      q_reg_4 => q_reg_55,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(19)
    );
\gen_shiftreg[1].reg\: entity work.Lab_4_CPU_0_0_flipflop_1272
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(1),
      MultReset => MultReset,
      S(0) => S(1),
      en => en,
      q_reg_0 => \gen_shiftreg[1].reg_n_1\,
      q_reg_1 => \gen_shiftreg[0].reg_n_1\,
      q_reg_2 => q_reg_18,
      q_reg_3 => q_reg_19,
      q_reg_4 => q_reg_17,
      sl_map(0) => sl_map(1)
    );
\gen_shiftreg[20].reg\: entity work.Lab_4_CPU_0_0_flipflop_1273
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(20),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[20].reg_n_1\,
      q_reg_1(0) => q_reg_4(0),
      q_reg_2 => \gen_shiftreg[19].reg_n_1\,
      q_reg_3 => q_reg_56,
      q_reg_4 => q_reg_57,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(20)
    );
\gen_shiftreg[21].reg\: entity work.Lab_4_CPU_0_0_flipflop_1274
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(21),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[21].reg_n_1\,
      q_reg_1(0) => q_reg_4(1),
      q_reg_2 => \gen_shiftreg[20].reg_n_1\,
      q_reg_3 => q_reg_58,
      q_reg_4 => q_reg_59,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(21)
    );
\gen_shiftreg[22].reg\: entity work.Lab_4_CPU_0_0_flipflop_1275
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(22),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[22].reg_n_1\,
      q_reg_1(0) => q_reg_4(2),
      q_reg_2 => \gen_shiftreg[21].reg_n_1\,
      q_reg_3 => q_reg_60,
      q_reg_4 => q_reg_61,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(22)
    );
\gen_shiftreg[23].reg\: entity work.Lab_4_CPU_0_0_flipflop_1276
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(23),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[23].reg_n_1\,
      q_reg_1(0) => q_reg_4(3),
      q_reg_2 => \gen_shiftreg[22].reg_n_1\,
      q_reg_3 => q_reg_62,
      q_reg_4 => q_reg_63,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(23)
    );
\gen_shiftreg[24].reg\: entity work.Lab_4_CPU_0_0_flipflop_1277
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(24),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[24].reg_n_1\,
      q_reg_1(0) => q_reg_5(0),
      q_reg_2 => \gen_shiftreg[23].reg_n_1\,
      q_reg_3 => q_reg_64,
      q_reg_4 => q_reg_65,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(24)
    );
\gen_shiftreg[25].reg\: entity work.Lab_4_CPU_0_0_flipflop_1278
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(25),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[25].reg_n_1\,
      q_reg_1(0) => q_reg_5(1),
      q_reg_2 => \gen_shiftreg[24].reg_n_1\,
      q_reg_3 => q_reg_66,
      q_reg_4 => q_reg_67,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(25)
    );
\gen_shiftreg[26].reg\: entity work.Lab_4_CPU_0_0_flipflop_1279
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(26),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[26].reg_n_1\,
      q_reg_1(0) => q_reg_5(2),
      q_reg_2 => \gen_shiftreg[25].reg_n_1\,
      q_reg_3 => q_reg_68,
      q_reg_4 => q_reg_69,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(26)
    );
\gen_shiftreg[27].reg\: entity work.Lab_4_CPU_0_0_flipflop_1280
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(27),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[27].reg_n_1\,
      q_reg_1(0) => q_reg_5(3),
      q_reg_2 => \gen_shiftreg[26].reg_n_1\,
      q_reg_3 => q_reg_70,
      q_reg_4 => q_reg_71,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(27)
    );
\gen_shiftreg[28].reg\: entity work.Lab_4_CPU_0_0_flipflop_1281
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(28),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[28].reg_n_1\,
      q_reg_1(0) => q_reg_6(0),
      q_reg_2 => \gen_shiftreg[27].reg_n_1\,
      q_reg_3 => q_reg_72,
      q_reg_4 => q_reg_73,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(28)
    );
\gen_shiftreg[29].reg\: entity work.Lab_4_CPU_0_0_flipflop_1282
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(29),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[29].reg_n_1\,
      q_reg_1(0) => q_reg_6(1),
      q_reg_2 => \gen_shiftreg[28].reg_n_1\,
      q_reg_3 => q_reg_74,
      q_reg_4 => q_reg_75,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(29)
    );
\gen_shiftreg[2].reg\: entity work.Lab_4_CPU_0_0_flipflop_1283
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(2),
      MultReset => MultReset,
      S(0) => S(2),
      en => en,
      q_reg_0 => \gen_shiftreg[2].reg_n_1\,
      q_reg_1 => \gen_shiftreg[1].reg_n_1\,
      q_reg_2 => q_reg_20,
      q_reg_3 => q_reg_21,
      q_reg_4 => q_reg_17,
      sl_map(0) => sl_map(2)
    );
\gen_shiftreg[30].reg\: entity work.Lab_4_CPU_0_0_flipflop_1284
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(30),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[30].reg_n_1\,
      q_reg_1(0) => q_reg_6(2),
      q_reg_2 => \gen_shiftreg[29].reg_n_1\,
      q_reg_3 => q_reg_76,
      q_reg_4 => q_reg_77,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(30)
    );
\gen_shiftreg[31].reg\: entity work.Lab_4_CPU_0_0_flipflop_1285
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(31),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[31].reg_n_1\,
      q_reg_1(0) => q_reg_6(3),
      q_reg_2 => \gen_shiftreg[30].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(31)
    );
\gen_shiftreg[32].reg\: entity work.Lab_4_CPU_0_0_flipflop_1286
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(32),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[32].reg_n_1\,
      q_reg_1(0) => q_reg_7(0),
      q_reg_2 => \gen_shiftreg[31].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(32)
    );
\gen_shiftreg[33].reg\: entity work.Lab_4_CPU_0_0_flipflop_1287
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(33),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[33].reg_n_1\,
      q_reg_1(0) => q_reg_7(1),
      q_reg_2 => \gen_shiftreg[32].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(33)
    );
\gen_shiftreg[34].reg\: entity work.Lab_4_CPU_0_0_flipflop_1288
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(34),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[34].reg_n_1\,
      q_reg_1(0) => q_reg_7(2),
      q_reg_2 => \gen_shiftreg[33].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(34)
    );
\gen_shiftreg[35].reg\: entity work.Lab_4_CPU_0_0_flipflop_1289
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(35),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[35].reg_n_1\,
      q_reg_1(0) => q_reg_7(3),
      q_reg_2 => \gen_shiftreg[34].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(35)
    );
\gen_shiftreg[36].reg\: entity work.Lab_4_CPU_0_0_flipflop_1290
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(36),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[36].reg_n_1\,
      q_reg_1(0) => q_reg_8(0),
      q_reg_2 => \gen_shiftreg[35].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(36)
    );
\gen_shiftreg[37].reg\: entity work.Lab_4_CPU_0_0_flipflop_1291
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(37),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[37].reg_n_1\,
      q_reg_1(0) => q_reg_8(1),
      q_reg_2 => \gen_shiftreg[36].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(37)
    );
\gen_shiftreg[38].reg\: entity work.Lab_4_CPU_0_0_flipflop_1292
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(38),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[38].reg_n_1\,
      q_reg_1(0) => q_reg_8(2),
      q_reg_2 => \gen_shiftreg[37].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(38)
    );
\gen_shiftreg[39].reg\: entity work.Lab_4_CPU_0_0_flipflop_1293
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(39),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[39].reg_n_1\,
      q_reg_1(0) => q_reg_8(3),
      q_reg_2 => \gen_shiftreg[38].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(39)
    );
\gen_shiftreg[3].reg\: entity work.Lab_4_CPU_0_0_flipflop_1294
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(3),
      MultReset => MultReset,
      S(0) => S(3),
      en => en,
      q_reg_0 => \gen_shiftreg[3].reg_n_1\,
      q_reg_1 => \gen_shiftreg[2].reg_n_1\,
      q_reg_2 => q_reg_22,
      q_reg_3 => q_reg_23,
      q_reg_4 => q_reg_17,
      sl_map(0) => sl_map(3)
    );
\gen_shiftreg[40].reg\: entity work.Lab_4_CPU_0_0_flipflop_1295
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(40),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[40].reg_n_1\,
      q_reg_1(0) => q_reg_9(0),
      q_reg_2 => \gen_shiftreg[39].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(40)
    );
\gen_shiftreg[41].reg\: entity work.Lab_4_CPU_0_0_flipflop_1296
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(41),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[41].reg_n_1\,
      q_reg_1(0) => q_reg_9(1),
      q_reg_2 => \gen_shiftreg[40].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(41)
    );
\gen_shiftreg[42].reg\: entity work.Lab_4_CPU_0_0_flipflop_1297
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(42),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[42].reg_n_1\,
      q_reg_1(0) => q_reg_9(2),
      q_reg_2 => \gen_shiftreg[41].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(42)
    );
\gen_shiftreg[43].reg\: entity work.Lab_4_CPU_0_0_flipflop_1298
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(43),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[43].reg_n_1\,
      q_reg_1(0) => q_reg_9(3),
      q_reg_2 => \gen_shiftreg[42].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(43)
    );
\gen_shiftreg[44].reg\: entity work.Lab_4_CPU_0_0_flipflop_1299
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(44),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[44].reg_n_1\,
      q_reg_1(0) => q_reg_10(0),
      q_reg_2 => \gen_shiftreg[43].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(44)
    );
\gen_shiftreg[45].reg\: entity work.Lab_4_CPU_0_0_flipflop_1300
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(45),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[45].reg_n_1\,
      q_reg_1(0) => q_reg_10(1),
      q_reg_2 => \gen_shiftreg[44].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(45)
    );
\gen_shiftreg[46].reg\: entity work.Lab_4_CPU_0_0_flipflop_1301
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(46),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[46].reg_n_1\,
      q_reg_1(0) => q_reg_10(2),
      q_reg_2 => \gen_shiftreg[45].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(46)
    );
\gen_shiftreg[47].reg\: entity work.Lab_4_CPU_0_0_flipflop_1302
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(47),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[47].reg_n_1\,
      q_reg_1(0) => q_reg_10(3),
      q_reg_2 => \gen_shiftreg[46].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(47)
    );
\gen_shiftreg[48].reg\: entity work.Lab_4_CPU_0_0_flipflop_1303
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(48),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[48].reg_n_1\,
      q_reg_1(0) => q_reg_11(0),
      q_reg_2 => \gen_shiftreg[47].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(48)
    );
\gen_shiftreg[49].reg\: entity work.Lab_4_CPU_0_0_flipflop_1304
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(49),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[49].reg_n_1\,
      q_reg_1(0) => q_reg_11(1),
      q_reg_2 => \gen_shiftreg[48].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(49)
    );
\gen_shiftreg[4].reg\: entity work.Lab_4_CPU_0_0_flipflop_1305
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(4),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[4].reg_n_1\,
      q_reg_1(0) => q_reg_0(0),
      q_reg_2 => \gen_shiftreg[3].reg_n_1\,
      q_reg_3 => q_reg_24,
      q_reg_4 => q_reg_25,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(4)
    );
\gen_shiftreg[50].reg\: entity work.Lab_4_CPU_0_0_flipflop_1306
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(50),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[50].reg_n_1\,
      q_reg_1(0) => q_reg_11(2),
      q_reg_2 => \gen_shiftreg[49].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(50)
    );
\gen_shiftreg[51].reg\: entity work.Lab_4_CPU_0_0_flipflop_1307
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(51),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[51].reg_n_1\,
      q_reg_1(0) => q_reg_11(3),
      q_reg_2 => \gen_shiftreg[50].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(51)
    );
\gen_shiftreg[52].reg\: entity work.Lab_4_CPU_0_0_flipflop_1308
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(52),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[52].reg_n_1\,
      q_reg_1(0) => q_reg_12(0),
      q_reg_2 => \gen_shiftreg[51].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(52)
    );
\gen_shiftreg[53].reg\: entity work.Lab_4_CPU_0_0_flipflop_1309
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(53),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[53].reg_n_1\,
      q_reg_1(0) => q_reg_12(1),
      q_reg_2 => \gen_shiftreg[52].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(53)
    );
\gen_shiftreg[54].reg\: entity work.Lab_4_CPU_0_0_flipflop_1310
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(54),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[54].reg_n_1\,
      q_reg_1(0) => q_reg_12(2),
      q_reg_2 => \gen_shiftreg[53].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(54)
    );
\gen_shiftreg[55].reg\: entity work.Lab_4_CPU_0_0_flipflop_1311
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(55),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[55].reg_n_1\,
      q_reg_1(0) => q_reg_12(3),
      q_reg_2 => \gen_shiftreg[54].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(55)
    );
\gen_shiftreg[56].reg\: entity work.Lab_4_CPU_0_0_flipflop_1312
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(56),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[56].reg_n_1\,
      q_reg_1(0) => q_reg_13(0),
      q_reg_2 => \gen_shiftreg[55].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(56)
    );
\gen_shiftreg[57].reg\: entity work.Lab_4_CPU_0_0_flipflop_1313
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(57),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[57].reg_n_1\,
      q_reg_1(0) => q_reg_13(1),
      q_reg_2 => \gen_shiftreg[56].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(57)
    );
\gen_shiftreg[58].reg\: entity work.Lab_4_CPU_0_0_flipflop_1314
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(58),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[58].reg_n_1\,
      q_reg_1(0) => q_reg_13(2),
      q_reg_2 => \gen_shiftreg[57].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(58)
    );
\gen_shiftreg[59].reg\: entity work.Lab_4_CPU_0_0_flipflop_1315
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(59),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[59].reg_n_1\,
      q_reg_1(0) => q_reg_13(3),
      q_reg_2 => \gen_shiftreg[58].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(59)
    );
\gen_shiftreg[5].reg\: entity work.Lab_4_CPU_0_0_flipflop_1316
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(5),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[5].reg_n_1\,
      q_reg_1(0) => q_reg_0(1),
      q_reg_2 => \gen_shiftreg[4].reg_n_1\,
      q_reg_3 => q_reg_26,
      q_reg_4 => q_reg_27,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(5)
    );
\gen_shiftreg[60].reg\: entity work.Lab_4_CPU_0_0_flipflop_1317
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(60),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[60].reg_n_1\,
      q_reg_1(0) => q_reg(0),
      q_reg_2 => \gen_shiftreg[59].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(60)
    );
\gen_shiftreg[61].reg\: entity work.Lab_4_CPU_0_0_flipflop_1318
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(61),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[61].reg_n_1\,
      q_reg_1(0) => q_reg(1),
      q_reg_2 => \gen_shiftreg[60].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(61)
    );
\gen_shiftreg[62].reg\: entity work.Lab_4_CPU_0_0_flipflop_1319
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(62),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[62].reg_n_1\,
      q_reg_1(0) => q_reg(2),
      q_reg_2 => \gen_shiftreg[61].reg_n_1\,
      q_reg_3 => q_reg_17,
      sl_map(0) => sl_map(62)
    );
\gen_shiftreg[63].reg\: entity work.Lab_4_CPU_0_0_flipflop_1320
     port map (
      Clock => Clock,
      MultOut(0) => MultOut(63),
      MultReset => MultReset,
      en => en,
      q_reg_0(0) => q_reg(3),
      q_reg_1 => \gen_shiftreg[62].reg_n_1\
    );
\gen_shiftreg[6].reg\: entity work.Lab_4_CPU_0_0_flipflop_1321
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(6),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[6].reg_n_1\,
      q_reg_1(0) => q_reg_0(2),
      q_reg_2 => \gen_shiftreg[5].reg_n_1\,
      q_reg_3 => q_reg_28,
      q_reg_4 => q_reg_29,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(6)
    );
\gen_shiftreg[7].reg\: entity work.Lab_4_CPU_0_0_flipflop_1322
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(7),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[7].reg_n_1\,
      q_reg_1(0) => q_reg_0(3),
      q_reg_2 => \gen_shiftreg[6].reg_n_1\,
      q_reg_3 => q_reg_30,
      q_reg_4 => q_reg_31,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(7)
    );
\gen_shiftreg[8].reg\: entity work.Lab_4_CPU_0_0_flipflop_1323
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(8),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[8].reg_n_1\,
      q_reg_1(0) => q_reg_1(0),
      q_reg_2 => \gen_shiftreg[7].reg_n_1\,
      q_reg_3 => q_reg_32,
      q_reg_4 => q_reg_33,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(8)
    );
\gen_shiftreg[9].reg\: entity work.Lab_4_CPU_0_0_flipflop_1324
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(0) => MultOut(9),
      MultReset => MultReset,
      en => en,
      q_reg_0 => \gen_shiftreg[9].reg_n_1\,
      q_reg_1(0) => q_reg_1(1),
      q_reg_2 => \gen_shiftreg[8].reg_n_1\,
      q_reg_3 => q_reg_34,
      q_reg_4 => q_reg_35,
      q_reg_5 => q_reg_17,
      sl_map(0) => sl_map(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_Multiplier is
  port (
    ld : out STD_LOGIC;
    MultDone : out STD_LOGIC;
    MultOut : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \FSM_sequential_pr_state_reg[2]\ : out STD_LOGIC;
    Clock : in STD_LOGIC;
    MultReset : in STD_LOGIC;
    q_reg : in STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_1 : in STD_LOGIC;
    q_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg_3 : in STD_LOGIC;
    q_reg_4 : in STD_LOGIC;
    q_reg_5 : in STD_LOGIC;
    q_reg_6 : in STD_LOGIC;
    q_reg_7 : in STD_LOGIC;
    q_reg_8 : in STD_LOGIC;
    q_reg_9 : in STD_LOGIC;
    q_reg_10 : in STD_LOGIC;
    q_reg_11 : in STD_LOGIC;
    q_reg_12 : in STD_LOGIC;
    q_reg_13 : in STD_LOGIC;
    q_reg_14 : in STD_LOGIC;
    q_reg_15 : in STD_LOGIC;
    q_reg_16 : in STD_LOGIC;
    q_reg_17 : in STD_LOGIC;
    q_reg_18 : in STD_LOGIC;
    q_reg_19 : in STD_LOGIC;
    q_reg_20 : in STD_LOGIC;
    q_reg_21 : in STD_LOGIC;
    q_reg_22 : in STD_LOGIC;
    q_reg_23 : in STD_LOGIC;
    q_reg_24 : in STD_LOGIC;
    q_reg_25 : in STD_LOGIC;
    q_reg_26 : in STD_LOGIC;
    q_reg_27 : in STD_LOGIC;
    q_reg_28 : in STD_LOGIC;
    q_reg_29 : in STD_LOGIC;
    q_reg_30 : in STD_LOGIC;
    q_reg_31 : in STD_LOGIC;
    q_reg_32 : in STD_LOGIC;
    q_reg_33 : in STD_LOGIC;
    q_reg_34 : in STD_LOGIC;
    q_reg_35 : in STD_LOGIC;
    q_reg_36 : in STD_LOGIC;
    q_reg_37 : in STD_LOGIC;
    q_reg_38 : in STD_LOGIC;
    q_reg_39 : in STD_LOGIC;
    q_reg_40 : in STD_LOGIC;
    q_reg_41 : in STD_LOGIC;
    q_reg_42 : in STD_LOGIC;
    q_reg_43 : in STD_LOGIC;
    q_reg_44 : in STD_LOGIC;
    q_reg_45 : in STD_LOGIC;
    q_reg_46 : in STD_LOGIC;
    q_reg_47 : in STD_LOGIC;
    q_reg_48 : in STD_LOGIC;
    q_reg_49 : in STD_LOGIC;
    q_reg_50 : in STD_LOGIC;
    q_reg_51 : in STD_LOGIC;
    q_reg_52 : in STD_LOGIC;
    q_reg_53 : in STD_LOGIC;
    q_reg_54 : in STD_LOGIC;
    q_reg_55 : in STD_LOGIC;
    q_reg_56 : in STD_LOGIC;
    q_reg_57 : in STD_LOGIC;
    q_reg_58 : in STD_LOGIC;
    q_reg_59 : in STD_LOGIC;
    q_reg_60 : in STD_LOGIC;
    q_reg_61 : in STD_LOGIC;
    q_reg_62 : in STD_LOGIC;
    q_reg_63 : in STD_LOGIC;
    q_reg_64 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_Multiplier : entity is "Multiplier";
end Lab_4_CPU_0_0_Multiplier;

architecture STRUCTURE of Lab_4_CPU_0_0_Multiplier is
  signal \^multout\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal alu_n_0 : STD_LOGIC;
  signal alu_n_1 : STD_LOGIC;
  signal alu_n_10 : STD_LOGIC;
  signal alu_n_11 : STD_LOGIC;
  signal alu_n_12 : STD_LOGIC;
  signal alu_n_13 : STD_LOGIC;
  signal alu_n_14 : STD_LOGIC;
  signal alu_n_15 : STD_LOGIC;
  signal alu_n_16 : STD_LOGIC;
  signal alu_n_17 : STD_LOGIC;
  signal alu_n_18 : STD_LOGIC;
  signal alu_n_19 : STD_LOGIC;
  signal alu_n_20 : STD_LOGIC;
  signal alu_n_21 : STD_LOGIC;
  signal alu_n_22 : STD_LOGIC;
  signal alu_n_23 : STD_LOGIC;
  signal alu_n_24 : STD_LOGIC;
  signal alu_n_25 : STD_LOGIC;
  signal alu_n_26 : STD_LOGIC;
  signal alu_n_27 : STD_LOGIC;
  signal alu_n_28 : STD_LOGIC;
  signal alu_n_29 : STD_LOGIC;
  signal alu_n_3 : STD_LOGIC;
  signal alu_n_30 : STD_LOGIC;
  signal alu_n_31 : STD_LOGIC;
  signal alu_n_32 : STD_LOGIC;
  signal alu_n_33 : STD_LOGIC;
  signal alu_n_34 : STD_LOGIC;
  signal alu_n_35 : STD_LOGIC;
  signal alu_n_36 : STD_LOGIC;
  signal alu_n_37 : STD_LOGIC;
  signal alu_n_38 : STD_LOGIC;
  signal alu_n_39 : STD_LOGIC;
  signal alu_n_4 : STD_LOGIC;
  signal alu_n_40 : STD_LOGIC;
  signal alu_n_41 : STD_LOGIC;
  signal alu_n_42 : STD_LOGIC;
  signal alu_n_43 : STD_LOGIC;
  signal alu_n_44 : STD_LOGIC;
  signal alu_n_45 : STD_LOGIC;
  signal alu_n_46 : STD_LOGIC;
  signal alu_n_47 : STD_LOGIC;
  signal alu_n_48 : STD_LOGIC;
  signal alu_n_49 : STD_LOGIC;
  signal alu_n_5 : STD_LOGIC;
  signal alu_n_50 : STD_LOGIC;
  signal alu_n_51 : STD_LOGIC;
  signal alu_n_52 : STD_LOGIC;
  signal alu_n_53 : STD_LOGIC;
  signal alu_n_54 : STD_LOGIC;
  signal alu_n_55 : STD_LOGIC;
  signal alu_n_56 : STD_LOGIC;
  signal alu_n_57 : STD_LOGIC;
  signal alu_n_58 : STD_LOGIC;
  signal alu_n_59 : STD_LOGIC;
  signal alu_n_6 : STD_LOGIC;
  signal alu_n_60 : STD_LOGIC;
  signal alu_n_61 : STD_LOGIC;
  signal alu_n_62 : STD_LOGIC;
  signal alu_n_63 : STD_LOGIC;
  signal alu_n_7 : STD_LOGIC;
  signal alu_n_8 : STD_LOGIC;
  signal alu_n_9 : STD_LOGIC;
  signal d : STD_LOGIC;
  signal en : STD_LOGIC;
  signal \^ld\ : STD_LOGIC;
  signal multiplicand_reg_n_100 : STD_LOGIC;
  signal multiplicand_reg_n_101 : STD_LOGIC;
  signal multiplicand_reg_n_102 : STD_LOGIC;
  signal multiplicand_reg_n_103 : STD_LOGIC;
  signal multiplicand_reg_n_104 : STD_LOGIC;
  signal multiplicand_reg_n_105 : STD_LOGIC;
  signal multiplicand_reg_n_106 : STD_LOGIC;
  signal multiplicand_reg_n_107 : STD_LOGIC;
  signal multiplicand_reg_n_108 : STD_LOGIC;
  signal multiplicand_reg_n_109 : STD_LOGIC;
  signal multiplicand_reg_n_110 : STD_LOGIC;
  signal multiplicand_reg_n_111 : STD_LOGIC;
  signal multiplicand_reg_n_112 : STD_LOGIC;
  signal multiplicand_reg_n_113 : STD_LOGIC;
  signal multiplicand_reg_n_114 : STD_LOGIC;
  signal multiplicand_reg_n_115 : STD_LOGIC;
  signal multiplicand_reg_n_116 : STD_LOGIC;
  signal multiplicand_reg_n_117 : STD_LOGIC;
  signal multiplicand_reg_n_118 : STD_LOGIC;
  signal multiplicand_reg_n_119 : STD_LOGIC;
  signal multiplicand_reg_n_120 : STD_LOGIC;
  signal multiplicand_reg_n_121 : STD_LOGIC;
  signal multiplicand_reg_n_122 : STD_LOGIC;
  signal multiplicand_reg_n_123 : STD_LOGIC;
  signal multiplicand_reg_n_124 : STD_LOGIC;
  signal multiplicand_reg_n_125 : STD_LOGIC;
  signal multiplicand_reg_n_126 : STD_LOGIC;
  signal multiplicand_reg_n_63 : STD_LOGIC;
  signal multiplicand_reg_n_64 : STD_LOGIC;
  signal multiplicand_reg_n_65 : STD_LOGIC;
  signal multiplicand_reg_n_66 : STD_LOGIC;
  signal multiplicand_reg_n_67 : STD_LOGIC;
  signal multiplicand_reg_n_68 : STD_LOGIC;
  signal multiplicand_reg_n_69 : STD_LOGIC;
  signal multiplicand_reg_n_70 : STD_LOGIC;
  signal multiplicand_reg_n_71 : STD_LOGIC;
  signal multiplicand_reg_n_72 : STD_LOGIC;
  signal multiplicand_reg_n_73 : STD_LOGIC;
  signal multiplicand_reg_n_74 : STD_LOGIC;
  signal multiplicand_reg_n_75 : STD_LOGIC;
  signal multiplicand_reg_n_76 : STD_LOGIC;
  signal multiplicand_reg_n_77 : STD_LOGIC;
  signal multiplicand_reg_n_78 : STD_LOGIC;
  signal multiplicand_reg_n_79 : STD_LOGIC;
  signal multiplicand_reg_n_80 : STD_LOGIC;
  signal multiplicand_reg_n_81 : STD_LOGIC;
  signal multiplicand_reg_n_82 : STD_LOGIC;
  signal multiplicand_reg_n_83 : STD_LOGIC;
  signal multiplicand_reg_n_84 : STD_LOGIC;
  signal multiplicand_reg_n_85 : STD_LOGIC;
  signal multiplicand_reg_n_86 : STD_LOGIC;
  signal multiplicand_reg_n_87 : STD_LOGIC;
  signal multiplicand_reg_n_88 : STD_LOGIC;
  signal multiplicand_reg_n_89 : STD_LOGIC;
  signal multiplicand_reg_n_90 : STD_LOGIC;
  signal multiplicand_reg_n_91 : STD_LOGIC;
  signal multiplicand_reg_n_92 : STD_LOGIC;
  signal multiplicand_reg_n_93 : STD_LOGIC;
  signal multiplicand_reg_n_94 : STD_LOGIC;
  signal multiplicand_reg_n_95 : STD_LOGIC;
  signal multiplicand_reg_n_96 : STD_LOGIC;
  signal multiplicand_reg_n_97 : STD_LOGIC;
  signal multiplicand_reg_n_98 : STD_LOGIC;
  signal multiplicand_reg_n_99 : STD_LOGIC;
  signal multiplier_reg_n_1 : STD_LOGIC;
  signal multiplier_reg_n_2 : STD_LOGIC;
  signal nx_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal out_multiplier : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pr_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal prod_wr : STD_LOGIC;
  signal sl_map : STD_LOGIC_VECTOR ( 63 downto 1 );
begin
  MultOut(63 downto 0) <= \^multout\(63 downto 0);
  ld <= \^ld\;
alu: entity work.Lab_4_CPU_0_0_Adder
     port map (
      O(3) => alu_n_0,
      O(2) => alu_n_1,
      O(1) => d,
      O(0) => alu_n_3,
      S(3) => multiplicand_reg_n_67,
      S(2) => multiplicand_reg_n_68,
      S(1) => multiplicand_reg_n_69,
      S(0) => multiplicand_reg_n_70,
      q_reg(3) => alu_n_4,
      q_reg(2) => alu_n_5,
      q_reg(1) => alu_n_6,
      q_reg(0) => alu_n_7,
      q_reg_0(3) => alu_n_8,
      q_reg_0(2) => alu_n_9,
      q_reg_0(1) => alu_n_10,
      q_reg_0(0) => alu_n_11,
      q_reg_1(3) => alu_n_12,
      q_reg_1(2) => alu_n_13,
      q_reg_1(1) => alu_n_14,
      q_reg_1(0) => alu_n_15,
      q_reg_10(3) => alu_n_48,
      q_reg_10(2) => alu_n_49,
      q_reg_10(1) => alu_n_50,
      q_reg_10(0) => alu_n_51,
      q_reg_11(3) => alu_n_52,
      q_reg_11(2) => alu_n_53,
      q_reg_11(1) => alu_n_54,
      q_reg_11(0) => alu_n_55,
      q_reg_12(3) => alu_n_56,
      q_reg_12(2) => alu_n_57,
      q_reg_12(1) => alu_n_58,
      q_reg_12(0) => alu_n_59,
      q_reg_13(3) => alu_n_60,
      q_reg_13(2) => alu_n_61,
      q_reg_13(1) => alu_n_62,
      q_reg_13(0) => alu_n_63,
      q_reg_14(3) => multiplicand_reg_n_71,
      q_reg_14(2) => multiplicand_reg_n_72,
      q_reg_14(1) => multiplicand_reg_n_73,
      q_reg_14(0) => multiplicand_reg_n_74,
      q_reg_15(3) => multiplicand_reg_n_75,
      q_reg_15(2) => multiplicand_reg_n_76,
      q_reg_15(1) => multiplicand_reg_n_77,
      q_reg_15(0) => multiplicand_reg_n_78,
      q_reg_16(3) => multiplicand_reg_n_79,
      q_reg_16(2) => multiplicand_reg_n_80,
      q_reg_16(1) => multiplicand_reg_n_81,
      q_reg_16(0) => multiplicand_reg_n_82,
      q_reg_17(3) => multiplicand_reg_n_83,
      q_reg_17(2) => multiplicand_reg_n_84,
      q_reg_17(1) => multiplicand_reg_n_85,
      q_reg_17(0) => multiplicand_reg_n_86,
      q_reg_18(3) => multiplicand_reg_n_87,
      q_reg_18(2) => multiplicand_reg_n_88,
      q_reg_18(1) => multiplicand_reg_n_89,
      q_reg_18(0) => multiplicand_reg_n_90,
      q_reg_19(3) => multiplicand_reg_n_91,
      q_reg_19(2) => multiplicand_reg_n_92,
      q_reg_19(1) => multiplicand_reg_n_93,
      q_reg_19(0) => multiplicand_reg_n_94,
      q_reg_2(3) => alu_n_16,
      q_reg_2(2) => alu_n_17,
      q_reg_2(1) => alu_n_18,
      q_reg_2(0) => alu_n_19,
      q_reg_20(3) => multiplicand_reg_n_95,
      q_reg_20(2) => multiplicand_reg_n_96,
      q_reg_20(1) => multiplicand_reg_n_97,
      q_reg_20(0) => multiplicand_reg_n_98,
      q_reg_21(3) => multiplicand_reg_n_99,
      q_reg_21(2) => multiplicand_reg_n_100,
      q_reg_21(1) => multiplicand_reg_n_101,
      q_reg_21(0) => multiplicand_reg_n_102,
      q_reg_22(3) => multiplicand_reg_n_103,
      q_reg_22(2) => multiplicand_reg_n_104,
      q_reg_22(1) => multiplicand_reg_n_105,
      q_reg_22(0) => multiplicand_reg_n_106,
      q_reg_23(3) => multiplicand_reg_n_107,
      q_reg_23(2) => multiplicand_reg_n_108,
      q_reg_23(1) => multiplicand_reg_n_109,
      q_reg_23(0) => multiplicand_reg_n_110,
      q_reg_24(3) => multiplicand_reg_n_111,
      q_reg_24(2) => multiplicand_reg_n_112,
      q_reg_24(1) => multiplicand_reg_n_113,
      q_reg_24(0) => multiplicand_reg_n_114,
      q_reg_25(3) => multiplicand_reg_n_115,
      q_reg_25(2) => multiplicand_reg_n_116,
      q_reg_25(1) => multiplicand_reg_n_117,
      q_reg_25(0) => multiplicand_reg_n_118,
      q_reg_26(3) => multiplicand_reg_n_119,
      q_reg_26(2) => multiplicand_reg_n_120,
      q_reg_26(1) => multiplicand_reg_n_121,
      q_reg_26(0) => multiplicand_reg_n_122,
      q_reg_27(3) => multiplicand_reg_n_123,
      q_reg_27(2) => multiplicand_reg_n_124,
      q_reg_27(1) => multiplicand_reg_n_125,
      q_reg_27(0) => multiplicand_reg_n_126,
      q_reg_28(3) => multiplicand_reg_n_63,
      q_reg_28(2) => multiplicand_reg_n_64,
      q_reg_28(1) => multiplicand_reg_n_65,
      q_reg_28(0) => multiplicand_reg_n_66,
      q_reg_3(3) => alu_n_20,
      q_reg_3(2) => alu_n_21,
      q_reg_3(1) => alu_n_22,
      q_reg_3(0) => alu_n_23,
      q_reg_4(3) => alu_n_24,
      q_reg_4(2) => alu_n_25,
      q_reg_4(1) => alu_n_26,
      q_reg_4(0) => alu_n_27,
      q_reg_5(3) => alu_n_28,
      q_reg_5(2) => alu_n_29,
      q_reg_5(1) => alu_n_30,
      q_reg_5(0) => alu_n_31,
      q_reg_6(3) => alu_n_32,
      q_reg_6(2) => alu_n_33,
      q_reg_6(1) => alu_n_34,
      q_reg_6(0) => alu_n_35,
      q_reg_7(3) => alu_n_36,
      q_reg_7(2) => alu_n_37,
      q_reg_7(1) => alu_n_38,
      q_reg_7(0) => alu_n_39,
      q_reg_8(3) => alu_n_40,
      q_reg_8(2) => alu_n_41,
      q_reg_8(1) => alu_n_42,
      q_reg_8(0) => alu_n_43,
      q_reg_9(3) => alu_n_44,
      q_reg_9(2) => alu_n_45,
      q_reg_9(1) => alu_n_46,
      q_reg_9(0) => alu_n_47,
      sl_map(62 downto 0) => sl_map(63 downto 1)
    );
controller: entity work.Lab_4_CPU_0_0_MultController
     port map (
      Clock => Clock,
      D(0) => nx_state(1),
      \FSM_sequential_nx_state_reg[2]_i_3\ => multiplier_reg_n_1,
      \FSM_sequential_pr_state_reg[0]_0\ => multiplier_reg_n_2,
      \FSM_sequential_pr_state_reg[1]_0\ => \^ld\,
      \FSM_sequential_pr_state_reg[2]\ => \FSM_sequential_pr_state_reg[2]\,
      MultDone => MultDone,
      MultReset => MultReset,
      Q(1 downto 0) => pr_state(1 downto 0),
      en => en,
      out_multiplier(0) => out_multiplier(0),
      prod_wr => prod_wr,
      q_reg(0) => Q(0)
    );
multiplicand_reg: entity work.\Lab_4_CPU_0_0_ShiftRegister__parameterized1\
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      MultOut(63 downto 0) => \^multout\(63 downto 0),
      MultReset => MultReset,
      S(3) => multiplicand_reg_n_67,
      S(2) => multiplicand_reg_n_68,
      S(1) => multiplicand_reg_n_69,
      S(0) => multiplicand_reg_n_70,
      en => en,
      q_reg(3) => multiplicand_reg_n_63,
      q_reg(2) => multiplicand_reg_n_64,
      q_reg(1) => multiplicand_reg_n_65,
      q_reg(0) => multiplicand_reg_n_66,
      q_reg_0(3) => multiplicand_reg_n_71,
      q_reg_0(2) => multiplicand_reg_n_72,
      q_reg_0(1) => multiplicand_reg_n_73,
      q_reg_0(0) => multiplicand_reg_n_74,
      q_reg_1(3) => multiplicand_reg_n_75,
      q_reg_1(2) => multiplicand_reg_n_76,
      q_reg_1(1) => multiplicand_reg_n_77,
      q_reg_1(0) => multiplicand_reg_n_78,
      q_reg_10(3) => multiplicand_reg_n_111,
      q_reg_10(2) => multiplicand_reg_n_112,
      q_reg_10(1) => multiplicand_reg_n_113,
      q_reg_10(0) => multiplicand_reg_n_114,
      q_reg_11(3) => multiplicand_reg_n_115,
      q_reg_11(2) => multiplicand_reg_n_116,
      q_reg_11(1) => multiplicand_reg_n_117,
      q_reg_11(0) => multiplicand_reg_n_118,
      q_reg_12(3) => multiplicand_reg_n_119,
      q_reg_12(2) => multiplicand_reg_n_120,
      q_reg_12(1) => multiplicand_reg_n_121,
      q_reg_12(0) => multiplicand_reg_n_122,
      q_reg_13(3) => multiplicand_reg_n_123,
      q_reg_13(2) => multiplicand_reg_n_124,
      q_reg_13(1) => multiplicand_reg_n_125,
      q_reg_13(0) => multiplicand_reg_n_126,
      q_reg_14 => q_reg_0,
      q_reg_15 => q_reg_1,
      q_reg_16 => q_reg_2,
      q_reg_17 => \^ld\,
      q_reg_18 => q_reg_3,
      q_reg_19 => q_reg_4,
      q_reg_2(3) => multiplicand_reg_n_79,
      q_reg_2(2) => multiplicand_reg_n_80,
      q_reg_2(1) => multiplicand_reg_n_81,
      q_reg_2(0) => multiplicand_reg_n_82,
      q_reg_20 => q_reg_5,
      q_reg_21 => q_reg_6,
      q_reg_22 => q_reg_7,
      q_reg_23 => q_reg_8,
      q_reg_24 => q_reg_9,
      q_reg_25 => q_reg_10,
      q_reg_26 => q_reg_11,
      q_reg_27 => q_reg_12,
      q_reg_28 => q_reg_13,
      q_reg_29 => q_reg_14,
      q_reg_3(3) => multiplicand_reg_n_83,
      q_reg_3(2) => multiplicand_reg_n_84,
      q_reg_3(1) => multiplicand_reg_n_85,
      q_reg_3(0) => multiplicand_reg_n_86,
      q_reg_30 => q_reg_15,
      q_reg_31 => q_reg_16,
      q_reg_32 => q_reg_17,
      q_reg_33 => q_reg_18,
      q_reg_34 => q_reg_19,
      q_reg_35 => q_reg_20,
      q_reg_36 => q_reg_21,
      q_reg_37 => q_reg_22,
      q_reg_38 => q_reg_23,
      q_reg_39 => q_reg_24,
      q_reg_4(3) => multiplicand_reg_n_87,
      q_reg_4(2) => multiplicand_reg_n_88,
      q_reg_4(1) => multiplicand_reg_n_89,
      q_reg_4(0) => multiplicand_reg_n_90,
      q_reg_40 => q_reg_25,
      q_reg_41 => q_reg_26,
      q_reg_42 => q_reg_27,
      q_reg_43 => q_reg_28,
      q_reg_44 => q_reg_29,
      q_reg_45 => q_reg_30,
      q_reg_46 => q_reg_31,
      q_reg_47 => q_reg_32,
      q_reg_48 => q_reg_33,
      q_reg_49 => q_reg_34,
      q_reg_5(3) => multiplicand_reg_n_91,
      q_reg_5(2) => multiplicand_reg_n_92,
      q_reg_5(1) => multiplicand_reg_n_93,
      q_reg_5(0) => multiplicand_reg_n_94,
      q_reg_50 => q_reg_35,
      q_reg_51 => q_reg_36,
      q_reg_52 => q_reg_37,
      q_reg_53 => q_reg_38,
      q_reg_54 => q_reg_39,
      q_reg_55 => q_reg_40,
      q_reg_56 => q_reg_41,
      q_reg_57 => q_reg_42,
      q_reg_58 => q_reg_43,
      q_reg_59 => q_reg_44,
      q_reg_6(3) => multiplicand_reg_n_95,
      q_reg_6(2) => multiplicand_reg_n_96,
      q_reg_6(1) => multiplicand_reg_n_97,
      q_reg_6(0) => multiplicand_reg_n_98,
      q_reg_60 => q_reg_45,
      q_reg_61 => q_reg_46,
      q_reg_62 => q_reg_47,
      q_reg_63 => q_reg_48,
      q_reg_64 => q_reg_49,
      q_reg_65 => q_reg_50,
      q_reg_66 => q_reg_51,
      q_reg_67 => q_reg_52,
      q_reg_68 => q_reg_53,
      q_reg_69 => q_reg_54,
      q_reg_7(3) => multiplicand_reg_n_99,
      q_reg_7(2) => multiplicand_reg_n_100,
      q_reg_7(1) => multiplicand_reg_n_101,
      q_reg_7(0) => multiplicand_reg_n_102,
      q_reg_70 => q_reg_55,
      q_reg_71 => q_reg_56,
      q_reg_72 => q_reg_57,
      q_reg_73 => q_reg_58,
      q_reg_74 => q_reg_59,
      q_reg_75 => q_reg_60,
      q_reg_76 => q_reg_61,
      q_reg_77 => q_reg_62,
      q_reg_8(3) => multiplicand_reg_n_103,
      q_reg_8(2) => multiplicand_reg_n_104,
      q_reg_8(1) => multiplicand_reg_n_105,
      q_reg_8(0) => multiplicand_reg_n_106,
      q_reg_9(3) => multiplicand_reg_n_107,
      q_reg_9(2) => multiplicand_reg_n_108,
      q_reg_9(1) => multiplicand_reg_n_109,
      q_reg_9(0) => multiplicand_reg_n_110,
      sl_map(62 downto 0) => sl_map(63 downto 1)
    );
multiplier_reg: entity work.Lab_4_CPU_0_0_ShiftRegister
     port map (
      CO(0) => CO(0),
      Clock => Clock,
      D(0) => nx_state(1),
      MultReset => MultReset,
      Q(1 downto 0) => pr_state(1 downto 0),
      en => en,
      out_multiplier(0) => out_multiplier(0),
      q_reg => multiplier_reg_n_1,
      q_reg_0 => multiplier_reg_n_2,
      q_reg_1 => q_reg,
      q_reg_10 => q_reg_6,
      q_reg_11 => q_reg_7,
      q_reg_12 => q_reg_8,
      q_reg_13 => q_reg_9,
      q_reg_14 => q_reg_10,
      q_reg_15 => q_reg_11,
      q_reg_16 => q_reg_12,
      q_reg_17 => q_reg_13,
      q_reg_18 => q_reg_14,
      q_reg_19 => q_reg_15,
      q_reg_2 => q_reg_63,
      q_reg_20 => q_reg_16,
      q_reg_21 => q_reg_17,
      q_reg_22 => q_reg_18,
      q_reg_23 => q_reg_19,
      q_reg_24 => q_reg_20,
      q_reg_25 => q_reg_21,
      q_reg_26 => q_reg_22,
      q_reg_27 => q_reg_23,
      q_reg_28 => q_reg_24,
      q_reg_29 => q_reg_25,
      q_reg_3 => q_reg_64,
      q_reg_30 => q_reg_26,
      q_reg_31 => q_reg_27,
      q_reg_32 => q_reg_28,
      q_reg_33 => q_reg_29,
      q_reg_34 => q_reg_30,
      q_reg_35 => q_reg_31,
      q_reg_36 => q_reg_32,
      q_reg_37 => q_reg_33,
      q_reg_38 => q_reg_34,
      q_reg_39 => q_reg_35,
      q_reg_4 => \^ld\,
      q_reg_40 => q_reg_36,
      q_reg_41 => q_reg_37,
      q_reg_42 => q_reg_38,
      q_reg_43 => q_reg_39,
      q_reg_44 => q_reg_40,
      q_reg_45 => q_reg_41,
      q_reg_46 => q_reg_42,
      q_reg_47 => q_reg_43,
      q_reg_48 => q_reg_44,
      q_reg_49 => q_reg_45,
      q_reg_5 => q_reg_1,
      q_reg_50 => q_reg_46,
      q_reg_51 => q_reg_47,
      q_reg_52 => q_reg_48,
      q_reg_53 => q_reg_49,
      q_reg_54 => q_reg_50,
      q_reg_55 => q_reg_51,
      q_reg_56 => q_reg_52,
      q_reg_57 => q_reg_53,
      q_reg_58 => q_reg_54,
      q_reg_59 => q_reg_55,
      q_reg_6 => q_reg_2,
      q_reg_60 => q_reg_56,
      q_reg_61 => q_reg_57,
      q_reg_62 => q_reg_58,
      q_reg_63 => q_reg_59,
      q_reg_64 => q_reg_60,
      q_reg_7 => q_reg_3,
      q_reg_8 => q_reg_4,
      q_reg_9 => q_reg_5
    );
product: entity work.\Lab_4_CPU_0_0_Reg__parameterized2\
     port map (
      Clock => Clock,
      MultOut(63 downto 0) => \^multout\(63 downto 0),
      MultReset => MultReset,
      O(3) => alu_n_0,
      O(2) => alu_n_1,
      O(1) => d,
      O(0) => alu_n_3,
      prod_wr => prod_wr,
      q_reg(3) => alu_n_4,
      q_reg(2) => alu_n_5,
      q_reg(1) => alu_n_6,
      q_reg(0) => alu_n_7,
      q_reg_0(3) => alu_n_8,
      q_reg_0(2) => alu_n_9,
      q_reg_0(1) => alu_n_10,
      q_reg_0(0) => alu_n_11,
      q_reg_1(3) => alu_n_12,
      q_reg_1(2) => alu_n_13,
      q_reg_1(1) => alu_n_14,
      q_reg_1(0) => alu_n_15,
      q_reg_10(3) => alu_n_48,
      q_reg_10(2) => alu_n_49,
      q_reg_10(1) => alu_n_50,
      q_reg_10(0) => alu_n_51,
      q_reg_11(3) => alu_n_52,
      q_reg_11(2) => alu_n_53,
      q_reg_11(1) => alu_n_54,
      q_reg_11(0) => alu_n_55,
      q_reg_12(3) => alu_n_56,
      q_reg_12(2) => alu_n_57,
      q_reg_12(1) => alu_n_58,
      q_reg_12(0) => alu_n_59,
      q_reg_13(3) => alu_n_60,
      q_reg_13(2) => alu_n_61,
      q_reg_13(1) => alu_n_62,
      q_reg_13(0) => alu_n_63,
      q_reg_2(3) => alu_n_16,
      q_reg_2(2) => alu_n_17,
      q_reg_2(1) => alu_n_18,
      q_reg_2(0) => alu_n_19,
      q_reg_3(3) => alu_n_20,
      q_reg_3(2) => alu_n_21,
      q_reg_3(1) => alu_n_22,
      q_reg_3(0) => alu_n_23,
      q_reg_4(3) => alu_n_24,
      q_reg_4(2) => alu_n_25,
      q_reg_4(1) => alu_n_26,
      q_reg_4(0) => alu_n_27,
      q_reg_5(3) => alu_n_28,
      q_reg_5(2) => alu_n_29,
      q_reg_5(1) => alu_n_30,
      q_reg_5(0) => alu_n_31,
      q_reg_6(3) => alu_n_32,
      q_reg_6(2) => alu_n_33,
      q_reg_6(1) => alu_n_34,
      q_reg_6(0) => alu_n_35,
      q_reg_7(3) => alu_n_36,
      q_reg_7(2) => alu_n_37,
      q_reg_7(1) => alu_n_38,
      q_reg_7(0) => alu_n_39,
      q_reg_8(3) => alu_n_40,
      q_reg_8(2) => alu_n_41,
      q_reg_8(1) => alu_n_42,
      q_reg_8(0) => alu_n_43,
      q_reg_9(3) => alu_n_44,
      q_reg_9(2) => alu_n_45,
      q_reg_9(1) => alu_n_46,
      q_reg_9(0) => alu_n_47
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_RegisterFile is
  port (
    DataIn : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLOResult : out STD_LOGIC_VECTOR ( 5 downto 0 );
    r2Out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeRd[31].writeReg_reg\ : in STD_LOGIC_VECTOR ( 31 to 31 );
    datIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \writeRd[30].writeReg_reg\ : in STD_LOGIC_VECTOR ( 30 to 30 );
    \writeRd[29].writeReg_reg\ : in STD_LOGIC_VECTOR ( 29 to 29 );
    \writeRd[28].writeReg_reg\ : in STD_LOGIC_VECTOR ( 28 to 28 );
    \writeRd[27].writeReg_reg\ : in STD_LOGIC_VECTOR ( 27 to 27 );
    \writeRd[26].writeReg_reg\ : in STD_LOGIC_VECTOR ( 26 to 26 );
    \writeRd[25].writeReg_reg\ : in STD_LOGIC_VECTOR ( 25 to 25 );
    \writeRd[24].writeReg_reg\ : in STD_LOGIC_VECTOR ( 24 to 24 );
    \writeRd[23].writeReg_reg\ : in STD_LOGIC_VECTOR ( 23 to 23 );
    \writeRd[22].writeReg_reg\ : in STD_LOGIC_VECTOR ( 22 to 22 );
    \writeRd[21].writeReg_reg\ : in STD_LOGIC_VECTOR ( 21 to 21 );
    \writeRd[20].writeReg_reg\ : in STD_LOGIC_VECTOR ( 20 to 20 );
    \writeRd[19].writeReg_reg\ : in STD_LOGIC_VECTOR ( 19 to 19 );
    \writeRd[18].writeReg_reg\ : in STD_LOGIC_VECTOR ( 18 to 18 );
    \writeRd[17].writeReg_reg\ : in STD_LOGIC_VECTOR ( 17 to 17 );
    \writeRd[16].writeReg_reg\ : in STD_LOGIC_VECTOR ( 16 to 16 );
    \writeRd[15].writeReg_reg\ : in STD_LOGIC_VECTOR ( 15 to 15 );
    \writeRd[14].writeReg_reg\ : in STD_LOGIC_VECTOR ( 14 to 14 );
    \writeRd[13].writeReg_reg\ : in STD_LOGIC_VECTOR ( 13 to 13 );
    \writeRd[12].writeReg_reg\ : in STD_LOGIC_VECTOR ( 12 to 12 );
    \writeRd[11].writeReg_reg\ : in STD_LOGIC_VECTOR ( 11 to 11 );
    \writeRd[10].writeReg_reg\ : in STD_LOGIC_VECTOR ( 10 to 10 );
    \writeRd[9].writeReg_reg\ : in STD_LOGIC_VECTOR ( 9 to 9 );
    \writeRd[8].writeReg_reg\ : in STD_LOGIC_VECTOR ( 8 to 8 );
    \writeRd[7].writeReg_reg\ : in STD_LOGIC_VECTOR ( 7 to 7 );
    \writeRd[6].writeReg_reg\ : in STD_LOGIC_VECTOR ( 6 to 6 );
    \writeRd[5].writeReg_reg\ : in STD_LOGIC_VECTOR ( 5 to 5 );
    \writeRd[4].writeReg_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    \writeRd[3].writeReg_reg\ : in STD_LOGIC_VECTOR ( 3 to 3 );
    \writeRd[2].writeReg_reg\ : in STD_LOGIC_VECTOR ( 2 to 2 );
    \writeRd[1].writeReg_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    \writeRd[0].writeReg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg_i_4__15\ : in STD_LOGIC;
    \q_reg_i_4__15_0\ : in STD_LOGIC;
    r2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg_i_4__31\ : in STD_LOGIC;
    \q_reg_i_4__31_0\ : in STD_LOGIC;
    \q_reg_i_4__41\ : in STD_LOGIC;
    \q_reg_i_4__42\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_RegisterFile : entity is "RegisterFile";
end Lab_4_CPU_0_0_RegisterFile;

architecture STRUCTURE of Lab_4_CPU_0_0_RegisterFile is
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data17 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data19 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data22 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data23 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data25 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data26 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data27 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data29 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data31 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genRegFile[11].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[11].rfile_n_9\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[15].rfile_n_9\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[19].rfile_n_9\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[23].rfile_n_9\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[31].rfile_n_9\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[3].rfile_n_9\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_0\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_1\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_10\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_11\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_12\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_13\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_14\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_15\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_16\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_17\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_18\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_19\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_2\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_20\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_21\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_22\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_23\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_24\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_25\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_26\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_27\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_28\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_29\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_3\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_30\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_31\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_32\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_33\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_34\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_35\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_36\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_37\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_38\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_39\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_4\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_40\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_41\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_42\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_43\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_44\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_45\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_46\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_47\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_48\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_49\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_5\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_50\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_51\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_52\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_53\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_54\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_55\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_56\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_57\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_58\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_59\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_6\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_60\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_61\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_62\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_63\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_7\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_8\ : STD_LOGIC;
  signal \genRegFile[7].rfile_n_9\ : STD_LOGIC;
begin
\genRegFile[0].rfile\: entity work.Lab_4_CPU_0_0_Reg_8
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data31(31 downto 0) => data31(31 downto 0),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\(0)
    );
\genRegFile[10].rfile\: entity work.Lab_4_CPU_0_0_Reg_9
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data21(31 downto 0) => data21(31 downto 0),
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\(10)
    );
\genRegFile[11].rfile\: entity work.Lab_4_CPU_0_0_Reg_10
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data21(31 downto 0) => data21(31 downto 0),
      data22(31 downto 0) => data22(31 downto 0),
      data23(31 downto 0) => data23(31 downto 0),
      q_reg => \genRegFile[11].rfile_n_0\,
      q_reg_0 => \genRegFile[11].rfile_n_1\,
      q_reg_1 => \genRegFile[11].rfile_n_2\,
      q_reg_10 => \genRegFile[11].rfile_n_11\,
      q_reg_100 => \genRegFile[15].rfile_n_37\,
      q_reg_101 => \genRegFile[15].rfile_n_38\,
      q_reg_102 => \genRegFile[15].rfile_n_39\,
      q_reg_103 => \genRegFile[15].rfile_n_40\,
      q_reg_104 => \genRegFile[15].rfile_n_41\,
      q_reg_105 => \genRegFile[15].rfile_n_42\,
      q_reg_106 => \genRegFile[15].rfile_n_43\,
      q_reg_107 => \genRegFile[15].rfile_n_44\,
      q_reg_108 => \genRegFile[15].rfile_n_45\,
      q_reg_109 => \genRegFile[15].rfile_n_46\,
      q_reg_11 => \genRegFile[11].rfile_n_12\,
      q_reg_110 => \genRegFile[15].rfile_n_47\,
      q_reg_111 => \genRegFile[15].rfile_n_48\,
      q_reg_112 => \genRegFile[15].rfile_n_49\,
      q_reg_113 => \genRegFile[15].rfile_n_50\,
      q_reg_114 => \genRegFile[15].rfile_n_51\,
      q_reg_115 => \genRegFile[15].rfile_n_52\,
      q_reg_116 => \genRegFile[15].rfile_n_53\,
      q_reg_117 => \genRegFile[15].rfile_n_54\,
      q_reg_118 => \genRegFile[15].rfile_n_55\,
      q_reg_119 => \genRegFile[15].rfile_n_56\,
      q_reg_12 => \genRegFile[11].rfile_n_13\,
      q_reg_120 => \genRegFile[15].rfile_n_57\,
      q_reg_121 => \genRegFile[15].rfile_n_58\,
      q_reg_122 => \genRegFile[15].rfile_n_59\,
      q_reg_123 => \genRegFile[15].rfile_n_60\,
      q_reg_124 => \genRegFile[15].rfile_n_61\,
      q_reg_125 => \genRegFile[15].rfile_n_62\,
      q_reg_126 => \genRegFile[15].rfile_n_63\,
      q_reg_13 => \genRegFile[11].rfile_n_14\,
      q_reg_14 => \genRegFile[11].rfile_n_15\,
      q_reg_15 => \genRegFile[11].rfile_n_16\,
      q_reg_16 => \genRegFile[11].rfile_n_17\,
      q_reg_17 => \genRegFile[11].rfile_n_18\,
      q_reg_18 => \genRegFile[11].rfile_n_19\,
      q_reg_19 => \genRegFile[11].rfile_n_20\,
      q_reg_2 => \genRegFile[11].rfile_n_3\,
      q_reg_20 => \genRegFile[11].rfile_n_21\,
      q_reg_21 => \genRegFile[11].rfile_n_22\,
      q_reg_22 => \genRegFile[11].rfile_n_23\,
      q_reg_23 => \genRegFile[11].rfile_n_24\,
      q_reg_24 => \genRegFile[11].rfile_n_25\,
      q_reg_25 => \genRegFile[11].rfile_n_26\,
      q_reg_26 => \genRegFile[11].rfile_n_27\,
      q_reg_27 => \genRegFile[11].rfile_n_28\,
      q_reg_28 => \genRegFile[11].rfile_n_29\,
      q_reg_29 => \genRegFile[11].rfile_n_30\,
      q_reg_3 => \genRegFile[11].rfile_n_4\,
      q_reg_30 => \genRegFile[11].rfile_n_31\,
      q_reg_31 => \genRegFile[11].rfile_n_32\,
      q_reg_32 => \genRegFile[11].rfile_n_33\,
      q_reg_33 => \genRegFile[11].rfile_n_34\,
      q_reg_34 => \genRegFile[11].rfile_n_35\,
      q_reg_35 => \genRegFile[11].rfile_n_36\,
      q_reg_36 => \genRegFile[11].rfile_n_37\,
      q_reg_37 => \genRegFile[11].rfile_n_38\,
      q_reg_38 => \genRegFile[11].rfile_n_39\,
      q_reg_39 => \genRegFile[11].rfile_n_40\,
      q_reg_4 => \genRegFile[11].rfile_n_5\,
      q_reg_40 => \genRegFile[11].rfile_n_41\,
      q_reg_41 => \genRegFile[11].rfile_n_42\,
      q_reg_42 => \genRegFile[11].rfile_n_43\,
      q_reg_43 => \genRegFile[11].rfile_n_44\,
      q_reg_44 => \genRegFile[11].rfile_n_45\,
      q_reg_45 => \genRegFile[11].rfile_n_46\,
      q_reg_46 => \genRegFile[11].rfile_n_47\,
      q_reg_47 => \genRegFile[11].rfile_n_48\,
      q_reg_48 => \genRegFile[11].rfile_n_49\,
      q_reg_49 => \genRegFile[11].rfile_n_50\,
      q_reg_5 => \genRegFile[11].rfile_n_6\,
      q_reg_50 => \genRegFile[11].rfile_n_51\,
      q_reg_51 => \genRegFile[11].rfile_n_52\,
      q_reg_52 => \genRegFile[11].rfile_n_53\,
      q_reg_53 => \genRegFile[11].rfile_n_54\,
      q_reg_54 => \genRegFile[11].rfile_n_55\,
      q_reg_55 => \genRegFile[11].rfile_n_56\,
      q_reg_56 => \genRegFile[11].rfile_n_57\,
      q_reg_57 => \genRegFile[11].rfile_n_58\,
      q_reg_58 => \genRegFile[11].rfile_n_59\,
      q_reg_59 => \genRegFile[11].rfile_n_60\,
      q_reg_6 => \genRegFile[11].rfile_n_7\,
      q_reg_60 => \genRegFile[11].rfile_n_61\,
      q_reg_61 => \genRegFile[11].rfile_n_62\,
      q_reg_62 => \genRegFile[11].rfile_n_63\,
      q_reg_63 => \genRegFile[15].rfile_n_0\,
      q_reg_64 => \genRegFile[15].rfile_n_1\,
      q_reg_65 => \genRegFile[15].rfile_n_2\,
      q_reg_66 => \genRegFile[15].rfile_n_3\,
      q_reg_67 => \genRegFile[15].rfile_n_4\,
      q_reg_68 => \genRegFile[15].rfile_n_5\,
      q_reg_69 => \genRegFile[15].rfile_n_6\,
      q_reg_7 => \genRegFile[11].rfile_n_8\,
      q_reg_70 => \genRegFile[15].rfile_n_7\,
      q_reg_71 => \genRegFile[15].rfile_n_8\,
      q_reg_72 => \genRegFile[15].rfile_n_9\,
      q_reg_73 => \genRegFile[15].rfile_n_10\,
      q_reg_74 => \genRegFile[15].rfile_n_11\,
      q_reg_75 => \genRegFile[15].rfile_n_12\,
      q_reg_76 => \genRegFile[15].rfile_n_13\,
      q_reg_77 => \genRegFile[15].rfile_n_14\,
      q_reg_78 => \genRegFile[15].rfile_n_15\,
      q_reg_79 => \genRegFile[15].rfile_n_16\,
      q_reg_8 => \genRegFile[11].rfile_n_9\,
      q_reg_80 => \genRegFile[15].rfile_n_17\,
      q_reg_81 => \genRegFile[15].rfile_n_18\,
      q_reg_82 => \genRegFile[15].rfile_n_19\,
      q_reg_83 => \genRegFile[15].rfile_n_20\,
      q_reg_84 => \genRegFile[15].rfile_n_21\,
      q_reg_85 => \genRegFile[15].rfile_n_22\,
      q_reg_86 => \genRegFile[15].rfile_n_23\,
      q_reg_87 => \genRegFile[15].rfile_n_24\,
      q_reg_88 => \genRegFile[15].rfile_n_25\,
      q_reg_89 => \genRegFile[15].rfile_n_26\,
      q_reg_9 => \genRegFile[11].rfile_n_10\,
      q_reg_90 => \genRegFile[15].rfile_n_27\,
      q_reg_91 => \genRegFile[15].rfile_n_28\,
      q_reg_92 => \genRegFile[15].rfile_n_29\,
      q_reg_93 => \genRegFile[15].rfile_n_30\,
      q_reg_94 => \genRegFile[15].rfile_n_31\,
      q_reg_95 => \genRegFile[15].rfile_n_32\,
      q_reg_96 => \genRegFile[15].rfile_n_33\,
      q_reg_97 => \genRegFile[15].rfile_n_34\,
      q_reg_98 => \genRegFile[15].rfile_n_35\,
      q_reg_99 => \genRegFile[15].rfile_n_36\,
      \q_reg_i_4__15\ => \q_reg_i_4__15\,
      \q_reg_i_4__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__31\ => \q_reg_i_4__31\,
      \q_reg_i_4__31_0\ => \q_reg_i_4__31_0\,
      \q_reg_i_4__41\ => \q_reg_i_4__41\,
      \q_reg_i_4__42\ => \q_reg_i_4__42\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\(11)
    );
\genRegFile[12].rfile\: entity work.Lab_4_CPU_0_0_Reg_11
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data19(31 downto 0) => data19(31 downto 0),
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\(12)
    );
\genRegFile[13].rfile\: entity work.Lab_4_CPU_0_0_Reg_12
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data18(31 downto 0) => data18(31 downto 0),
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\(13)
    );
\genRegFile[14].rfile\: entity work.Lab_4_CPU_0_0_Reg_13
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data17(31 downto 0) => data17(31 downto 0),
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\(14)
    );
\genRegFile[15].rfile\: entity work.Lab_4_CPU_0_0_Reg_14
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data17(31 downto 0) => data17(31 downto 0),
      data18(31 downto 0) => data18(31 downto 0),
      data19(31 downto 0) => data19(31 downto 0),
      q_reg => \genRegFile[15].rfile_n_0\,
      q_reg_0 => \genRegFile[15].rfile_n_1\,
      q_reg_1 => \genRegFile[15].rfile_n_2\,
      q_reg_10 => \genRegFile[15].rfile_n_11\,
      q_reg_11 => \genRegFile[15].rfile_n_12\,
      q_reg_12 => \genRegFile[15].rfile_n_13\,
      q_reg_13 => \genRegFile[15].rfile_n_14\,
      q_reg_14 => \genRegFile[15].rfile_n_15\,
      q_reg_15 => \genRegFile[15].rfile_n_16\,
      q_reg_16 => \genRegFile[15].rfile_n_17\,
      q_reg_17 => \genRegFile[15].rfile_n_18\,
      q_reg_18 => \genRegFile[15].rfile_n_19\,
      q_reg_19 => \genRegFile[15].rfile_n_20\,
      q_reg_2 => \genRegFile[15].rfile_n_3\,
      q_reg_20 => \genRegFile[15].rfile_n_21\,
      q_reg_21 => \genRegFile[15].rfile_n_22\,
      q_reg_22 => \genRegFile[15].rfile_n_23\,
      q_reg_23 => \genRegFile[15].rfile_n_24\,
      q_reg_24 => \genRegFile[15].rfile_n_25\,
      q_reg_25 => \genRegFile[15].rfile_n_26\,
      q_reg_26 => \genRegFile[15].rfile_n_27\,
      q_reg_27 => \genRegFile[15].rfile_n_28\,
      q_reg_28 => \genRegFile[15].rfile_n_29\,
      q_reg_29 => \genRegFile[15].rfile_n_30\,
      q_reg_3 => \genRegFile[15].rfile_n_4\,
      q_reg_30 => \genRegFile[15].rfile_n_31\,
      q_reg_31 => \genRegFile[15].rfile_n_32\,
      q_reg_32 => \genRegFile[15].rfile_n_33\,
      q_reg_33 => \genRegFile[15].rfile_n_34\,
      q_reg_34 => \genRegFile[15].rfile_n_35\,
      q_reg_35 => \genRegFile[15].rfile_n_36\,
      q_reg_36 => \genRegFile[15].rfile_n_37\,
      q_reg_37 => \genRegFile[15].rfile_n_38\,
      q_reg_38 => \genRegFile[15].rfile_n_39\,
      q_reg_39 => \genRegFile[15].rfile_n_40\,
      q_reg_4 => \genRegFile[15].rfile_n_5\,
      q_reg_40 => \genRegFile[15].rfile_n_41\,
      q_reg_41 => \genRegFile[15].rfile_n_42\,
      q_reg_42 => \genRegFile[15].rfile_n_43\,
      q_reg_43 => \genRegFile[15].rfile_n_44\,
      q_reg_44 => \genRegFile[15].rfile_n_45\,
      q_reg_45 => \genRegFile[15].rfile_n_46\,
      q_reg_46 => \genRegFile[15].rfile_n_47\,
      q_reg_47 => \genRegFile[15].rfile_n_48\,
      q_reg_48 => \genRegFile[15].rfile_n_49\,
      q_reg_49 => \genRegFile[15].rfile_n_50\,
      q_reg_5 => \genRegFile[15].rfile_n_6\,
      q_reg_50 => \genRegFile[15].rfile_n_51\,
      q_reg_51 => \genRegFile[15].rfile_n_52\,
      q_reg_52 => \genRegFile[15].rfile_n_53\,
      q_reg_53 => \genRegFile[15].rfile_n_54\,
      q_reg_54 => \genRegFile[15].rfile_n_55\,
      q_reg_55 => \genRegFile[15].rfile_n_56\,
      q_reg_56 => \genRegFile[15].rfile_n_57\,
      q_reg_57 => \genRegFile[15].rfile_n_58\,
      q_reg_58 => \genRegFile[15].rfile_n_59\,
      q_reg_59 => \genRegFile[15].rfile_n_60\,
      q_reg_6 => \genRegFile[15].rfile_n_7\,
      q_reg_60 => \genRegFile[15].rfile_n_61\,
      q_reg_61 => \genRegFile[15].rfile_n_62\,
      q_reg_62 => \genRegFile[15].rfile_n_63\,
      q_reg_7 => \genRegFile[15].rfile_n_8\,
      q_reg_8 => \genRegFile[15].rfile_n_9\,
      q_reg_9 => \genRegFile[15].rfile_n_10\,
      \q_reg_i_4__15\ => \q_reg_i_4__15\,
      \q_reg_i_4__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_4__31\ => \q_reg_i_4__31\,
      \q_reg_i_4__31_0\ => \q_reg_i_4__31_0\,
      \q_reg_i_4__41\ => \q_reg_i_4__41\,
      \q_reg_i_4__42\ => \q_reg_i_4__42\,
      r1(1 downto 0) => r1(1 downto 0),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\(15)
    );
\genRegFile[16].rfile\: entity work.Lab_4_CPU_0_0_Reg_15
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data15(31 downto 0) => data15(31 downto 0),
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\(16)
    );
\genRegFile[17].rfile\: entity work.Lab_4_CPU_0_0_Reg_16
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data14(31 downto 0) => data14(31 downto 0),
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\(17)
    );
\genRegFile[18].rfile\: entity work.Lab_4_CPU_0_0_Reg_17
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data13(31 downto 0) => data13(31 downto 0),
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\(18)
    );
\genRegFile[19].rfile\: entity work.Lab_4_CPU_0_0_Reg_18
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data13(31 downto 0) => data13(31 downto 0),
      data14(31 downto 0) => data14(31 downto 0),
      data15(31 downto 0) => data15(31 downto 0),
      q_reg => \genRegFile[19].rfile_n_0\,
      q_reg_0 => \genRegFile[19].rfile_n_1\,
      q_reg_1 => \genRegFile[19].rfile_n_2\,
      q_reg_10 => \genRegFile[19].rfile_n_11\,
      q_reg_100 => \genRegFile[23].rfile_n_37\,
      q_reg_101 => \genRegFile[23].rfile_n_38\,
      q_reg_102 => \genRegFile[23].rfile_n_39\,
      q_reg_103 => \genRegFile[23].rfile_n_40\,
      q_reg_104 => \genRegFile[23].rfile_n_41\,
      q_reg_105 => \genRegFile[23].rfile_n_42\,
      q_reg_106 => \genRegFile[23].rfile_n_43\,
      q_reg_107 => \genRegFile[23].rfile_n_44\,
      q_reg_108 => \genRegFile[23].rfile_n_45\,
      q_reg_109 => \genRegFile[23].rfile_n_46\,
      q_reg_11 => \genRegFile[19].rfile_n_12\,
      q_reg_110 => \genRegFile[23].rfile_n_47\,
      q_reg_111 => \genRegFile[23].rfile_n_48\,
      q_reg_112 => \genRegFile[23].rfile_n_49\,
      q_reg_113 => \genRegFile[23].rfile_n_50\,
      q_reg_114 => \genRegFile[23].rfile_n_51\,
      q_reg_115 => \genRegFile[23].rfile_n_52\,
      q_reg_116 => \genRegFile[23].rfile_n_53\,
      q_reg_117 => \genRegFile[23].rfile_n_54\,
      q_reg_118 => \genRegFile[23].rfile_n_55\,
      q_reg_119 => \genRegFile[23].rfile_n_56\,
      q_reg_12 => \genRegFile[19].rfile_n_13\,
      q_reg_120 => \genRegFile[23].rfile_n_57\,
      q_reg_121 => \genRegFile[23].rfile_n_58\,
      q_reg_122 => \genRegFile[23].rfile_n_59\,
      q_reg_123 => \genRegFile[23].rfile_n_60\,
      q_reg_124 => \genRegFile[23].rfile_n_61\,
      q_reg_125 => \genRegFile[23].rfile_n_62\,
      q_reg_126 => \genRegFile[23].rfile_n_63\,
      q_reg_13 => \genRegFile[19].rfile_n_14\,
      q_reg_14 => \genRegFile[19].rfile_n_15\,
      q_reg_15 => \genRegFile[19].rfile_n_16\,
      q_reg_16 => \genRegFile[19].rfile_n_17\,
      q_reg_17 => \genRegFile[19].rfile_n_18\,
      q_reg_18 => \genRegFile[19].rfile_n_19\,
      q_reg_19 => \genRegFile[19].rfile_n_20\,
      q_reg_2 => \genRegFile[19].rfile_n_3\,
      q_reg_20 => \genRegFile[19].rfile_n_21\,
      q_reg_21 => \genRegFile[19].rfile_n_22\,
      q_reg_22 => \genRegFile[19].rfile_n_23\,
      q_reg_23 => \genRegFile[19].rfile_n_24\,
      q_reg_24 => \genRegFile[19].rfile_n_25\,
      q_reg_25 => \genRegFile[19].rfile_n_26\,
      q_reg_26 => \genRegFile[19].rfile_n_27\,
      q_reg_27 => \genRegFile[19].rfile_n_28\,
      q_reg_28 => \genRegFile[19].rfile_n_29\,
      q_reg_29 => \genRegFile[19].rfile_n_30\,
      q_reg_3 => \genRegFile[19].rfile_n_4\,
      q_reg_30 => \genRegFile[19].rfile_n_31\,
      q_reg_31 => \genRegFile[19].rfile_n_32\,
      q_reg_32 => \genRegFile[19].rfile_n_33\,
      q_reg_33 => \genRegFile[19].rfile_n_34\,
      q_reg_34 => \genRegFile[19].rfile_n_35\,
      q_reg_35 => \genRegFile[19].rfile_n_36\,
      q_reg_36 => \genRegFile[19].rfile_n_37\,
      q_reg_37 => \genRegFile[19].rfile_n_38\,
      q_reg_38 => \genRegFile[19].rfile_n_39\,
      q_reg_39 => \genRegFile[19].rfile_n_40\,
      q_reg_4 => \genRegFile[19].rfile_n_5\,
      q_reg_40 => \genRegFile[19].rfile_n_41\,
      q_reg_41 => \genRegFile[19].rfile_n_42\,
      q_reg_42 => \genRegFile[19].rfile_n_43\,
      q_reg_43 => \genRegFile[19].rfile_n_44\,
      q_reg_44 => \genRegFile[19].rfile_n_45\,
      q_reg_45 => \genRegFile[19].rfile_n_46\,
      q_reg_46 => \genRegFile[19].rfile_n_47\,
      q_reg_47 => \genRegFile[19].rfile_n_48\,
      q_reg_48 => \genRegFile[19].rfile_n_49\,
      q_reg_49 => \genRegFile[19].rfile_n_50\,
      q_reg_5 => \genRegFile[19].rfile_n_6\,
      q_reg_50 => \genRegFile[19].rfile_n_51\,
      q_reg_51 => \genRegFile[19].rfile_n_52\,
      q_reg_52 => \genRegFile[19].rfile_n_53\,
      q_reg_53 => \genRegFile[19].rfile_n_54\,
      q_reg_54 => \genRegFile[19].rfile_n_55\,
      q_reg_55 => \genRegFile[19].rfile_n_56\,
      q_reg_56 => \genRegFile[19].rfile_n_57\,
      q_reg_57 => \genRegFile[19].rfile_n_58\,
      q_reg_58 => \genRegFile[19].rfile_n_59\,
      q_reg_59 => \genRegFile[19].rfile_n_60\,
      q_reg_6 => \genRegFile[19].rfile_n_7\,
      q_reg_60 => \genRegFile[19].rfile_n_61\,
      q_reg_61 => \genRegFile[19].rfile_n_62\,
      q_reg_62 => \genRegFile[19].rfile_n_63\,
      q_reg_63 => \genRegFile[23].rfile_n_0\,
      q_reg_64 => \genRegFile[23].rfile_n_1\,
      q_reg_65 => \genRegFile[23].rfile_n_2\,
      q_reg_66 => \genRegFile[23].rfile_n_3\,
      q_reg_67 => \genRegFile[23].rfile_n_4\,
      q_reg_68 => \genRegFile[23].rfile_n_5\,
      q_reg_69 => \genRegFile[23].rfile_n_6\,
      q_reg_7 => \genRegFile[19].rfile_n_8\,
      q_reg_70 => \genRegFile[23].rfile_n_7\,
      q_reg_71 => \genRegFile[23].rfile_n_8\,
      q_reg_72 => \genRegFile[23].rfile_n_9\,
      q_reg_73 => \genRegFile[23].rfile_n_10\,
      q_reg_74 => \genRegFile[23].rfile_n_11\,
      q_reg_75 => \genRegFile[23].rfile_n_12\,
      q_reg_76 => \genRegFile[23].rfile_n_13\,
      q_reg_77 => \genRegFile[23].rfile_n_14\,
      q_reg_78 => \genRegFile[23].rfile_n_15\,
      q_reg_79 => \genRegFile[23].rfile_n_16\,
      q_reg_8 => \genRegFile[19].rfile_n_9\,
      q_reg_80 => \genRegFile[23].rfile_n_17\,
      q_reg_81 => \genRegFile[23].rfile_n_18\,
      q_reg_82 => \genRegFile[23].rfile_n_19\,
      q_reg_83 => \genRegFile[23].rfile_n_20\,
      q_reg_84 => \genRegFile[23].rfile_n_21\,
      q_reg_85 => \genRegFile[23].rfile_n_22\,
      q_reg_86 => \genRegFile[23].rfile_n_23\,
      q_reg_87 => \genRegFile[23].rfile_n_24\,
      q_reg_88 => \genRegFile[23].rfile_n_25\,
      q_reg_89 => \genRegFile[23].rfile_n_26\,
      q_reg_9 => \genRegFile[19].rfile_n_10\,
      q_reg_90 => \genRegFile[23].rfile_n_27\,
      q_reg_91 => \genRegFile[23].rfile_n_28\,
      q_reg_92 => \genRegFile[23].rfile_n_29\,
      q_reg_93 => \genRegFile[23].rfile_n_30\,
      q_reg_94 => \genRegFile[23].rfile_n_31\,
      q_reg_95 => \genRegFile[23].rfile_n_32\,
      q_reg_96 => \genRegFile[23].rfile_n_33\,
      q_reg_97 => \genRegFile[23].rfile_n_34\,
      q_reg_98 => \genRegFile[23].rfile_n_35\,
      q_reg_99 => \genRegFile[23].rfile_n_36\,
      \q_reg_i_3__15\ => \q_reg_i_4__15\,
      \q_reg_i_3__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_3__31\ => \q_reg_i_4__31\,
      \q_reg_i_3__31_0\ => \q_reg_i_4__31_0\,
      \q_reg_i_3__41\ => \q_reg_i_4__41\,
      \q_reg_i_3__42\ => \q_reg_i_4__42\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(2 downto 0) => r2(2 downto 0),
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\(19)
    );
\genRegFile[1].rfile\: entity work.Lab_4_CPU_0_0_Reg_19
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data30(31 downto 0) => data30(31 downto 0),
      \writeRd[1].writeReg_reg\(1) => \writeRd[1].writeReg_reg\(1)
    );
\genRegFile[20].rfile\: entity work.Lab_4_CPU_0_0_Reg_20
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data11(31 downto 0) => data11(31 downto 0),
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\(20)
    );
\genRegFile[21].rfile\: entity work.Lab_4_CPU_0_0_Reg_21
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data10(31 downto 0) => data10(31 downto 0),
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\(21)
    );
\genRegFile[22].rfile\: entity work.Lab_4_CPU_0_0_Reg_22
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data9(31 downto 0) => data9(31 downto 0),
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\(22)
    );
\genRegFile[23].rfile\: entity work.Lab_4_CPU_0_0_Reg_23
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data10(31 downto 0) => data10(31 downto 0),
      data11(31 downto 0) => data11(31 downto 0),
      data9(31 downto 0) => data9(31 downto 0),
      q_reg => \genRegFile[23].rfile_n_0\,
      q_reg_0 => \genRegFile[23].rfile_n_1\,
      q_reg_1 => \genRegFile[23].rfile_n_2\,
      q_reg_10 => \genRegFile[23].rfile_n_11\,
      q_reg_11 => \genRegFile[23].rfile_n_12\,
      q_reg_12 => \genRegFile[23].rfile_n_13\,
      q_reg_13 => \genRegFile[23].rfile_n_14\,
      q_reg_14 => \genRegFile[23].rfile_n_15\,
      q_reg_15 => \genRegFile[23].rfile_n_16\,
      q_reg_16 => \genRegFile[23].rfile_n_17\,
      q_reg_17 => \genRegFile[23].rfile_n_18\,
      q_reg_18 => \genRegFile[23].rfile_n_19\,
      q_reg_19 => \genRegFile[23].rfile_n_20\,
      q_reg_2 => \genRegFile[23].rfile_n_3\,
      q_reg_20 => \genRegFile[23].rfile_n_21\,
      q_reg_21 => \genRegFile[23].rfile_n_22\,
      q_reg_22 => \genRegFile[23].rfile_n_23\,
      q_reg_23 => \genRegFile[23].rfile_n_24\,
      q_reg_24 => \genRegFile[23].rfile_n_25\,
      q_reg_25 => \genRegFile[23].rfile_n_26\,
      q_reg_26 => \genRegFile[23].rfile_n_27\,
      q_reg_27 => \genRegFile[23].rfile_n_28\,
      q_reg_28 => \genRegFile[23].rfile_n_29\,
      q_reg_29 => \genRegFile[23].rfile_n_30\,
      q_reg_3 => \genRegFile[23].rfile_n_4\,
      q_reg_30 => \genRegFile[23].rfile_n_31\,
      q_reg_31 => \genRegFile[23].rfile_n_32\,
      q_reg_32 => \genRegFile[23].rfile_n_33\,
      q_reg_33 => \genRegFile[23].rfile_n_34\,
      q_reg_34 => \genRegFile[23].rfile_n_35\,
      q_reg_35 => \genRegFile[23].rfile_n_36\,
      q_reg_36 => \genRegFile[23].rfile_n_37\,
      q_reg_37 => \genRegFile[23].rfile_n_38\,
      q_reg_38 => \genRegFile[23].rfile_n_39\,
      q_reg_39 => \genRegFile[23].rfile_n_40\,
      q_reg_4 => \genRegFile[23].rfile_n_5\,
      q_reg_40 => \genRegFile[23].rfile_n_41\,
      q_reg_41 => \genRegFile[23].rfile_n_42\,
      q_reg_42 => \genRegFile[23].rfile_n_43\,
      q_reg_43 => \genRegFile[23].rfile_n_44\,
      q_reg_44 => \genRegFile[23].rfile_n_45\,
      q_reg_45 => \genRegFile[23].rfile_n_46\,
      q_reg_46 => \genRegFile[23].rfile_n_47\,
      q_reg_47 => \genRegFile[23].rfile_n_48\,
      q_reg_48 => \genRegFile[23].rfile_n_49\,
      q_reg_49 => \genRegFile[23].rfile_n_50\,
      q_reg_5 => \genRegFile[23].rfile_n_6\,
      q_reg_50 => \genRegFile[23].rfile_n_51\,
      q_reg_51 => \genRegFile[23].rfile_n_52\,
      q_reg_52 => \genRegFile[23].rfile_n_53\,
      q_reg_53 => \genRegFile[23].rfile_n_54\,
      q_reg_54 => \genRegFile[23].rfile_n_55\,
      q_reg_55 => \genRegFile[23].rfile_n_56\,
      q_reg_56 => \genRegFile[23].rfile_n_57\,
      q_reg_57 => \genRegFile[23].rfile_n_58\,
      q_reg_58 => \genRegFile[23].rfile_n_59\,
      q_reg_59 => \genRegFile[23].rfile_n_60\,
      q_reg_6 => \genRegFile[23].rfile_n_7\,
      q_reg_60 => \genRegFile[23].rfile_n_61\,
      q_reg_61 => \genRegFile[23].rfile_n_62\,
      q_reg_62 => \genRegFile[23].rfile_n_63\,
      q_reg_7 => \genRegFile[23].rfile_n_8\,
      q_reg_8 => \genRegFile[23].rfile_n_9\,
      q_reg_9 => \genRegFile[23].rfile_n_10\,
      \q_reg_i_3__15\ => \q_reg_i_4__15\,
      \q_reg_i_3__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_3__31\ => \q_reg_i_4__31\,
      \q_reg_i_3__31_0\ => \q_reg_i_4__31_0\,
      \q_reg_i_3__41\ => \q_reg_i_4__41\,
      \q_reg_i_3__42\ => \q_reg_i_4__42\,
      r1(1 downto 0) => r1(1 downto 0),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\(23)
    );
\genRegFile[24].rfile\: entity work.Lab_4_CPU_0_0_Reg_24
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data7(31 downto 0) => data7(31 downto 0),
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\(24)
    );
\genRegFile[25].rfile\: entity work.Lab_4_CPU_0_0_Reg_25
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data6(31 downto 0) => data6(31 downto 0),
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\(25)
    );
\genRegFile[26].rfile\: entity work.Lab_4_CPU_0_0_Reg_26
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data5(31 downto 0) => data5(31 downto 0),
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\(26)
    );
\genRegFile[27].rfile\: entity work.Lab_4_CPU_0_0_Reg_27
     port map (
      CLOResult(5 downto 0) => CLOResult(5 downto 0),
      Clock => Clock,
      DataIn(18) => DataIn(22),
      DataIn(17 downto 0) => DataIn(17 downto 0),
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data5(31 downto 0) => data5(31 downto 0),
      data6(31 downto 0) => data6(31 downto 0),
      data7(31 downto 0) => data7(31 downto 0),
      q_reg => DataIn(29),
      q_reg_0 => DataIn(31),
      q_reg_1 => DataIn(30),
      q_reg_10 => DataIn(19),
      q_reg_100 => \genRegFile[19].rfile_n_22\,
      q_reg_101 => \genRegFile[11].rfile_n_22\,
      q_reg_102 => \genRegFile[3].rfile_n_22\,
      q_reg_103 => \genRegFile[31].rfile_n_22\,
      q_reg_104 => \genRegFile[19].rfile_n_23\,
      q_reg_105 => \genRegFile[11].rfile_n_23\,
      q_reg_106 => \genRegFile[3].rfile_n_23\,
      q_reg_107 => \genRegFile[31].rfile_n_23\,
      q_reg_108 => \genRegFile[19].rfile_n_24\,
      q_reg_109 => \genRegFile[11].rfile_n_24\,
      q_reg_11 => DataIn(18),
      q_reg_110 => \genRegFile[3].rfile_n_24\,
      q_reg_111 => \genRegFile[31].rfile_n_24\,
      q_reg_112 => \genRegFile[19].rfile_n_25\,
      q_reg_113 => \genRegFile[11].rfile_n_25\,
      q_reg_114 => \genRegFile[3].rfile_n_25\,
      q_reg_115 => \genRegFile[31].rfile_n_25\,
      q_reg_116 => \genRegFile[19].rfile_n_26\,
      q_reg_117 => \genRegFile[11].rfile_n_26\,
      q_reg_118 => \genRegFile[3].rfile_n_26\,
      q_reg_119 => \genRegFile[31].rfile_n_26\,
      q_reg_12 => \genRegFile[19].rfile_n_0\,
      q_reg_120 => \genRegFile[19].rfile_n_27\,
      q_reg_121 => \genRegFile[11].rfile_n_27\,
      q_reg_122 => \genRegFile[3].rfile_n_27\,
      q_reg_123 => \genRegFile[31].rfile_n_27\,
      q_reg_124 => \genRegFile[19].rfile_n_28\,
      q_reg_125 => \genRegFile[11].rfile_n_28\,
      q_reg_126 => \genRegFile[3].rfile_n_28\,
      q_reg_127 => \genRegFile[31].rfile_n_28\,
      q_reg_128 => \genRegFile[19].rfile_n_29\,
      q_reg_129 => \genRegFile[11].rfile_n_29\,
      q_reg_13 => \genRegFile[11].rfile_n_0\,
      q_reg_130 => \genRegFile[3].rfile_n_29\,
      q_reg_131 => \genRegFile[31].rfile_n_29\,
      q_reg_132 => \genRegFile[19].rfile_n_30\,
      q_reg_133 => \genRegFile[11].rfile_n_30\,
      q_reg_134 => \genRegFile[3].rfile_n_30\,
      q_reg_135 => \genRegFile[31].rfile_n_30\,
      q_reg_136 => \genRegFile[19].rfile_n_31\,
      q_reg_137 => \genRegFile[11].rfile_n_31\,
      q_reg_138 => \genRegFile[3].rfile_n_31\,
      q_reg_139 => \genRegFile[31].rfile_n_31\,
      q_reg_14 => \genRegFile[3].rfile_n_0\,
      q_reg_140 => \genRegFile[19].rfile_n_32\,
      q_reg_141 => \genRegFile[11].rfile_n_32\,
      q_reg_142 => \genRegFile[3].rfile_n_32\,
      q_reg_143 => \genRegFile[31].rfile_n_32\,
      q_reg_144 => \genRegFile[19].rfile_n_33\,
      q_reg_145 => \genRegFile[11].rfile_n_33\,
      q_reg_146 => \genRegFile[3].rfile_n_33\,
      q_reg_147 => \genRegFile[31].rfile_n_33\,
      q_reg_148 => \genRegFile[19].rfile_n_34\,
      q_reg_149 => \genRegFile[11].rfile_n_34\,
      q_reg_15 => \genRegFile[31].rfile_n_0\,
      q_reg_150 => \genRegFile[3].rfile_n_34\,
      q_reg_151 => \genRegFile[31].rfile_n_34\,
      q_reg_152 => \genRegFile[19].rfile_n_35\,
      q_reg_153 => \genRegFile[11].rfile_n_35\,
      q_reg_154 => \genRegFile[3].rfile_n_35\,
      q_reg_155 => \genRegFile[31].rfile_n_35\,
      q_reg_156 => \genRegFile[19].rfile_n_36\,
      q_reg_157 => \genRegFile[11].rfile_n_36\,
      q_reg_158 => \genRegFile[3].rfile_n_36\,
      q_reg_159 => \genRegFile[31].rfile_n_36\,
      q_reg_16 => \genRegFile[19].rfile_n_1\,
      q_reg_160 => \genRegFile[19].rfile_n_37\,
      q_reg_161 => \genRegFile[11].rfile_n_37\,
      q_reg_162 => \genRegFile[3].rfile_n_37\,
      q_reg_163 => \genRegFile[31].rfile_n_37\,
      q_reg_164 => \genRegFile[19].rfile_n_38\,
      q_reg_165 => \genRegFile[11].rfile_n_38\,
      q_reg_166 => \genRegFile[3].rfile_n_38\,
      q_reg_167 => \genRegFile[31].rfile_n_38\,
      q_reg_168 => \genRegFile[19].rfile_n_39\,
      q_reg_169 => \genRegFile[11].rfile_n_39\,
      q_reg_17 => \genRegFile[11].rfile_n_1\,
      q_reg_170 => \genRegFile[3].rfile_n_39\,
      q_reg_171 => \genRegFile[31].rfile_n_39\,
      q_reg_172 => \genRegFile[19].rfile_n_40\,
      q_reg_173 => \genRegFile[11].rfile_n_40\,
      q_reg_174 => \genRegFile[3].rfile_n_40\,
      q_reg_175 => \genRegFile[31].rfile_n_40\,
      q_reg_176 => \genRegFile[19].rfile_n_41\,
      q_reg_177 => \genRegFile[11].rfile_n_41\,
      q_reg_178 => \genRegFile[3].rfile_n_41\,
      q_reg_179 => \genRegFile[31].rfile_n_41\,
      q_reg_18 => \genRegFile[3].rfile_n_1\,
      q_reg_180 => \genRegFile[19].rfile_n_42\,
      q_reg_181 => \genRegFile[11].rfile_n_42\,
      q_reg_182 => \genRegFile[3].rfile_n_42\,
      q_reg_183 => \genRegFile[31].rfile_n_42\,
      q_reg_184 => \genRegFile[19].rfile_n_43\,
      q_reg_185 => \genRegFile[11].rfile_n_43\,
      q_reg_186 => \genRegFile[3].rfile_n_43\,
      q_reg_187 => \genRegFile[31].rfile_n_43\,
      q_reg_188 => \genRegFile[19].rfile_n_44\,
      q_reg_189 => \genRegFile[11].rfile_n_44\,
      q_reg_19 => \genRegFile[31].rfile_n_1\,
      q_reg_190 => \genRegFile[3].rfile_n_44\,
      q_reg_191 => \genRegFile[31].rfile_n_44\,
      q_reg_192 => \genRegFile[19].rfile_n_45\,
      q_reg_193 => \genRegFile[11].rfile_n_45\,
      q_reg_194 => \genRegFile[3].rfile_n_45\,
      q_reg_195 => \genRegFile[31].rfile_n_45\,
      q_reg_196 => \genRegFile[19].rfile_n_46\,
      q_reg_197 => \genRegFile[11].rfile_n_46\,
      q_reg_198 => \genRegFile[3].rfile_n_46\,
      q_reg_199 => \genRegFile[31].rfile_n_46\,
      q_reg_2 => DataIn(28),
      q_reg_20 => \genRegFile[19].rfile_n_2\,
      q_reg_200 => \genRegFile[19].rfile_n_47\,
      q_reg_201 => \genRegFile[11].rfile_n_47\,
      q_reg_202 => \genRegFile[3].rfile_n_47\,
      q_reg_203 => \genRegFile[31].rfile_n_47\,
      q_reg_204 => \genRegFile[19].rfile_n_48\,
      q_reg_205 => \genRegFile[11].rfile_n_48\,
      q_reg_206 => \genRegFile[3].rfile_n_48\,
      q_reg_207 => \genRegFile[31].rfile_n_48\,
      q_reg_208 => \genRegFile[19].rfile_n_49\,
      q_reg_209 => \genRegFile[11].rfile_n_49\,
      q_reg_21 => \genRegFile[11].rfile_n_2\,
      q_reg_210 => \genRegFile[3].rfile_n_49\,
      q_reg_211 => \genRegFile[31].rfile_n_49\,
      q_reg_212 => \genRegFile[19].rfile_n_50\,
      q_reg_213 => \genRegFile[11].rfile_n_50\,
      q_reg_214 => \genRegFile[3].rfile_n_50\,
      q_reg_215 => \genRegFile[31].rfile_n_50\,
      q_reg_216 => \genRegFile[19].rfile_n_51\,
      q_reg_217 => \genRegFile[11].rfile_n_51\,
      q_reg_218 => \genRegFile[3].rfile_n_51\,
      q_reg_219 => \genRegFile[31].rfile_n_51\,
      q_reg_22 => \genRegFile[3].rfile_n_2\,
      q_reg_220 => \genRegFile[19].rfile_n_52\,
      q_reg_221 => \genRegFile[11].rfile_n_52\,
      q_reg_222 => \genRegFile[3].rfile_n_52\,
      q_reg_223 => \genRegFile[31].rfile_n_52\,
      q_reg_224 => \genRegFile[19].rfile_n_53\,
      q_reg_225 => \genRegFile[11].rfile_n_53\,
      q_reg_226 => \genRegFile[3].rfile_n_53\,
      q_reg_227 => \genRegFile[31].rfile_n_53\,
      q_reg_228 => \genRegFile[19].rfile_n_54\,
      q_reg_229 => \genRegFile[11].rfile_n_54\,
      q_reg_23 => \genRegFile[31].rfile_n_2\,
      q_reg_230 => \genRegFile[3].rfile_n_54\,
      q_reg_231 => \genRegFile[31].rfile_n_54\,
      q_reg_232 => \genRegFile[19].rfile_n_55\,
      q_reg_233 => \genRegFile[11].rfile_n_55\,
      q_reg_234 => \genRegFile[3].rfile_n_55\,
      q_reg_235 => \genRegFile[31].rfile_n_55\,
      q_reg_236 => \genRegFile[19].rfile_n_56\,
      q_reg_237 => \genRegFile[11].rfile_n_56\,
      q_reg_238 => \genRegFile[3].rfile_n_56\,
      q_reg_239 => \genRegFile[31].rfile_n_56\,
      q_reg_24 => \genRegFile[19].rfile_n_3\,
      q_reg_240 => \genRegFile[19].rfile_n_57\,
      q_reg_241 => \genRegFile[11].rfile_n_57\,
      q_reg_242 => \genRegFile[3].rfile_n_57\,
      q_reg_243 => \genRegFile[31].rfile_n_57\,
      q_reg_244 => \genRegFile[19].rfile_n_58\,
      q_reg_245 => \genRegFile[11].rfile_n_58\,
      q_reg_246 => \genRegFile[3].rfile_n_58\,
      q_reg_247 => \genRegFile[31].rfile_n_58\,
      q_reg_248 => \genRegFile[19].rfile_n_59\,
      q_reg_249 => \genRegFile[11].rfile_n_59\,
      q_reg_25 => \genRegFile[11].rfile_n_3\,
      q_reg_250 => \genRegFile[3].rfile_n_59\,
      q_reg_251 => \genRegFile[31].rfile_n_59\,
      q_reg_252 => \genRegFile[19].rfile_n_60\,
      q_reg_253 => \genRegFile[11].rfile_n_60\,
      q_reg_254 => \genRegFile[3].rfile_n_60\,
      q_reg_255 => \genRegFile[31].rfile_n_60\,
      q_reg_256 => \genRegFile[19].rfile_n_61\,
      q_reg_257 => \genRegFile[11].rfile_n_61\,
      q_reg_258 => \genRegFile[3].rfile_n_61\,
      q_reg_259 => \genRegFile[31].rfile_n_61\,
      q_reg_26 => \genRegFile[3].rfile_n_3\,
      q_reg_260 => \genRegFile[19].rfile_n_62\,
      q_reg_261 => \genRegFile[11].rfile_n_62\,
      q_reg_262 => \genRegFile[3].rfile_n_62\,
      q_reg_263 => \genRegFile[31].rfile_n_62\,
      q_reg_264 => \genRegFile[19].rfile_n_63\,
      q_reg_265 => \genRegFile[11].rfile_n_63\,
      q_reg_266 => \genRegFile[3].rfile_n_63\,
      q_reg_267 => \genRegFile[31].rfile_n_63\,
      q_reg_27 => \genRegFile[31].rfile_n_3\,
      q_reg_28 => \genRegFile[19].rfile_n_4\,
      q_reg_29 => \genRegFile[11].rfile_n_4\,
      q_reg_3 => DataIn(26),
      q_reg_30 => \genRegFile[3].rfile_n_4\,
      q_reg_31 => \genRegFile[31].rfile_n_4\,
      q_reg_32 => \genRegFile[19].rfile_n_5\,
      q_reg_33 => \genRegFile[11].rfile_n_5\,
      q_reg_34 => \genRegFile[3].rfile_n_5\,
      q_reg_35 => \genRegFile[31].rfile_n_5\,
      q_reg_36 => \genRegFile[19].rfile_n_6\,
      q_reg_37 => \genRegFile[11].rfile_n_6\,
      q_reg_38 => \genRegFile[3].rfile_n_6\,
      q_reg_39 => \genRegFile[31].rfile_n_6\,
      q_reg_4 => DataIn(27),
      q_reg_40 => \genRegFile[19].rfile_n_7\,
      q_reg_41 => \genRegFile[11].rfile_n_7\,
      q_reg_42 => \genRegFile[3].rfile_n_7\,
      q_reg_43 => \genRegFile[31].rfile_n_7\,
      q_reg_44 => \genRegFile[19].rfile_n_8\,
      q_reg_45 => \genRegFile[11].rfile_n_8\,
      q_reg_46 => \genRegFile[3].rfile_n_8\,
      q_reg_47 => \genRegFile[31].rfile_n_8\,
      q_reg_48 => \genRegFile[19].rfile_n_9\,
      q_reg_49 => \genRegFile[11].rfile_n_9\,
      q_reg_5 => DataIn(25),
      q_reg_50 => \genRegFile[3].rfile_n_9\,
      q_reg_51 => \genRegFile[31].rfile_n_9\,
      q_reg_52 => \genRegFile[19].rfile_n_10\,
      q_reg_53 => \genRegFile[11].rfile_n_10\,
      q_reg_54 => \genRegFile[3].rfile_n_10\,
      q_reg_55 => \genRegFile[31].rfile_n_10\,
      q_reg_56 => \genRegFile[19].rfile_n_11\,
      q_reg_57 => \genRegFile[11].rfile_n_11\,
      q_reg_58 => \genRegFile[3].rfile_n_11\,
      q_reg_59 => \genRegFile[31].rfile_n_11\,
      q_reg_6 => DataIn(24),
      q_reg_60 => \genRegFile[19].rfile_n_12\,
      q_reg_61 => \genRegFile[11].rfile_n_12\,
      q_reg_62 => \genRegFile[3].rfile_n_12\,
      q_reg_63 => \genRegFile[31].rfile_n_12\,
      q_reg_64 => \genRegFile[19].rfile_n_13\,
      q_reg_65 => \genRegFile[11].rfile_n_13\,
      q_reg_66 => \genRegFile[3].rfile_n_13\,
      q_reg_67 => \genRegFile[31].rfile_n_13\,
      q_reg_68 => \genRegFile[19].rfile_n_14\,
      q_reg_69 => \genRegFile[11].rfile_n_14\,
      q_reg_7 => DataIn(21),
      q_reg_70 => \genRegFile[3].rfile_n_14\,
      q_reg_71 => \genRegFile[31].rfile_n_14\,
      q_reg_72 => \genRegFile[19].rfile_n_15\,
      q_reg_73 => \genRegFile[11].rfile_n_15\,
      q_reg_74 => \genRegFile[3].rfile_n_15\,
      q_reg_75 => \genRegFile[31].rfile_n_15\,
      q_reg_76 => \genRegFile[19].rfile_n_16\,
      q_reg_77 => \genRegFile[11].rfile_n_16\,
      q_reg_78 => \genRegFile[3].rfile_n_16\,
      q_reg_79 => \genRegFile[31].rfile_n_16\,
      q_reg_8 => DataIn(23),
      q_reg_80 => \genRegFile[19].rfile_n_17\,
      q_reg_81 => \genRegFile[11].rfile_n_17\,
      q_reg_82 => \genRegFile[3].rfile_n_17\,
      q_reg_83 => \genRegFile[31].rfile_n_17\,
      q_reg_84 => \genRegFile[19].rfile_n_18\,
      q_reg_85 => \genRegFile[11].rfile_n_18\,
      q_reg_86 => \genRegFile[3].rfile_n_18\,
      q_reg_87 => \genRegFile[31].rfile_n_18\,
      q_reg_88 => \genRegFile[19].rfile_n_19\,
      q_reg_89 => \genRegFile[11].rfile_n_19\,
      q_reg_9 => DataIn(20),
      q_reg_90 => \genRegFile[3].rfile_n_19\,
      q_reg_91 => \genRegFile[31].rfile_n_19\,
      q_reg_92 => \genRegFile[19].rfile_n_20\,
      q_reg_93 => \genRegFile[11].rfile_n_20\,
      q_reg_94 => \genRegFile[3].rfile_n_20\,
      q_reg_95 => \genRegFile[31].rfile_n_20\,
      q_reg_96 => \genRegFile[19].rfile_n_21\,
      q_reg_97 => \genRegFile[11].rfile_n_21\,
      q_reg_98 => \genRegFile[3].rfile_n_21\,
      q_reg_99 => \genRegFile[31].rfile_n_21\,
      \q_reg_i_2__15\ => \q_reg_i_4__15\,
      \q_reg_i_2__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_2__31\ => \q_reg_i_4__31\,
      \q_reg_i_2__31_0\ => \q_reg_i_4__31_0\,
      \q_reg_i_2__41\ => \q_reg_i_4__41\,
      \q_reg_i_2__42\ => \q_reg_i_4__42\,
      r1(4 downto 0) => r1(4 downto 0),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(31 downto 0) => r2Out(31 downto 0),
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\(27)
    );
\genRegFile[28].rfile\: entity work.Lab_4_CPU_0_0_Reg_28
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data3(31 downto 0) => data3(31 downto 0),
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\(28)
    );
\genRegFile[29].rfile\: entity work.Lab_4_CPU_0_0_Reg_29
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data2(31 downto 0) => data2(31 downto 0),
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\(29)
    );
\genRegFile[2].rfile\: entity work.Lab_4_CPU_0_0_Reg_30
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data29(31 downto 0) => data29(31 downto 0),
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\(2)
    );
\genRegFile[30].rfile\: entity work.Lab_4_CPU_0_0_Reg_31
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data1(31 downto 0) => data1(31 downto 0),
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\(30)
    );
\genRegFile[31].rfile\: entity work.Lab_4_CPU_0_0_Reg_32
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data1(31 downto 0) => data1(31 downto 0),
      data2(31 downto 0) => data2(31 downto 0),
      data3(31 downto 0) => data3(31 downto 0),
      q_reg => \genRegFile[31].rfile_n_0\,
      q_reg_0 => \genRegFile[31].rfile_n_1\,
      q_reg_1 => \genRegFile[31].rfile_n_2\,
      q_reg_10 => \genRegFile[31].rfile_n_11\,
      q_reg_11 => \genRegFile[31].rfile_n_12\,
      q_reg_12 => \genRegFile[31].rfile_n_13\,
      q_reg_13 => \genRegFile[31].rfile_n_14\,
      q_reg_14 => \genRegFile[31].rfile_n_15\,
      q_reg_15 => \genRegFile[31].rfile_n_16\,
      q_reg_16 => \genRegFile[31].rfile_n_17\,
      q_reg_17 => \genRegFile[31].rfile_n_18\,
      q_reg_18 => \genRegFile[31].rfile_n_19\,
      q_reg_19 => \genRegFile[31].rfile_n_20\,
      q_reg_2 => \genRegFile[31].rfile_n_3\,
      q_reg_20 => \genRegFile[31].rfile_n_21\,
      q_reg_21 => \genRegFile[31].rfile_n_22\,
      q_reg_22 => \genRegFile[31].rfile_n_23\,
      q_reg_23 => \genRegFile[31].rfile_n_24\,
      q_reg_24 => \genRegFile[31].rfile_n_25\,
      q_reg_25 => \genRegFile[31].rfile_n_26\,
      q_reg_26 => \genRegFile[31].rfile_n_27\,
      q_reg_27 => \genRegFile[31].rfile_n_28\,
      q_reg_28 => \genRegFile[31].rfile_n_29\,
      q_reg_29 => \genRegFile[31].rfile_n_30\,
      q_reg_3 => \genRegFile[31].rfile_n_4\,
      q_reg_30 => \genRegFile[31].rfile_n_31\,
      q_reg_31 => \genRegFile[31].rfile_n_32\,
      q_reg_32 => \genRegFile[31].rfile_n_33\,
      q_reg_33 => \genRegFile[31].rfile_n_34\,
      q_reg_34 => \genRegFile[31].rfile_n_35\,
      q_reg_35 => \genRegFile[31].rfile_n_36\,
      q_reg_36 => \genRegFile[31].rfile_n_37\,
      q_reg_37 => \genRegFile[31].rfile_n_38\,
      q_reg_38 => \genRegFile[31].rfile_n_39\,
      q_reg_39 => \genRegFile[31].rfile_n_40\,
      q_reg_4 => \genRegFile[31].rfile_n_5\,
      q_reg_40 => \genRegFile[31].rfile_n_41\,
      q_reg_41 => \genRegFile[31].rfile_n_42\,
      q_reg_42 => \genRegFile[31].rfile_n_43\,
      q_reg_43 => \genRegFile[31].rfile_n_44\,
      q_reg_44 => \genRegFile[31].rfile_n_45\,
      q_reg_45 => \genRegFile[31].rfile_n_46\,
      q_reg_46 => \genRegFile[31].rfile_n_47\,
      q_reg_47 => \genRegFile[31].rfile_n_48\,
      q_reg_48 => \genRegFile[31].rfile_n_49\,
      q_reg_49 => \genRegFile[31].rfile_n_50\,
      q_reg_5 => \genRegFile[31].rfile_n_6\,
      q_reg_50 => \genRegFile[31].rfile_n_51\,
      q_reg_51 => \genRegFile[31].rfile_n_52\,
      q_reg_52 => \genRegFile[31].rfile_n_53\,
      q_reg_53 => \genRegFile[31].rfile_n_54\,
      q_reg_54 => \genRegFile[31].rfile_n_55\,
      q_reg_55 => \genRegFile[31].rfile_n_56\,
      q_reg_56 => \genRegFile[31].rfile_n_57\,
      q_reg_57 => \genRegFile[31].rfile_n_58\,
      q_reg_58 => \genRegFile[31].rfile_n_59\,
      q_reg_59 => \genRegFile[31].rfile_n_60\,
      q_reg_6 => \genRegFile[31].rfile_n_7\,
      q_reg_60 => \genRegFile[31].rfile_n_61\,
      q_reg_61 => \genRegFile[31].rfile_n_62\,
      q_reg_62 => \genRegFile[31].rfile_n_63\,
      q_reg_7 => \genRegFile[31].rfile_n_8\,
      q_reg_8 => \genRegFile[31].rfile_n_9\,
      q_reg_9 => \genRegFile[31].rfile_n_10\,
      \q_reg_i_2__15\ => \q_reg_i_4__15\,
      \q_reg_i_2__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_2__31\ => \q_reg_i_4__31_0\,
      \q_reg_i_2__41\ => \q_reg_i_4__31\,
      \q_reg_i_2__41_0\ => \q_reg_i_4__41\,
      \q_reg_i_2__42\ => \q_reg_i_4__42\,
      r1(1 downto 0) => r1(1 downto 0),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\(31)
    );
\genRegFile[3].rfile\: entity work.Lab_4_CPU_0_0_Reg_33
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data29(31 downto 0) => data29(31 downto 0),
      data30(31 downto 0) => data30(31 downto 0),
      data31(31 downto 0) => data31(31 downto 0),
      q_reg => \genRegFile[3].rfile_n_0\,
      q_reg_0 => \genRegFile[3].rfile_n_1\,
      q_reg_1 => \genRegFile[3].rfile_n_2\,
      q_reg_10 => \genRegFile[3].rfile_n_11\,
      q_reg_100 => \genRegFile[7].rfile_n_37\,
      q_reg_101 => \genRegFile[7].rfile_n_38\,
      q_reg_102 => \genRegFile[7].rfile_n_39\,
      q_reg_103 => \genRegFile[7].rfile_n_40\,
      q_reg_104 => \genRegFile[7].rfile_n_41\,
      q_reg_105 => \genRegFile[7].rfile_n_42\,
      q_reg_106 => \genRegFile[7].rfile_n_43\,
      q_reg_107 => \genRegFile[7].rfile_n_44\,
      q_reg_108 => \genRegFile[7].rfile_n_45\,
      q_reg_109 => \genRegFile[7].rfile_n_46\,
      q_reg_11 => \genRegFile[3].rfile_n_12\,
      q_reg_110 => \genRegFile[7].rfile_n_47\,
      q_reg_111 => \genRegFile[7].rfile_n_48\,
      q_reg_112 => \genRegFile[7].rfile_n_49\,
      q_reg_113 => \genRegFile[7].rfile_n_50\,
      q_reg_114 => \genRegFile[7].rfile_n_51\,
      q_reg_115 => \genRegFile[7].rfile_n_52\,
      q_reg_116 => \genRegFile[7].rfile_n_53\,
      q_reg_117 => \genRegFile[7].rfile_n_54\,
      q_reg_118 => \genRegFile[7].rfile_n_55\,
      q_reg_119 => \genRegFile[7].rfile_n_56\,
      q_reg_12 => \genRegFile[3].rfile_n_13\,
      q_reg_120 => \genRegFile[7].rfile_n_57\,
      q_reg_121 => \genRegFile[7].rfile_n_58\,
      q_reg_122 => \genRegFile[7].rfile_n_59\,
      q_reg_123 => \genRegFile[7].rfile_n_60\,
      q_reg_124 => \genRegFile[7].rfile_n_61\,
      q_reg_125 => \genRegFile[7].rfile_n_62\,
      q_reg_126 => \genRegFile[7].rfile_n_63\,
      q_reg_13 => \genRegFile[3].rfile_n_14\,
      q_reg_14 => \genRegFile[3].rfile_n_15\,
      q_reg_15 => \genRegFile[3].rfile_n_16\,
      q_reg_16 => \genRegFile[3].rfile_n_17\,
      q_reg_17 => \genRegFile[3].rfile_n_18\,
      q_reg_18 => \genRegFile[3].rfile_n_19\,
      q_reg_19 => \genRegFile[3].rfile_n_20\,
      q_reg_2 => \genRegFile[3].rfile_n_3\,
      q_reg_20 => \genRegFile[3].rfile_n_21\,
      q_reg_21 => \genRegFile[3].rfile_n_22\,
      q_reg_22 => \genRegFile[3].rfile_n_23\,
      q_reg_23 => \genRegFile[3].rfile_n_24\,
      q_reg_24 => \genRegFile[3].rfile_n_25\,
      q_reg_25 => \genRegFile[3].rfile_n_26\,
      q_reg_26 => \genRegFile[3].rfile_n_27\,
      q_reg_27 => \genRegFile[3].rfile_n_28\,
      q_reg_28 => \genRegFile[3].rfile_n_29\,
      q_reg_29 => \genRegFile[3].rfile_n_30\,
      q_reg_3 => \genRegFile[3].rfile_n_4\,
      q_reg_30 => \genRegFile[3].rfile_n_31\,
      q_reg_31 => \genRegFile[3].rfile_n_32\,
      q_reg_32 => \genRegFile[3].rfile_n_33\,
      q_reg_33 => \genRegFile[3].rfile_n_34\,
      q_reg_34 => \genRegFile[3].rfile_n_35\,
      q_reg_35 => \genRegFile[3].rfile_n_36\,
      q_reg_36 => \genRegFile[3].rfile_n_37\,
      q_reg_37 => \genRegFile[3].rfile_n_38\,
      q_reg_38 => \genRegFile[3].rfile_n_39\,
      q_reg_39 => \genRegFile[3].rfile_n_40\,
      q_reg_4 => \genRegFile[3].rfile_n_5\,
      q_reg_40 => \genRegFile[3].rfile_n_41\,
      q_reg_41 => \genRegFile[3].rfile_n_42\,
      q_reg_42 => \genRegFile[3].rfile_n_43\,
      q_reg_43 => \genRegFile[3].rfile_n_44\,
      q_reg_44 => \genRegFile[3].rfile_n_45\,
      q_reg_45 => \genRegFile[3].rfile_n_46\,
      q_reg_46 => \genRegFile[3].rfile_n_47\,
      q_reg_47 => \genRegFile[3].rfile_n_48\,
      q_reg_48 => \genRegFile[3].rfile_n_49\,
      q_reg_49 => \genRegFile[3].rfile_n_50\,
      q_reg_5 => \genRegFile[3].rfile_n_6\,
      q_reg_50 => \genRegFile[3].rfile_n_51\,
      q_reg_51 => \genRegFile[3].rfile_n_52\,
      q_reg_52 => \genRegFile[3].rfile_n_53\,
      q_reg_53 => \genRegFile[3].rfile_n_54\,
      q_reg_54 => \genRegFile[3].rfile_n_55\,
      q_reg_55 => \genRegFile[3].rfile_n_56\,
      q_reg_56 => \genRegFile[3].rfile_n_57\,
      q_reg_57 => \genRegFile[3].rfile_n_58\,
      q_reg_58 => \genRegFile[3].rfile_n_59\,
      q_reg_59 => \genRegFile[3].rfile_n_60\,
      q_reg_6 => \genRegFile[3].rfile_n_7\,
      q_reg_60 => \genRegFile[3].rfile_n_61\,
      q_reg_61 => \genRegFile[3].rfile_n_62\,
      q_reg_62 => \genRegFile[3].rfile_n_63\,
      q_reg_63 => \genRegFile[7].rfile_n_0\,
      q_reg_64 => \genRegFile[7].rfile_n_1\,
      q_reg_65 => \genRegFile[7].rfile_n_2\,
      q_reg_66 => \genRegFile[7].rfile_n_3\,
      q_reg_67 => \genRegFile[7].rfile_n_4\,
      q_reg_68 => \genRegFile[7].rfile_n_5\,
      q_reg_69 => \genRegFile[7].rfile_n_6\,
      q_reg_7 => \genRegFile[3].rfile_n_8\,
      q_reg_70 => \genRegFile[7].rfile_n_7\,
      q_reg_71 => \genRegFile[7].rfile_n_8\,
      q_reg_72 => \genRegFile[7].rfile_n_9\,
      q_reg_73 => \genRegFile[7].rfile_n_10\,
      q_reg_74 => \genRegFile[7].rfile_n_11\,
      q_reg_75 => \genRegFile[7].rfile_n_12\,
      q_reg_76 => \genRegFile[7].rfile_n_13\,
      q_reg_77 => \genRegFile[7].rfile_n_14\,
      q_reg_78 => \genRegFile[7].rfile_n_15\,
      q_reg_79 => \genRegFile[7].rfile_n_16\,
      q_reg_8 => \genRegFile[3].rfile_n_9\,
      q_reg_80 => \genRegFile[7].rfile_n_17\,
      q_reg_81 => \genRegFile[7].rfile_n_18\,
      q_reg_82 => \genRegFile[7].rfile_n_19\,
      q_reg_83 => \genRegFile[7].rfile_n_20\,
      q_reg_84 => \genRegFile[7].rfile_n_21\,
      q_reg_85 => \genRegFile[7].rfile_n_22\,
      q_reg_86 => \genRegFile[7].rfile_n_23\,
      q_reg_87 => \genRegFile[7].rfile_n_24\,
      q_reg_88 => \genRegFile[7].rfile_n_25\,
      q_reg_89 => \genRegFile[7].rfile_n_26\,
      q_reg_9 => \genRegFile[3].rfile_n_10\,
      q_reg_90 => \genRegFile[7].rfile_n_27\,
      q_reg_91 => \genRegFile[7].rfile_n_28\,
      q_reg_92 => \genRegFile[7].rfile_n_29\,
      q_reg_93 => \genRegFile[7].rfile_n_30\,
      q_reg_94 => \genRegFile[7].rfile_n_31\,
      q_reg_95 => \genRegFile[7].rfile_n_32\,
      q_reg_96 => \genRegFile[7].rfile_n_33\,
      q_reg_97 => \genRegFile[7].rfile_n_34\,
      q_reg_98 => \genRegFile[7].rfile_n_35\,
      q_reg_99 => \genRegFile[7].rfile_n_36\,
      \q_reg_i_5__15\ => \q_reg_i_4__15\,
      \q_reg_i_5__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_5__31\ => \q_reg_i_4__31\,
      \q_reg_i_5__31_0\ => \q_reg_i_4__31_0\,
      \q_reg_i_5__41\ => \q_reg_i_4__42\,
      r1(2 downto 0) => r1(2 downto 0),
      r2(1 downto 0) => r2(2 downto 1),
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\(3)
    );
\genRegFile[4].rfile\: entity work.Lab_4_CPU_0_0_Reg_34
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data27(31 downto 0) => data27(31 downto 0),
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\(4)
    );
\genRegFile[5].rfile\: entity work.Lab_4_CPU_0_0_Reg_35
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data26(31 downto 0) => data26(31 downto 0),
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\(5)
    );
\genRegFile[6].rfile\: entity work.Lab_4_CPU_0_0_Reg_36
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data25(31 downto 0) => data25(31 downto 0),
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\(6)
    );
\genRegFile[7].rfile\: entity work.Lab_4_CPU_0_0_Reg_37
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data25(31 downto 0) => data25(31 downto 0),
      data26(31 downto 0) => data26(31 downto 0),
      data27(31 downto 0) => data27(31 downto 0),
      q_reg => \genRegFile[7].rfile_n_0\,
      q_reg_0 => \genRegFile[7].rfile_n_1\,
      q_reg_1 => \genRegFile[7].rfile_n_2\,
      q_reg_10 => \genRegFile[7].rfile_n_11\,
      q_reg_11 => \genRegFile[7].rfile_n_12\,
      q_reg_12 => \genRegFile[7].rfile_n_13\,
      q_reg_13 => \genRegFile[7].rfile_n_14\,
      q_reg_14 => \genRegFile[7].rfile_n_15\,
      q_reg_15 => \genRegFile[7].rfile_n_16\,
      q_reg_16 => \genRegFile[7].rfile_n_17\,
      q_reg_17 => \genRegFile[7].rfile_n_18\,
      q_reg_18 => \genRegFile[7].rfile_n_19\,
      q_reg_19 => \genRegFile[7].rfile_n_20\,
      q_reg_2 => \genRegFile[7].rfile_n_3\,
      q_reg_20 => \genRegFile[7].rfile_n_21\,
      q_reg_21 => \genRegFile[7].rfile_n_22\,
      q_reg_22 => \genRegFile[7].rfile_n_23\,
      q_reg_23 => \genRegFile[7].rfile_n_24\,
      q_reg_24 => \genRegFile[7].rfile_n_25\,
      q_reg_25 => \genRegFile[7].rfile_n_26\,
      q_reg_26 => \genRegFile[7].rfile_n_27\,
      q_reg_27 => \genRegFile[7].rfile_n_28\,
      q_reg_28 => \genRegFile[7].rfile_n_29\,
      q_reg_29 => \genRegFile[7].rfile_n_30\,
      q_reg_3 => \genRegFile[7].rfile_n_4\,
      q_reg_30 => \genRegFile[7].rfile_n_31\,
      q_reg_31 => \genRegFile[7].rfile_n_32\,
      q_reg_32 => \genRegFile[7].rfile_n_33\,
      q_reg_33 => \genRegFile[7].rfile_n_34\,
      q_reg_34 => \genRegFile[7].rfile_n_35\,
      q_reg_35 => \genRegFile[7].rfile_n_36\,
      q_reg_36 => \genRegFile[7].rfile_n_37\,
      q_reg_37 => \genRegFile[7].rfile_n_38\,
      q_reg_38 => \genRegFile[7].rfile_n_39\,
      q_reg_39 => \genRegFile[7].rfile_n_40\,
      q_reg_4 => \genRegFile[7].rfile_n_5\,
      q_reg_40 => \genRegFile[7].rfile_n_41\,
      q_reg_41 => \genRegFile[7].rfile_n_42\,
      q_reg_42 => \genRegFile[7].rfile_n_43\,
      q_reg_43 => \genRegFile[7].rfile_n_44\,
      q_reg_44 => \genRegFile[7].rfile_n_45\,
      q_reg_45 => \genRegFile[7].rfile_n_46\,
      q_reg_46 => \genRegFile[7].rfile_n_47\,
      q_reg_47 => \genRegFile[7].rfile_n_48\,
      q_reg_48 => \genRegFile[7].rfile_n_49\,
      q_reg_49 => \genRegFile[7].rfile_n_50\,
      q_reg_5 => \genRegFile[7].rfile_n_6\,
      q_reg_50 => \genRegFile[7].rfile_n_51\,
      q_reg_51 => \genRegFile[7].rfile_n_52\,
      q_reg_52 => \genRegFile[7].rfile_n_53\,
      q_reg_53 => \genRegFile[7].rfile_n_54\,
      q_reg_54 => \genRegFile[7].rfile_n_55\,
      q_reg_55 => \genRegFile[7].rfile_n_56\,
      q_reg_56 => \genRegFile[7].rfile_n_57\,
      q_reg_57 => \genRegFile[7].rfile_n_58\,
      q_reg_58 => \genRegFile[7].rfile_n_59\,
      q_reg_59 => \genRegFile[7].rfile_n_60\,
      q_reg_6 => \genRegFile[7].rfile_n_7\,
      q_reg_60 => \genRegFile[7].rfile_n_61\,
      q_reg_61 => \genRegFile[7].rfile_n_62\,
      q_reg_62 => \genRegFile[7].rfile_n_63\,
      q_reg_7 => \genRegFile[7].rfile_n_8\,
      q_reg_8 => \genRegFile[7].rfile_n_9\,
      q_reg_9 => \genRegFile[7].rfile_n_10\,
      \q_reg_i_5__15\ => \q_reg_i_4__15\,
      \q_reg_i_5__15_0\ => \q_reg_i_4__15_0\,
      \q_reg_i_5__31\ => \q_reg_i_4__31\,
      \q_reg_i_5__41\ => \q_reg_i_4__31_0\,
      \q_reg_i_5__42\ => \q_reg_i_4__42\,
      r1(1 downto 0) => r1(1 downto 0),
      r2(1 downto 0) => r2(1 downto 0),
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\(7)
    );
\genRegFile[8].rfile\: entity work.Lab_4_CPU_0_0_Reg_38
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data23(31 downto 0) => data23(31 downto 0),
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\(8)
    );
\genRegFile[9].rfile\: entity work.Lab_4_CPU_0_0_Reg_39
     port map (
      Clock => Clock,
      Reset => Reset,
      datIn(31 downto 0) => datIn(31 downto 0),
      data22(31 downto 0) => data22(31 downto 0),
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0_CPU is
  port (
    MemWrite : out STD_LOGIC;
    MemoryDataOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_CPU_0_0_CPU : entity is "CPU";
end Lab_4_CPU_0_0_CPU;

architecture STRUCTURE of Lab_4_CPU_0_0_CPU is
  signal A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ALUComponent/ArithR\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ALUComponent/L_0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \ALUComponent/L_1\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \ALUComponent/L_2\ : STD_LOGIC_VECTOR ( 28 downto 8 );
  signal \ALUComponent/L_3\ : STD_LOGIC_VECTOR ( 28 downto 8 );
  signal \ALUComponent/L_4\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \ALUComponent/R_0\ : STD_LOGIC_VECTOR ( 30 downto 28 );
  signal \ALUComponent/R_1\ : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal \ALUComponent/R_2\ : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal \ALUComponent/R_3\ : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \ALUComponent/R_4\ : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal \ALUComponent/ShiftR\ : STD_LOGIC_VECTOR ( 28 downto 12 );
  signal ALUOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ALUOut : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ALUOutReg_n_64 : STD_LOGIC;
  signal ALURegWrite : STD_LOGIC;
  signal ALUResult : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ALUSrcA : STD_LOGIC;
  signal CLOResult : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal DataIn : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HighRegOut : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IRWrite : STD_LOGIC;
  signal InstructionRegister_n_0 : STD_LOGIC;
  signal InstructionRegister_n_1 : STD_LOGIC;
  signal InstructionRegister_n_11 : STD_LOGIC;
  signal InstructionRegister_n_12 : STD_LOGIC;
  signal InstructionRegister_n_13 : STD_LOGIC;
  signal InstructionRegister_n_14 : STD_LOGIC;
  signal InstructionRegister_n_15 : STD_LOGIC;
  signal InstructionRegister_n_2 : STD_LOGIC;
  signal InstructionRegister_n_26 : STD_LOGIC;
  signal InstructionRegister_n_27 : STD_LOGIC;
  signal InstructionRegister_n_28 : STD_LOGIC;
  signal InstructionRegister_n_29 : STD_LOGIC;
  signal InstructionRegister_n_3 : STD_LOGIC;
  signal InstructionRegister_n_30 : STD_LOGIC;
  signal InstructionRegister_n_31 : STD_LOGIC;
  signal InstructionRegister_n_32 : STD_LOGIC;
  signal InstructionRegister_n_33 : STD_LOGIC;
  signal InstructionRegister_n_34 : STD_LOGIC;
  signal InstructionRegister_n_35 : STD_LOGIC;
  signal InstructionRegister_n_36 : STD_LOGIC;
  signal InstructionRegister_n_37 : STD_LOGIC;
  signal InstructionRegister_n_38 : STD_LOGIC;
  signal InstructionRegister_n_39 : STD_LOGIC;
  signal InstructionRegister_n_4 : STD_LOGIC;
  signal InstructionRegister_n_40 : STD_LOGIC;
  signal InstructionRegister_n_41 : STD_LOGIC;
  signal InstructionRegister_n_42 : STD_LOGIC;
  signal InstructionRegister_n_43 : STD_LOGIC;
  signal InstructionRegister_n_44 : STD_LOGIC;
  signal InstructionRegister_n_45 : STD_LOGIC;
  signal InstructionRegister_n_46 : STD_LOGIC;
  signal InstructionRegister_n_47 : STD_LOGIC;
  signal InstructionRegister_n_48 : STD_LOGIC;
  signal InstructionRegister_n_49 : STD_LOGIC;
  signal InstructionRegister_n_5 : STD_LOGIC;
  signal InstructionRegister_n_50 : STD_LOGIC;
  signal InstructionRegister_n_51 : STD_LOGIC;
  signal InstructionRegister_n_52 : STD_LOGIC;
  signal InstructionRegister_n_53 : STD_LOGIC;
  signal InstructionRegister_n_54 : STD_LOGIC;
  signal InstructionRegister_n_55 : STD_LOGIC;
  signal InstructionRegister_n_56 : STD_LOGIC;
  signal InstructionRegister_n_57 : STD_LOGIC;
  signal InstructionRegister_n_58 : STD_LOGIC;
  signal InstructionRegister_n_59 : STD_LOGIC;
  signal InstructionRegister_n_60 : STD_LOGIC;
  signal InstructionRegister_n_61 : STD_LOGIC;
  signal InstructionRegister_n_62 : STD_LOGIC;
  signal InstructionRegister_n_63 : STD_LOGIC;
  signal InstructionRegister_n_64 : STD_LOGIC;
  signal InstructionRegister_n_65 : STD_LOGIC;
  signal InstructionRegister_n_66 : STD_LOGIC;
  signal InstructionRegister_n_67 : STD_LOGIC;
  signal InstructionRegister_n_68 : STD_LOGIC;
  signal InstructionRegister_n_69 : STD_LOGIC;
  signal InstructionRegister_n_70 : STD_LOGIC;
  signal InstructionRegister_n_71 : STD_LOGIC;
  signal InstructionRegister_n_72 : STD_LOGIC;
  signal InstructionRegister_n_73 : STD_LOGIC;
  signal InstructionRegister_n_74 : STD_LOGIC;
  signal InstructionRegister_n_75 : STD_LOGIC;
  signal InstructionRegister_n_76 : STD_LOGIC;
  signal InstructionRegister_n_77 : STD_LOGIC;
  signal InstructionRegister_n_78 : STD_LOGIC;
  signal InstructionRegister_n_79 : STD_LOGIC;
  signal InstructionRegister_n_80 : STD_LOGIC;
  signal InstructionRegister_n_81 : STD_LOGIC;
  signal InstructionRegister_n_82 : STD_LOGIC;
  signal InstructionRegister_n_83 : STD_LOGIC;
  signal InstructionRegister_n_84 : STD_LOGIC;
  signal InstructionRegister_n_85 : STD_LOGIC;
  signal InstructionRegister_n_86 : STD_LOGIC;
  signal InstructionRegister_n_87 : STD_LOGIC;
  signal InstructionRegister_n_88 : STD_LOGIC;
  signal InstructionRegister_n_89 : STD_LOGIC;
  signal InstructionRegister_n_90 : STD_LOGIC;
  signal InstructionRegister_n_91 : STD_LOGIC;
  signal InstructionRegister_n_92 : STD_LOGIC;
  signal InstructionRegister_n_93 : STD_LOGIC;
  signal InstructionRegister_n_94 : STD_LOGIC;
  signal InstructionRegister_n_95 : STD_LOGIC;
  signal InstructionRegister_n_96 : STD_LOGIC;
  signal InstructionRegister_n_97 : STD_LOGIC;
  signal IorD : STD_LOGIC;
  signal LOWReg_n_0 : STD_LOGIC;
  signal LOWReg_n_1 : STD_LOGIC;
  signal LOWReg_n_10 : STD_LOGIC;
  signal LOWReg_n_11 : STD_LOGIC;
  signal LOWReg_n_12 : STD_LOGIC;
  signal LOWReg_n_13 : STD_LOGIC;
  signal LOWReg_n_14 : STD_LOGIC;
  signal LOWReg_n_15 : STD_LOGIC;
  signal LOWReg_n_16 : STD_LOGIC;
  signal LOWReg_n_17 : STD_LOGIC;
  signal LOWReg_n_18 : STD_LOGIC;
  signal LOWReg_n_19 : STD_LOGIC;
  signal LOWReg_n_2 : STD_LOGIC;
  signal LOWReg_n_20 : STD_LOGIC;
  signal LOWReg_n_21 : STD_LOGIC;
  signal LOWReg_n_22 : STD_LOGIC;
  signal LOWReg_n_23 : STD_LOGIC;
  signal LOWReg_n_24 : STD_LOGIC;
  signal LOWReg_n_25 : STD_LOGIC;
  signal LOWReg_n_26 : STD_LOGIC;
  signal LOWReg_n_27 : STD_LOGIC;
  signal LOWReg_n_28 : STD_LOGIC;
  signal LOWReg_n_29 : STD_LOGIC;
  signal LOWReg_n_3 : STD_LOGIC;
  signal LOWReg_n_30 : STD_LOGIC;
  signal LOWReg_n_31 : STD_LOGIC;
  signal LOWReg_n_4 : STD_LOGIC;
  signal LOWReg_n_5 : STD_LOGIC;
  signal LOWReg_n_6 : STD_LOGIC;
  signal LOWReg_n_7 : STD_LOGIC;
  signal LOWReg_n_8 : STD_LOGIC;
  signal LOWReg_n_9 : STD_LOGIC;
  signal MemRegWrite : STD_LOGIC;
  signal \^memorydataout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MemtoReg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal MultDone : STD_LOGIC;
  signal MultOut : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal MultReset : STD_LOGIC;
  signal Mult_n_66 : STD_LOGIC;
  signal PCEn_n_0 : STD_LOGIC;
  signal PCIn : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PCOut : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PCReg_n_32 : STD_LOGIC;
  signal PCReg_n_33 : STD_LOGIC;
  signal PCReg_n_34 : STD_LOGIC;
  signal PCReg_n_35 : STD_LOGIC;
  signal PCReg_n_36 : STD_LOGIC;
  signal PCReg_n_37 : STD_LOGIC;
  signal PCReg_n_38 : STD_LOGIC;
  signal PCReg_n_39 : STD_LOGIC;
  signal PCSource : STD_LOGIC_VECTOR ( 1 to 1 );
  signal PCWrite : STD_LOGIC;
  signal PCWriteCond : STD_LOGIC;
  signal RegDst : STD_LOGIC;
  signal RegWrite : STD_LOGIC;
  signal SHAMT : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal SHAMTSel : STD_LOGIC;
  signal WrCLO : STD_LOGIC;
  signal WrLOW : STD_LOGIC;
  signal Wr_B : STD_LOGIC;
  signal cloreg_n_1 : STD_LOGIC;
  signal cloreg_n_2 : STD_LOGIC;
  signal cloreg_n_3 : STD_LOGIC;
  signal cloreg_n_4 : STD_LOGIC;
  signal cloreg_n_5 : STD_LOGIC;
  signal controller_n_10 : STD_LOGIC;
  signal controller_n_102 : STD_LOGIC;
  signal controller_n_11 : STD_LOGIC;
  signal controller_n_129 : STD_LOGIC;
  signal controller_n_130 : STD_LOGIC;
  signal controller_n_131 : STD_LOGIC;
  signal controller_n_132 : STD_LOGIC;
  signal controller_n_133 : STD_LOGIC;
  signal controller_n_134 : STD_LOGIC;
  signal controller_n_135 : STD_LOGIC;
  signal controller_n_136 : STD_LOGIC;
  signal controller_n_137 : STD_LOGIC;
  signal controller_n_138 : STD_LOGIC;
  signal controller_n_139 : STD_LOGIC;
  signal controller_n_140 : STD_LOGIC;
  signal controller_n_141 : STD_LOGIC;
  signal controller_n_142 : STD_LOGIC;
  signal controller_n_143 : STD_LOGIC;
  signal controller_n_144 : STD_LOGIC;
  signal controller_n_145 : STD_LOGIC;
  signal controller_n_146 : STD_LOGIC;
  signal controller_n_147 : STD_LOGIC;
  signal controller_n_148 : STD_LOGIC;
  signal controller_n_149 : STD_LOGIC;
  signal controller_n_150 : STD_LOGIC;
  signal controller_n_151 : STD_LOGIC;
  signal controller_n_152 : STD_LOGIC;
  signal controller_n_153 : STD_LOGIC;
  signal controller_n_154 : STD_LOGIC;
  signal controller_n_155 : STD_LOGIC;
  signal controller_n_156 : STD_LOGIC;
  signal controller_n_168 : STD_LOGIC;
  signal controller_n_170 : STD_LOGIC;
  signal controller_n_171 : STD_LOGIC;
  signal controller_n_172 : STD_LOGIC;
  signal controller_n_173 : STD_LOGIC;
  signal controller_n_174 : STD_LOGIC;
  signal controller_n_175 : STD_LOGIC;
  signal controller_n_176 : STD_LOGIC;
  signal controller_n_177 : STD_LOGIC;
  signal controller_n_178 : STD_LOGIC;
  signal controller_n_179 : STD_LOGIC;
  signal controller_n_180 : STD_LOGIC;
  signal controller_n_181 : STD_LOGIC;
  signal controller_n_182 : STD_LOGIC;
  signal controller_n_183 : STD_LOGIC;
  signal controller_n_184 : STD_LOGIC;
  signal controller_n_185 : STD_LOGIC;
  signal controller_n_186 : STD_LOGIC;
  signal controller_n_187 : STD_LOGIC;
  signal controller_n_188 : STD_LOGIC;
  signal controller_n_189 : STD_LOGIC;
  signal controller_n_190 : STD_LOGIC;
  signal controller_n_191 : STD_LOGIC;
  signal controller_n_192 : STD_LOGIC;
  signal controller_n_193 : STD_LOGIC;
  signal controller_n_194 : STD_LOGIC;
  signal controller_n_195 : STD_LOGIC;
  signal controller_n_196 : STD_LOGIC;
  signal controller_n_197 : STD_LOGIC;
  signal controller_n_198 : STD_LOGIC;
  signal controller_n_199 : STD_LOGIC;
  signal controller_n_200 : STD_LOGIC;
  signal controller_n_201 : STD_LOGIC;
  signal controller_n_202 : STD_LOGIC;
  signal controller_n_204 : STD_LOGIC;
  signal controller_n_205 : STD_LOGIC;
  signal controller_n_206 : STD_LOGIC;
  signal controller_n_207 : STD_LOGIC;
  signal controller_n_208 : STD_LOGIC;
  signal controller_n_209 : STD_LOGIC;
  signal controller_n_210 : STD_LOGIC;
  signal controller_n_211 : STD_LOGIC;
  signal controller_n_212 : STD_LOGIC;
  signal controller_n_213 : STD_LOGIC;
  signal controller_n_214 : STD_LOGIC;
  signal controller_n_215 : STD_LOGIC;
  signal controller_n_216 : STD_LOGIC;
  signal controller_n_217 : STD_LOGIC;
  signal controller_n_218 : STD_LOGIC;
  signal controller_n_219 : STD_LOGIC;
  signal controller_n_220 : STD_LOGIC;
  signal controller_n_221 : STD_LOGIC;
  signal controller_n_222 : STD_LOGIC;
  signal controller_n_223 : STD_LOGIC;
  signal controller_n_224 : STD_LOGIC;
  signal controller_n_225 : STD_LOGIC;
  signal controller_n_226 : STD_LOGIC;
  signal controller_n_227 : STD_LOGIC;
  signal controller_n_228 : STD_LOGIC;
  signal controller_n_229 : STD_LOGIC;
  signal controller_n_230 : STD_LOGIC;
  signal controller_n_231 : STD_LOGIC;
  signal controller_n_232 : STD_LOGIC;
  signal controller_n_233 : STD_LOGIC;
  signal controller_n_234 : STD_LOGIC;
  signal controller_n_235 : STD_LOGIC;
  signal controller_n_236 : STD_LOGIC;
  signal controller_n_27 : STD_LOGIC;
  signal controller_n_28 : STD_LOGIC;
  signal controller_n_29 : STD_LOGIC;
  signal controller_n_30 : STD_LOGIC;
  signal controller_n_33 : STD_LOGIC;
  signal controller_n_34 : STD_LOGIC;
  signal controller_n_6 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal en : STD_LOGIC;
  signal ld : STD_LOGIC;
  signal multiplicand_in1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal pr_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q : STD_LOGIC;
  signal r1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal r2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal r2Out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regA_n_10 : STD_LOGIC;
  signal regA_n_100 : STD_LOGIC;
  signal regA_n_101 : STD_LOGIC;
  signal regA_n_102 : STD_LOGIC;
  signal regA_n_103 : STD_LOGIC;
  signal regA_n_104 : STD_LOGIC;
  signal regA_n_105 : STD_LOGIC;
  signal regA_n_106 : STD_LOGIC;
  signal regA_n_107 : STD_LOGIC;
  signal regA_n_108 : STD_LOGIC;
  signal regA_n_109 : STD_LOGIC;
  signal regA_n_11 : STD_LOGIC;
  signal regA_n_110 : STD_LOGIC;
  signal regA_n_111 : STD_LOGIC;
  signal regA_n_112 : STD_LOGIC;
  signal regA_n_113 : STD_LOGIC;
  signal regA_n_114 : STD_LOGIC;
  signal regA_n_115 : STD_LOGIC;
  signal regA_n_116 : STD_LOGIC;
  signal regA_n_117 : STD_LOGIC;
  signal regA_n_118 : STD_LOGIC;
  signal regA_n_119 : STD_LOGIC;
  signal regA_n_12 : STD_LOGIC;
  signal regA_n_120 : STD_LOGIC;
  signal regA_n_121 : STD_LOGIC;
  signal regA_n_122 : STD_LOGIC;
  signal regA_n_123 : STD_LOGIC;
  signal regA_n_124 : STD_LOGIC;
  signal regA_n_125 : STD_LOGIC;
  signal regA_n_126 : STD_LOGIC;
  signal regA_n_127 : STD_LOGIC;
  signal regA_n_128 : STD_LOGIC;
  signal regA_n_129 : STD_LOGIC;
  signal regA_n_13 : STD_LOGIC;
  signal regA_n_130 : STD_LOGIC;
  signal regA_n_131 : STD_LOGIC;
  signal regA_n_132 : STD_LOGIC;
  signal regA_n_14 : STD_LOGIC;
  signal regA_n_15 : STD_LOGIC;
  signal regA_n_16 : STD_LOGIC;
  signal regA_n_17 : STD_LOGIC;
  signal regA_n_18 : STD_LOGIC;
  signal regA_n_19 : STD_LOGIC;
  signal regA_n_20 : STD_LOGIC;
  signal regA_n_21 : STD_LOGIC;
  signal regA_n_22 : STD_LOGIC;
  signal regA_n_23 : STD_LOGIC;
  signal regA_n_24 : STD_LOGIC;
  signal regA_n_25 : STD_LOGIC;
  signal regA_n_26 : STD_LOGIC;
  signal regA_n_27 : STD_LOGIC;
  signal regA_n_28 : STD_LOGIC;
  signal regA_n_29 : STD_LOGIC;
  signal regA_n_30 : STD_LOGIC;
  signal regA_n_31 : STD_LOGIC;
  signal regA_n_32 : STD_LOGIC;
  signal regA_n_38 : STD_LOGIC;
  signal regA_n_39 : STD_LOGIC;
  signal regA_n_40 : STD_LOGIC;
  signal regA_n_41 : STD_LOGIC;
  signal regA_n_5 : STD_LOGIC;
  signal regA_n_58 : STD_LOGIC;
  signal regA_n_6 : STD_LOGIC;
  signal regA_n_62 : STD_LOGIC;
  signal regA_n_66 : STD_LOGIC;
  signal regA_n_67 : STD_LOGIC;
  signal regA_n_68 : STD_LOGIC;
  signal regA_n_69 : STD_LOGIC;
  signal regA_n_7 : STD_LOGIC;
  signal regA_n_70 : STD_LOGIC;
  signal regA_n_71 : STD_LOGIC;
  signal regA_n_72 : STD_LOGIC;
  signal regA_n_73 : STD_LOGIC;
  signal regA_n_74 : STD_LOGIC;
  signal regA_n_75 : STD_LOGIC;
  signal regA_n_76 : STD_LOGIC;
  signal regA_n_77 : STD_LOGIC;
  signal regA_n_78 : STD_LOGIC;
  signal regA_n_79 : STD_LOGIC;
  signal regA_n_8 : STD_LOGIC;
  signal regA_n_80 : STD_LOGIC;
  signal regA_n_81 : STD_LOGIC;
  signal regA_n_82 : STD_LOGIC;
  signal regA_n_83 : STD_LOGIC;
  signal regA_n_84 : STD_LOGIC;
  signal regA_n_85 : STD_LOGIC;
  signal regA_n_86 : STD_LOGIC;
  signal regA_n_87 : STD_LOGIC;
  signal regA_n_88 : STD_LOGIC;
  signal regA_n_89 : STD_LOGIC;
  signal regA_n_9 : STD_LOGIC;
  signal regA_n_90 : STD_LOGIC;
  signal regA_n_91 : STD_LOGIC;
  signal regA_n_92 : STD_LOGIC;
  signal regA_n_93 : STD_LOGIC;
  signal regA_n_94 : STD_LOGIC;
  signal regA_n_95 : STD_LOGIC;
  signal regA_n_96 : STD_LOGIC;
  signal regA_n_97 : STD_LOGIC;
  signal regA_n_98 : STD_LOGIC;
  signal regA_n_99 : STD_LOGIC;
  signal \writeRd[0].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[10].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[11].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[12].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[13].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[14].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[15].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[16].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[17].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[18].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[19].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[20].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[21].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[22].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[23].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[24].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[25].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[26].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[27].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[28].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[29].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[2].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[30].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[31].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[3].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[4].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[5].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[6].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[7].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[8].writeReg_reg\ : STD_LOGIC;
  signal \writeRd[9].writeReg_reg\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \PCIn_reg[9]\ : label is "LD";
begin
  MemoryDataOut(31 downto 0) <= \^memorydataout\(31 downto 0);
ALUOutReg: entity work.Lab_4_CPU_0_0_Reg
     port map (
      ALUOut(1 downto 0) => ALUOut(1 downto 0),
      ALURegWrite => ALURegWrite,
      ALUResult(31 downto 0) => ALUResult(31 downto 0),
      Clock => Clock,
      IorD => IorD,
      MemoryAddress(31 downto 0) => MemoryAddress(31 downto 0),
      MemtoReg(1 downto 0) => MemtoReg(2 downto 1),
      PCOut(31 downto 0) => PCOut(31 downto 0),
      Reset => Reset,
      \p_1_in__0\(29 downto 0) => \p_1_in__0\(31 downto 2),
      q_reg => ALUOutReg_n_64
    );
HIGHReg: entity work.Lab_4_CPU_0_0_Reg_0
     port map (
      Clock => Clock,
      HighRegOut(31 downto 0) => HighRegOut(31 downto 0),
      R(31 downto 0) => MultOut(63 downto 32),
      Reset => Reset,
      WrLOW => WrLOW
    );
InstructionRegister: entity work.Lab_4_CPU_0_0_Reg_1
     port map (
      \ALUOp_reg[1]\ => controller_n_10,
      \ALUOp_reg[1]_0\ => controller_n_33,
      \ALUSrcB_reg[1]\ => controller_n_34,
      \ALUSrcB_reg[2]\ => controller_n_11,
      Clock => Clock,
      D(3) => InstructionRegister_n_32,
      D(2) => InstructionRegister_n_33,
      D(1) => InstructionRegister_n_34,
      D(0) => InstructionRegister_n_35,
      E(0) => InstructionRegister_n_49,
      \FSM_sequential_pr_state_reg[0]\(0) => InstructionRegister_n_51,
      \FSM_sequential_pr_state_reg[0]_0\ => InstructionRegister_n_55,
      \FSM_sequential_pr_state_reg[1]\ => InstructionRegister_n_57,
      \FSM_sequential_pr_state_reg[3]\ => InstructionRegister_n_39,
      \FSM_sequential_pr_state_reg[3]_0\ => InstructionRegister_n_45,
      \FSM_sequential_pr_state_reg[3]_1\ => InstructionRegister_n_52,
      \FSM_sequential_pr_state_reg[3]_2\(1) => InstructionRegister_n_64,
      \FSM_sequential_pr_state_reg[3]_2\(0) => InstructionRegister_n_65,
      \FSM_sequential_pr_state_reg[3]_3\ => InstructionRegister_n_67,
      IRWrite => IRWrite,
      MemoryDataIn(31 downto 0) => MemoryDataIn(31 downto 0),
      \PCIn_reg[2]_i_1\(0) => PCSource(1),
      \PCSource_reg[1]\ => controller_n_6,
      Q(3 downto 0) => pr_state(3 downto 0),
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      p_1_in(4 downto 0) => p_1_in(4 downto 0),
      q_reg => InstructionRegister_n_0,
      q_reg_0 => InstructionRegister_n_1,
      q_reg_1 => InstructionRegister_n_2,
      q_reg_10(2) => InstructionRegister_n_36,
      q_reg_10(1) => InstructionRegister_n_37,
      q_reg_10(0) => InstructionRegister_n_38,
      q_reg_11 => InstructionRegister_n_40,
      q_reg_12 => InstructionRegister_n_41,
      q_reg_13 => InstructionRegister_n_42,
      q_reg_14 => InstructionRegister_n_43,
      q_reg_15 => InstructionRegister_n_44,
      q_reg_16(1) => InstructionRegister_n_46,
      q_reg_16(0) => InstructionRegister_n_47,
      q_reg_17 => InstructionRegister_n_48,
      q_reg_18 => InstructionRegister_n_50,
      q_reg_19 => InstructionRegister_n_53,
      q_reg_2 => InstructionRegister_n_3,
      q_reg_20(0) => InstructionRegister_n_54,
      q_reg_21 => InstructionRegister_n_56,
      q_reg_22 => InstructionRegister_n_58,
      q_reg_23 => InstructionRegister_n_59,
      q_reg_24 => InstructionRegister_n_60,
      q_reg_25 => InstructionRegister_n_61,
      q_reg_26 => InstructionRegister_n_62,
      q_reg_27 => InstructionRegister_n_63,
      q_reg_28 => InstructionRegister_n_66,
      q_reg_29 => InstructionRegister_n_68,
      q_reg_3 => InstructionRegister_n_4,
      q_reg_30 => InstructionRegister_n_69,
      q_reg_31 => InstructionRegister_n_70,
      q_reg_32 => InstructionRegister_n_71,
      q_reg_33 => InstructionRegister_n_72,
      q_reg_34 => InstructionRegister_n_73,
      q_reg_35 => InstructionRegister_n_74,
      q_reg_36 => InstructionRegister_n_75,
      q_reg_37 => InstructionRegister_n_76,
      q_reg_38 => InstructionRegister_n_77,
      q_reg_39 => InstructionRegister_n_78,
      q_reg_4 => InstructionRegister_n_5,
      q_reg_40 => InstructionRegister_n_79,
      q_reg_41 => InstructionRegister_n_80,
      q_reg_42 => InstructionRegister_n_81,
      q_reg_43 => InstructionRegister_n_82,
      q_reg_44 => InstructionRegister_n_83,
      q_reg_45 => InstructionRegister_n_84,
      q_reg_46 => InstructionRegister_n_85,
      q_reg_47 => InstructionRegister_n_86,
      q_reg_48 => InstructionRegister_n_87,
      q_reg_49 => InstructionRegister_n_88,
      q_reg_5 => InstructionRegister_n_11,
      q_reg_50 => InstructionRegister_n_89,
      q_reg_51 => InstructionRegister_n_90,
      q_reg_52 => InstructionRegister_n_91,
      q_reg_53 => InstructionRegister_n_92,
      q_reg_54 => InstructionRegister_n_93,
      q_reg_55 => InstructionRegister_n_94,
      q_reg_56 => InstructionRegister_n_95,
      q_reg_57 => InstructionRegister_n_96,
      q_reg_58 => InstructionRegister_n_97,
      q_reg_6 => InstructionRegister_n_12,
      q_reg_7 => InstructionRegister_n_13,
      q_reg_8 => InstructionRegister_n_14,
      q_reg_9 => InstructionRegister_n_15,
      q_reg_rep => InstructionRegister_n_26,
      q_reg_rep_0 => InstructionRegister_n_28,
      q_reg_rep_1 => InstructionRegister_n_30,
      q_reg_rep_2 => InstructionRegister_n_31,
      \q_reg_rep__0\ => InstructionRegister_n_27,
      \q_reg_rep__0_0\ => InstructionRegister_n_29,
      r1(4 downto 0) => r1(4 downto 0),
      r2(4 downto 0) => r2(4 downto 0),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\,
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\,
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\,
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\,
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\,
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\,
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\,
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\,
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\,
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\,
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\,
      \writeRd[1].writeReg_reg\(1) => en,
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\,
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\,
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\,
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\,
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\,
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\,
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\,
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\,
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\,
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\,
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\,
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\,
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\,
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\,
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\,
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\,
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\,
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\,
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\
    );
LOWReg: entity work.Lab_4_CPU_0_0_Reg_2
     port map (
      Clock => Clock,
      R(31 downto 0) => MultOut(31 downto 0),
      Reset => Reset,
      WrLOW => WrLOW,
      q_reg => LOWReg_n_0,
      q_reg_0 => LOWReg_n_1,
      q_reg_1 => LOWReg_n_2,
      q_reg_10 => LOWReg_n_11,
      q_reg_11 => LOWReg_n_12,
      q_reg_12 => LOWReg_n_13,
      q_reg_13 => LOWReg_n_14,
      q_reg_14 => LOWReg_n_15,
      q_reg_15 => LOWReg_n_16,
      q_reg_16 => LOWReg_n_17,
      q_reg_17 => LOWReg_n_18,
      q_reg_18 => LOWReg_n_19,
      q_reg_19 => LOWReg_n_20,
      q_reg_2 => LOWReg_n_3,
      q_reg_20 => LOWReg_n_21,
      q_reg_21 => LOWReg_n_22,
      q_reg_22 => LOWReg_n_23,
      q_reg_23 => LOWReg_n_24,
      q_reg_24 => LOWReg_n_25,
      q_reg_25 => LOWReg_n_26,
      q_reg_26 => LOWReg_n_27,
      q_reg_27 => LOWReg_n_28,
      q_reg_28 => LOWReg_n_29,
      q_reg_29 => LOWReg_n_30,
      q_reg_3 => LOWReg_n_4,
      q_reg_30 => LOWReg_n_31,
      q_reg_4 => LOWReg_n_5,
      q_reg_5 => LOWReg_n_6,
      q_reg_6 => LOWReg_n_7,
      q_reg_7 => LOWReg_n_8,
      q_reg_8 => LOWReg_n_9,
      q_reg_9 => LOWReg_n_10
    );
MemDataReg: entity work.Lab_4_CPU_0_0_Reg_3
     port map (
      Clock => Clock,
      MemRegWrite => MemRegWrite,
      MemoryDataIn(31 downto 0) => MemoryDataIn(31 downto 0),
      Reset => Reset,
      data0(15 downto 0) => data0(15 downto 0),
      data1(15 downto 0) => data1(15 downto 0)
    );
Mult: entity work.Lab_4_CPU_0_0_Multiplier
     port map (
      CO(0) => multiplicand_in1,
      Clock => Clock,
      \FSM_sequential_pr_state_reg[2]\ => Mult_n_66,
      MultDone => MultDone,
      MultOut(63 downto 0) => MultOut(63 downto 0),
      MultReset => MultReset,
      Q(0) => pr_state(2),
      ld => ld,
      q_reg => controller_n_170,
      q_reg_0 => controller_n_168,
      q_reg_1 => controller_n_27,
      q_reg_10 => regA_n_95,
      q_reg_11 => controller_n_134,
      q_reg_12 => regA_n_94,
      q_reg_13 => controller_n_135,
      q_reg_14 => regA_n_93,
      q_reg_15 => controller_n_136,
      q_reg_16 => regA_n_92,
      q_reg_17 => controller_n_137,
      q_reg_18 => regA_n_91,
      q_reg_19 => controller_n_138,
      q_reg_2 => regA_n_99,
      q_reg_20 => regA_n_90,
      q_reg_21 => controller_n_139,
      q_reg_22 => regA_n_89,
      q_reg_23 => controller_n_140,
      q_reg_24 => regA_n_88,
      q_reg_25 => controller_n_141,
      q_reg_26 => regA_n_87,
      q_reg_27 => controller_n_142,
      q_reg_28 => regA_n_86,
      q_reg_29 => controller_n_143,
      q_reg_3 => controller_n_30,
      q_reg_30 => regA_n_85,
      q_reg_31 => controller_n_144,
      q_reg_32 => regA_n_84,
      q_reg_33 => controller_n_145,
      q_reg_34 => regA_n_83,
      q_reg_35 => controller_n_146,
      q_reg_36 => regA_n_82,
      q_reg_37 => controller_n_147,
      q_reg_38 => regA_n_81,
      q_reg_39 => controller_n_148,
      q_reg_4 => regA_n_98,
      q_reg_40 => regA_n_80,
      q_reg_41 => controller_n_149,
      q_reg_42 => regA_n_79,
      q_reg_43 => controller_n_150,
      q_reg_44 => regA_n_78,
      q_reg_45 => controller_n_151,
      q_reg_46 => regA_n_77,
      q_reg_47 => controller_n_152,
      q_reg_48 => regA_n_76,
      q_reg_49 => controller_n_153,
      q_reg_5 => controller_n_29,
      q_reg_50 => regA_n_75,
      q_reg_51 => controller_n_154,
      q_reg_52 => regA_n_74,
      q_reg_53 => controller_n_155,
      q_reg_54 => regA_n_73,
      q_reg_55 => controller_n_156,
      q_reg_56 => regA_n_72,
      q_reg_57 => controller_n_131,
      q_reg_58 => regA_n_71,
      q_reg_59 => controller_n_130,
      q_reg_6 => regA_n_97,
      q_reg_60 => regA_n_70,
      q_reg_61 => controller_n_129,
      q_reg_62 => regA_n_69,
      q_reg_63 => controller_n_28,
      q_reg_64 => regA_n_100,
      q_reg_7 => controller_n_132,
      q_reg_8 => regA_n_96,
      q_reg_9 => controller_n_133
    );
PCEn: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => PCReg_n_34,
      I1 => PCReg_n_35,
      I2 => PCReg_n_32,
      I3 => PCReg_n_33,
      I4 => PCWriteCond,
      I5 => PCWrite,
      O => PCEn_n_0
    );
\PCIn_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_202,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(0)
    );
\PCIn_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_192,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(10)
    );
\PCIn_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_191,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(11)
    );
\PCIn_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_190,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(12)
    );
\PCIn_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_189,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(13)
    );
\PCIn_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_188,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(14)
    );
\PCIn_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_187,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(15)
    );
\PCIn_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_186,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(16)
    );
\PCIn_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_185,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(17)
    );
\PCIn_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_184,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(18)
    );
\PCIn_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_183,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(19)
    );
\PCIn_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_201,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(1)
    );
\PCIn_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_182,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(20)
    );
\PCIn_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_181,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(21)
    );
\PCIn_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_180,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(22)
    );
\PCIn_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_179,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(23)
    );
\PCIn_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_178,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(24)
    );
\PCIn_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_177,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(25)
    );
\PCIn_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_176,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(26)
    );
\PCIn_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_175,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(27)
    );
\PCIn_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_174,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(28)
    );
\PCIn_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_173,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(29)
    );
\PCIn_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_200,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(2)
    );
\PCIn_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_172,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(30)
    );
\PCIn_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_171,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(31)
    );
\PCIn_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_199,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(3)
    );
\PCIn_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_198,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(4)
    );
\PCIn_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_197,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(5)
    );
\PCIn_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_196,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(6)
    );
\PCIn_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_195,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(7)
    );
\PCIn_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_194,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(8)
    );
\PCIn_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => controller_n_193,
      G => controller_n_204,
      GE => '1',
      Q => PCIn(9)
    );
PCReg: entity work.Lab_4_CPU_0_0_Reg_4
     port map (
      ArithR(31 downto 0) => \ALUComponent/ArithR\(31 downto 0),
      Clock => Clock,
      PCEn_i_10 => PCReg_n_35,
      PCEn_i_13 => PCReg_n_32,
      PCEn_i_16 => PCReg_n_33,
      PCEn_i_7 => PCReg_n_34,
      \PCIn_reg[28]_i_1\(0) => PCSource(1),
      PCOut(31 downto 0) => PCOut(31 downto 0),
      Q(31 downto 0) => PCIn(31 downto 0),
      Reset => Reset,
      q_reg => PCReg_n_36,
      q_reg_0 => PCReg_n_37,
      q_reg_1 => PCReg_n_38,
      q_reg_2 => PCReg_n_39,
      q_reg_3 => PCEn_n_0
    );
cloreg: entity work.Lab_4_CPU_0_0_Reg_5
     port map (
      CLOResult(5 downto 0) => CLOResult(5 downto 0),
      Clock => Clock,
      Reset => Reset,
      WrCLO => WrCLO,
      q => q,
      q_reg => cloreg_n_1,
      q_reg_0 => cloreg_n_2,
      q_reg_1 => cloreg_n_3,
      q_reg_2 => cloreg_n_4,
      q_reg_3 => cloreg_n_5
    );
controller: entity work.Lab_4_CPU_0_0_ControlUnit
     port map (
      A(4 downto 0) => A(4 downto 0),
      ALUOut(1 downto 0) => ALUOut(1 downto 0),
      ALURegWrite => ALURegWrite,
      ALUResult(31 downto 0) => ALUResult(31 downto 0),
      ALUSrcA => ALUSrcA,
      ALUSrcA_reg_0 => InstructionRegister_n_59,
      ALUSrcA_reg_1 => InstructionRegister_n_68,
      ArithR(31 downto 0) => \ALUComponent/ArithR\(31 downto 0),
      CO(0) => multiplicand_in1,
      Clock => Clock,
      D(31) => controller_n_171,
      D(30) => controller_n_172,
      D(29) => controller_n_173,
      D(28) => controller_n_174,
      D(27) => controller_n_175,
      D(26) => controller_n_176,
      D(25) => controller_n_177,
      D(24) => controller_n_178,
      D(23) => controller_n_179,
      D(22) => controller_n_180,
      D(21) => controller_n_181,
      D(20) => controller_n_182,
      D(19) => controller_n_183,
      D(18) => controller_n_184,
      D(17) => controller_n_185,
      D(16) => controller_n_186,
      D(15) => controller_n_187,
      D(14) => controller_n_188,
      D(13) => controller_n_189,
      D(12) => controller_n_190,
      D(11) => controller_n_191,
      D(10) => controller_n_192,
      D(9) => controller_n_193,
      D(8) => controller_n_194,
      D(7) => controller_n_195,
      D(6) => controller_n_196,
      D(5) => controller_n_197,
      D(4) => controller_n_198,
      D(3) => controller_n_199,
      D(2) => controller_n_200,
      D(1) => controller_n_201,
      D(0) => controller_n_202,
      DI(3) => regA_n_101,
      DI(2) => regA_n_102,
      DI(1) => regA_n_103,
      DI(0) => regA_n_104,
      E(0) => controller_n_204,
      \FSM_sequential_pr_state_reg[0]_0\ => controller_n_11,
      \FSM_sequential_pr_state_reg[0]_1\ => controller_n_33,
      \FSM_sequential_pr_state_reg[0]_2\ => controller_n_34,
      \FSM_sequential_pr_state_reg[0]_3\ => InstructionRegister_n_61,
      \FSM_sequential_pr_state_reg[0]_4\ => InstructionRegister_n_67,
      \FSM_sequential_pr_state_reg[1]_0\ => InstructionRegister_n_44,
      \FSM_sequential_pr_state_reg[1]_1\ => InstructionRegister_n_50,
      \FSM_sequential_pr_state_reg[1]_2\ => InstructionRegister_n_60,
      \FSM_sequential_pr_state_reg[2]_0\ => controller_n_6,
      \FSM_sequential_pr_state_reg[2]_1\ => InstructionRegister_n_39,
      \FSM_sequential_pr_state_reg[2]_2\ => InstructionRegister_n_52,
      \FSM_sequential_pr_state_reg[3]_0\ => controller_n_10,
      \FSM_sequential_pr_state_reg[3]_1\(1 downto 0) => MemtoReg(2 downto 1),
      \FSM_sequential_pr_state_reg[3]_2\ => InstructionRegister_n_57,
      HighRegOut(31 downto 0) => HighRegOut(31 downto 0),
      IRWrite => IRWrite,
      IorD => IorD,
      IorD_reg_0 => InstructionRegister_n_58,
      MemRegWrite => MemRegWrite,
      MemWrite => MemWrite,
      MemoryDataOut(16 downto 2) => \^memorydataout\(30 downto 16),
      MemoryDataOut(1 downto 0) => \^memorydataout\(1 downto 0),
      \MemtoReg_reg[2]_0\ => InstructionRegister_n_63,
      \MemtoReg_reg[2]_1\ => InstructionRegister_n_41,
      \MemtoReg_reg[2]_2\ => InstructionRegister_n_42,
      MultDone => MultDone,
      MultReset => MultReset,
      \PCIn_reg[10]_i_1_0\ => regA_n_90,
      \PCIn_reg[12]_i_1_0\ => regA_n_88,
      \PCIn_reg[12]_i_9\ => InstructionRegister_n_69,
      \PCIn_reg[14]_i_1_0\ => regA_n_86,
      \PCIn_reg[16]_i_1_0\ => regA_n_84,
      \PCIn_reg[18]_i_1_0\ => regA_n_82,
      \PCIn_reg[19]_i_1_0\(2) => \ALUComponent/L_4\(19),
      \PCIn_reg[19]_i_1_0\(1 downto 0) => \ALUComponent/L_4\(17 downto 16),
      \PCIn_reg[20]_i_1_0\ => regA_n_80,
      \PCIn_reg[22]_i_1_0\ => regA_n_78,
      \PCIn_reg[24]_i_1_0\ => regA_n_76,
      \PCIn_reg[26]_i_1_0\ => regA_n_74,
      \PCIn_reg[28]_i_1_0\ => regA_n_72,
      \PCIn_reg[2]_i_1_0\ => regA_n_98,
      \PCIn_reg[2]_i_5\(1) => InstructionRegister_n_46,
      \PCIn_reg[2]_i_5\(0) => InstructionRegister_n_47,
      \PCIn_reg[2]_i_5_0\(0) => InstructionRegister_n_54,
      \PCIn_reg[30]_i_1_0\(10 downto 9) => \ALUComponent/R_4\(30 downto 29),
      \PCIn_reg[30]_i_1_0\(8 downto 7) => \ALUComponent/R_4\(27 downto 26),
      \PCIn_reg[30]_i_1_0\(6 downto 4) => \ALUComponent/R_4\(23 downto 21),
      \PCIn_reg[30]_i_1_0\(3) => \ALUComponent/R_4\(15),
      \PCIn_reg[30]_i_1_0\(2 downto 0) => \ALUComponent/R_4\(7 downto 5),
      \PCIn_reg[30]_i_1_1\ => regA_n_70,
      \PCIn_reg[4]_i_1_0\ => regA_n_96,
      \PCIn_reg[6]_i_1_0\ => regA_n_94,
      \PCIn_reg[8]_i_1_0\ => regA_n_92,
      PCOut(31 downto 0) => PCOut(31 downto 0),
      PCWrite => PCWrite,
      PCWriteCond => PCWriteCond,
      PCWrite_reg_0 => InstructionRegister_n_70,
      PCWrite_reg_1 => InstructionRegister_n_71,
      PCWrite_reg_2 => InstructionRegister_n_62,
      Q(3 downto 0) => pr_state(3 downto 0),
      RegDst => RegDst,
      RegDst_reg_0 => InstructionRegister_n_66,
      RegWrite => RegWrite,
      Reset => Reset,
      SHAMT(4 downto 0) => SHAMT(4 downto 0),
      SHAMTSel => SHAMTSel,
      SHAMTSel_reg_0 => InstructionRegister_n_56,
      SHAMTSel_reg_1 => InstructionRegister_n_48,
      WrCLO => WrCLO,
      WrLOW => WrLOW,
      Wr_B => Wr_B,
      datIn(31) => controller_n_205,
      datIn(30) => controller_n_206,
      datIn(29) => controller_n_207,
      datIn(28) => controller_n_208,
      datIn(27) => controller_n_209,
      datIn(26) => controller_n_210,
      datIn(25) => controller_n_211,
      datIn(24) => controller_n_212,
      datIn(23) => controller_n_213,
      datIn(22) => controller_n_214,
      datIn(21) => controller_n_215,
      datIn(20) => controller_n_216,
      datIn(19) => controller_n_217,
      datIn(18) => controller_n_218,
      datIn(17) => controller_n_219,
      datIn(16) => controller_n_220,
      datIn(15) => controller_n_221,
      datIn(14) => controller_n_222,
      datIn(13) => controller_n_223,
      datIn(12) => controller_n_224,
      datIn(11) => controller_n_225,
      datIn(10) => controller_n_226,
      datIn(9) => controller_n_227,
      datIn(8) => controller_n_228,
      datIn(7) => controller_n_229,
      datIn(6) => controller_n_230,
      datIn(5) => controller_n_231,
      datIn(4) => controller_n_232,
      datIn(3) => controller_n_233,
      datIn(2) => controller_n_234,
      datIn(1) => controller_n_235,
      datIn(0) => controller_n_236,
      data0(15 downto 0) => data0(15 downto 0),
      data1(15 downto 0) => data1(15 downto 0),
      ld => ld,
      p_1_in(4 downto 0) => p_1_in(4 downto 0),
      \p_1_in__0\(29 downto 0) => \p_1_in__0\(31 downto 2),
      \^q\ => q,
      \q_i_2__7_0\(1 downto 0) => \ALUComponent/R_2\(30 downto 29),
      \q_i_3__65_0\ => InstructionRegister_n_40,
      \q_i_3__65_1\ => InstructionRegister_n_53,
      \q_i_4__17_0\(2) => InstructionRegister_n_36,
      \q_i_4__17_0\(1) => InstructionRegister_n_37,
      \q_i_4__17_0\(0) => InstructionRegister_n_38,
      \q_i_4__17_1\(0) => InstructionRegister_n_49,
      q_reg(4) => \ALUComponent/L_1\(12),
      q_reg(3) => \ALUComponent/L_1\(8),
      q_reg(2 downto 0) => \ALUComponent/L_1\(4 downto 2),
      q_reg_0 => controller_n_27,
      q_reg_1 => controller_n_28,
      q_reg_10(9 downto 0) => \ALUComponent/R_1\(31 downto 22),
      q_reg_100(3) => regA_n_109,
      q_reg_100(2) => regA_n_110,
      q_reg_100(1) => regA_n_111,
      q_reg_100(0) => regA_n_112,
      q_reg_101(3) => regA_n_113,
      q_reg_101(2) => regA_n_114,
      q_reg_101(1) => regA_n_115,
      q_reg_101(0) => regA_n_116,
      q_reg_102(3) => regA_n_117,
      q_reg_102(2) => regA_n_118,
      q_reg_102(1) => regA_n_119,
      q_reg_102(0) => regA_n_120,
      q_reg_103(3) => regA_n_121,
      q_reg_103(2) => regA_n_122,
      q_reg_103(1) => regA_n_123,
      q_reg_103(0) => regA_n_124,
      q_reg_104(3) => regA_n_125,
      q_reg_104(2) => regA_n_126,
      q_reg_104(1) => regA_n_127,
      q_reg_104(0) => regA_n_128,
      q_reg_105(3) => regA_n_129,
      q_reg_105(2) => regA_n_130,
      q_reg_105(1) => regA_n_131,
      q_reg_105(0) => regA_n_132,
      q_reg_106 => InstructionRegister_n_81,
      q_reg_107 => InstructionRegister_n_97,
      q_reg_108 => InstructionRegister_n_73,
      q_reg_109 => InstructionRegister_n_89,
      q_reg_11(2 downto 0) => \ALUComponent/R_0\(30 downto 28),
      q_reg_110 => InstructionRegister_n_77,
      q_reg_111 => InstructionRegister_n_93,
      q_reg_112 => PCReg_n_37,
      q_reg_113 => InstructionRegister_n_85,
      q_reg_114 => regA_n_58,
      q_reg_115 => InstructionRegister_n_79,
      q_reg_116 => InstructionRegister_n_95,
      q_reg_117 => regA_n_62,
      q_reg_118 => PCReg_n_39,
      q_reg_119 => regA_n_66,
      q_reg_12 => controller_n_129,
      q_reg_120 => InstructionRegister_n_87,
      q_reg_121 => regA_n_67,
      q_reg_122 => InstructionRegister_n_75,
      q_reg_123 => InstructionRegister_n_91,
      q_reg_124 => InstructionRegister_n_82,
      q_reg_125 => regA_n_68,
      q_reg_126 => InstructionRegister_n_74,
      q_reg_127 => InstructionRegister_n_90,
      q_reg_128 => InstructionRegister_n_78,
      q_reg_129 => InstructionRegister_n_94,
      q_reg_13 => controller_n_130,
      q_reg_130 => PCReg_n_38,
      q_reg_131 => InstructionRegister_n_86,
      q_reg_132 => InstructionRegister_n_80,
      q_reg_133 => InstructionRegister_n_96,
      q_reg_134 => InstructionRegister_n_72,
      q_reg_135 => InstructionRegister_n_88,
      q_reg_136 => InstructionRegister_n_76,
      q_reg_137 => InstructionRegister_n_92,
      q_reg_138 => PCReg_n_36,
      q_reg_139 => InstructionRegister_n_84,
      q_reg_14 => controller_n_131,
      q_reg_140 => InstructionRegister_n_83,
      q_reg_141 => InstructionRegister_n_15,
      q_reg_142 => InstructionRegister_n_13,
      q_reg_143 => InstructionRegister_n_3,
      q_reg_144 => InstructionRegister_n_1,
      q_reg_145 => InstructionRegister_n_4,
      q_reg_146 => InstructionRegister_n_2,
      q_reg_147 => InstructionRegister_n_5,
      q_reg_148 => InstructionRegister_n_11,
      q_reg_149 => InstructionRegister_n_12,
      q_reg_15 => controller_n_132,
      q_reg_150 => InstructionRegister_n_14,
      q_reg_151 => InstructionRegister_n_0,
      q_reg_152 => cloreg_n_1,
      q_reg_153 => cloreg_n_2,
      q_reg_154 => cloreg_n_3,
      q_reg_155 => cloreg_n_4,
      q_reg_156 => cloreg_n_5,
      q_reg_157 => LOWReg_n_8,
      q_reg_158 => LOWReg_n_9,
      q_reg_159 => LOWReg_n_10,
      q_reg_16 => controller_n_133,
      q_reg_160 => LOWReg_n_11,
      q_reg_161 => LOWReg_n_12,
      q_reg_162 => LOWReg_n_13,
      q_reg_163 => LOWReg_n_14,
      q_reg_164 => LOWReg_n_15,
      q_reg_165 => LOWReg_n_16,
      q_reg_166 => LOWReg_n_17,
      q_reg_167 => LOWReg_n_18,
      q_reg_168 => LOWReg_n_19,
      q_reg_169 => LOWReg_n_20,
      q_reg_17 => controller_n_134,
      q_reg_170 => LOWReg_n_21,
      q_reg_171 => LOWReg_n_22,
      q_reg_172 => LOWReg_n_23,
      q_reg_173 => LOWReg_n_24,
      q_reg_174 => LOWReg_n_25,
      q_reg_175 => LOWReg_n_26,
      q_reg_176 => LOWReg_n_27,
      q_reg_177 => LOWReg_n_28,
      q_reg_178 => LOWReg_n_29,
      q_reg_179 => LOWReg_n_30,
      q_reg_18 => controller_n_135,
      q_reg_180 => LOWReg_n_31,
      q_reg_181 => ALUOutReg_n_64,
      q_reg_182 => LOWReg_n_0,
      q_reg_183 => LOWReg_n_1,
      q_reg_184 => LOWReg_n_2,
      q_reg_185 => LOWReg_n_3,
      q_reg_186 => LOWReg_n_4,
      q_reg_187 => LOWReg_n_5,
      q_reg_188 => LOWReg_n_6,
      q_reg_189 => LOWReg_n_7,
      q_reg_19 => controller_n_136,
      q_reg_190(1) => InstructionRegister_n_64,
      q_reg_190(0) => InstructionRegister_n_65,
      q_reg_191(3) => InstructionRegister_n_32,
      q_reg_191(2) => InstructionRegister_n_33,
      q_reg_191(1) => InstructionRegister_n_34,
      q_reg_191(0) => InstructionRegister_n_35,
      q_reg_192(0) => InstructionRegister_n_51,
      q_reg_2 => controller_n_29,
      q_reg_20 => controller_n_137,
      q_reg_21 => controller_n_138,
      q_reg_22 => controller_n_139,
      q_reg_23 => controller_n_140,
      q_reg_24 => controller_n_141,
      q_reg_25 => controller_n_142,
      q_reg_26 => controller_n_143,
      q_reg_27 => controller_n_144,
      q_reg_28 => controller_n_145,
      q_reg_29 => controller_n_146,
      q_reg_3 => controller_n_30,
      q_reg_30 => controller_n_147,
      q_reg_31 => controller_n_148,
      q_reg_32 => controller_n_149,
      q_reg_33 => controller_n_150,
      q_reg_34 => controller_n_151,
      q_reg_35 => controller_n_152,
      q_reg_36 => controller_n_153,
      q_reg_37 => controller_n_154,
      q_reg_38 => controller_n_155,
      q_reg_39 => controller_n_156,
      q_reg_4(1) => \ALUComponent/L_0\(4),
      q_reg_4(0) => \ALUComponent/L_0\(2),
      q_reg_40(10) => \ALUComponent/L_2\(28),
      q_reg_40(9 downto 8) => \ALUComponent/L_2\(25 downto 24),
      q_reg_40(7 downto 6) => \ALUComponent/L_2\(20 downto 19),
      q_reg_40(5 downto 4) => \ALUComponent/L_2\(17 downto 16),
      q_reg_40(3 downto 2) => \ALUComponent/L_2\(12 downto 11),
      q_reg_40(1 downto 0) => \ALUComponent/L_2\(9 downto 8),
      q_reg_41 => controller_n_168,
      q_reg_42 => controller_n_170,
      q_reg_43(0) => PCSource(1),
      q_reg_44 => Mult_n_66,
      q_reg_45 => InstructionRegister_n_45,
      q_reg_46 => InstructionRegister_n_43,
      q_reg_47 => InstructionRegister_n_55,
      q_reg_48(1) => \ALUComponent/ShiftR\(28),
      q_reg_48(0) => \ALUComponent/ShiftR\(12),
      q_reg_49(2) => \ALUComponent/R_3\(31),
      q_reg_49(1 downto 0) => \ALUComponent/R_3\(23 downto 22),
      q_reg_5(2) => ALUOp(3),
      q_reg_5(1 downto 0) => ALUOp(1 downto 0),
      q_reg_50 => regA_n_40,
      q_reg_51(0) => \ALUComponent/L_3\(8),
      q_reg_52 => regA_n_39,
      q_reg_53 => regA_n_32,
      q_reg_54 => regA_n_38,
      q_reg_55 => \^memorydataout\(31),
      q_reg_56 => regA_n_41,
      q_reg_57 => regA_n_5,
      q_reg_58 => regA_n_6,
      q_reg_59 => regA_n_7,
      q_reg_6 => controller_n_102,
      q_reg_60 => regA_n_8,
      q_reg_61 => regA_n_9,
      q_reg_62 => regA_n_10,
      q_reg_63 => regA_n_11,
      q_reg_64 => regA_n_12,
      q_reg_65 => regA_n_13,
      q_reg_66 => regA_n_14,
      q_reg_67 => regA_n_15,
      q_reg_68 => regA_n_16,
      q_reg_69 => regA_n_17,
      q_reg_7(0) => \ALUComponent/R_3\(12),
      q_reg_70 => regA_n_18,
      q_reg_71 => regA_n_19,
      q_reg_72 => regA_n_20,
      q_reg_73 => regA_n_21,
      q_reg_74 => regA_n_22,
      q_reg_75 => regA_n_23,
      q_reg_76 => regA_n_24,
      q_reg_77 => regA_n_25,
      q_reg_78 => regA_n_26,
      q_reg_79 => regA_n_27,
      q_reg_8(0) => \ALUComponent/L_3\(28),
      q_reg_80 => regA_n_28,
      q_reg_81 => regA_n_29,
      q_reg_82 => regA_n_30,
      q_reg_83 => regA_n_69,
      q_reg_84 => regA_n_31,
      q_reg_85 => \^memorydataout\(2),
      q_reg_86 => \^memorydataout\(3),
      q_reg_87 => \^memorydataout\(4),
      q_reg_88 => \^memorydataout\(5),
      q_reg_89 => \^memorydataout\(6),
      q_reg_9(10 downto 7) => \ALUComponent/R_2\(23 downto 20),
      q_reg_9(6 downto 3) => \ALUComponent/R_2\(15 downto 12),
      q_reg_9(2 downto 0) => \ALUComponent/R_2\(7 downto 5),
      q_reg_90 => \^memorydataout\(7),
      q_reg_91 => \^memorydataout\(8),
      q_reg_92 => \^memorydataout\(9),
      q_reg_93 => \^memorydataout\(10),
      q_reg_94 => \^memorydataout\(11),
      q_reg_95 => \^memorydataout\(12),
      q_reg_96 => \^memorydataout\(13),
      q_reg_97 => \^memorydataout\(14),
      q_reg_98 => \^memorydataout\(15),
      q_reg_99(3) => regA_n_105,
      q_reg_99(2) => regA_n_106,
      q_reg_99(1) => regA_n_107,
      q_reg_99(0) => regA_n_108,
      q_reg_i_15_0 => regA_n_91,
      q_reg_i_15_1 => regA_n_89,
      q_reg_i_15_2 => regA_n_87,
      q_reg_i_15_3 => regA_n_85,
      q_reg_i_24_0 => regA_n_99,
      q_reg_i_24_1 => regA_n_97,
      q_reg_i_24_2 => regA_n_95,
      q_reg_i_24_3 => regA_n_93,
      \q_reg_i_5__63_0\ => regA_n_75,
      \q_reg_i_5__63_1\ => regA_n_73,
      \q_reg_i_5__63_2\ => regA_n_71,
      q_reg_i_6_0 => regA_n_83,
      q_reg_i_6_1 => regA_n_81,
      q_reg_i_6_2 => regA_n_79,
      q_reg_i_6_3 => regA_n_77
    );
regA: entity work.Lab_4_CPU_0_0_Reg_6
     port map (
      A(4 downto 0) => A(4 downto 0),
      ALUSrcA => ALUSrcA,
      ArithR(4) => \ALUComponent/ArithR\(28),
      ArithR(3 downto 2) => \ALUComponent/ArithR\(25 downto 24),
      ArithR(1) => \ALUComponent/ArithR\(20),
      ArithR(0) => \ALUComponent/ArithR\(12),
      Clock => Clock,
      DI(3) => regA_n_101,
      DI(2) => regA_n_102,
      DI(1) => regA_n_103,
      DI(0) => regA_n_104,
      DataIn(31 downto 0) => DataIn(31 downto 0),
      PCEn_i_5 => regA_n_58,
      PCEn_i_6 => regA_n_67,
      PCEn_i_6_0 => regA_n_68,
      PCEn_i_8 => regA_n_62,
      \PCIn_reg[12]_i_1\(2) => ALUOp(3),
      \PCIn_reg[12]_i_1\(1 downto 0) => ALUOp(1 downto 0),
      \PCIn_reg[17]_i_7\ => controller_n_27,
      \PCIn_reg[20]_i_7\ => controller_n_28,
      \PCIn_reg[20]_i_7_0\(1) => \ALUComponent/L_0\(4),
      \PCIn_reg[20]_i_7_0\(0) => \ALUComponent/L_0\(2),
      \PCIn_reg[27]_i_3\(9 downto 0) => \ALUComponent/R_1\(31 downto 22),
      \PCIn_reg[28]_i_3\(10) => \ALUComponent/L_2\(28),
      \PCIn_reg[28]_i_3\(9 downto 8) => \ALUComponent/L_2\(25 downto 24),
      \PCIn_reg[28]_i_3\(7 downto 6) => \ALUComponent/L_2\(20 downto 19),
      \PCIn_reg[28]_i_3\(5 downto 4) => \ALUComponent/L_2\(17 downto 16),
      \PCIn_reg[28]_i_3\(3 downto 2) => \ALUComponent/L_2\(12 downto 11),
      \PCIn_reg[28]_i_3\(1 downto 0) => \ALUComponent/L_2\(9 downto 8),
      \PCIn_reg[7]_i_3\(10 downto 7) => \ALUComponent/R_2\(23 downto 20),
      \PCIn_reg[7]_i_3\(6 downto 3) => \ALUComponent/R_2\(15 downto 12),
      \PCIn_reg[7]_i_3\(2 downto 0) => \ALUComponent/R_2\(7 downto 5),
      PCOut(31 downto 0) => PCOut(31 downto 0),
      Reset => Reset,
      SHAMT(4 downto 0) => SHAMT(4 downto 0),
      SHAMTSel => SHAMTSel,
      Wr_B => Wr_B,
      p_1_in(4 downto 0) => p_1_in(4 downto 0),
      \q_i_2__12\(4) => \ALUComponent/L_1\(12),
      \q_i_2__12\(3) => \ALUComponent/L_1\(8),
      \q_i_2__12\(2 downto 0) => \ALUComponent/L_1\(4 downto 2),
      \q_i_2__12_0\ => controller_n_102,
      \q_i_2__12_1\(2 downto 0) => \ALUComponent/R_0\(30 downto 28),
      \q_i_4__5\ => controller_n_129,
      \q_i_4__5_0\ => controller_n_130,
      q_reg => regA_n_5,
      q_reg_0 => regA_n_6,
      q_reg_1 => regA_n_7,
      q_reg_10 => regA_n_16,
      q_reg_11 => regA_n_17,
      q_reg_12 => regA_n_18,
      q_reg_13 => regA_n_19,
      q_reg_14 => regA_n_20,
      q_reg_15 => regA_n_21,
      q_reg_16 => regA_n_22,
      q_reg_17 => regA_n_23,
      q_reg_18 => regA_n_24,
      q_reg_19 => regA_n_25,
      q_reg_2 => regA_n_8,
      q_reg_20 => regA_n_26,
      q_reg_21 => regA_n_27,
      q_reg_22 => regA_n_28,
      q_reg_23 => regA_n_29,
      q_reg_24 => regA_n_30,
      q_reg_25 => regA_n_31,
      q_reg_26 => regA_n_32,
      q_reg_27 => regA_n_38,
      q_reg_28 => regA_n_39,
      q_reg_29 => regA_n_40,
      q_reg_3 => regA_n_9,
      q_reg_30 => regA_n_41,
      q_reg_31(10 downto 9) => \ALUComponent/R_4\(30 downto 29),
      q_reg_31(8 downto 7) => \ALUComponent/R_4\(27 downto 26),
      q_reg_31(6 downto 4) => \ALUComponent/R_4\(23 downto 21),
      q_reg_31(3) => \ALUComponent/R_4\(15),
      q_reg_31(2 downto 0) => \ALUComponent/R_4\(7 downto 5),
      q_reg_32(1 downto 0) => \ALUComponent/R_2\(30 downto 29),
      q_reg_33(2) => \ALUComponent/R_3\(31),
      q_reg_33(1 downto 0) => \ALUComponent/R_3\(23 downto 22),
      q_reg_34(2) => \ALUComponent/L_4\(19),
      q_reg_34(1 downto 0) => \ALUComponent/L_4\(17 downto 16),
      q_reg_35(1) => \ALUComponent/ShiftR\(28),
      q_reg_35(0) => \ALUComponent/ShiftR\(12),
      q_reg_36(0) => \ALUComponent/L_3\(8),
      q_reg_37 => regA_n_66,
      q_reg_38 => regA_n_69,
      q_reg_39 => regA_n_70,
      q_reg_4 => regA_n_10,
      q_reg_40 => regA_n_71,
      q_reg_41 => regA_n_72,
      q_reg_42 => regA_n_73,
      q_reg_43 => regA_n_74,
      q_reg_44 => regA_n_75,
      q_reg_45 => regA_n_76,
      q_reg_46 => regA_n_77,
      q_reg_47 => regA_n_78,
      q_reg_48 => regA_n_79,
      q_reg_49 => regA_n_80,
      q_reg_5 => regA_n_11,
      q_reg_50 => regA_n_81,
      q_reg_51 => regA_n_82,
      q_reg_52 => regA_n_83,
      q_reg_53 => regA_n_84,
      q_reg_54 => regA_n_85,
      q_reg_55 => regA_n_86,
      q_reg_56 => regA_n_87,
      q_reg_57 => regA_n_88,
      q_reg_58 => regA_n_89,
      q_reg_59 => regA_n_90,
      q_reg_6 => regA_n_12,
      q_reg_60 => regA_n_91,
      q_reg_61 => regA_n_92,
      q_reg_62 => regA_n_93,
      q_reg_63 => regA_n_94,
      q_reg_64 => regA_n_95,
      q_reg_65 => regA_n_96,
      q_reg_66 => regA_n_97,
      q_reg_67 => regA_n_98,
      q_reg_68 => regA_n_99,
      q_reg_69 => regA_n_100,
      q_reg_7 => regA_n_13,
      q_reg_70(3) => regA_n_105,
      q_reg_70(2) => regA_n_106,
      q_reg_70(1) => regA_n_107,
      q_reg_70(0) => regA_n_108,
      q_reg_71(3) => regA_n_109,
      q_reg_71(2) => regA_n_110,
      q_reg_71(1) => regA_n_111,
      q_reg_71(0) => regA_n_112,
      q_reg_72(3) => regA_n_113,
      q_reg_72(2) => regA_n_114,
      q_reg_72(1) => regA_n_115,
      q_reg_72(0) => regA_n_116,
      q_reg_73(3) => regA_n_117,
      q_reg_73(2) => regA_n_118,
      q_reg_73(1) => regA_n_119,
      q_reg_73(0) => regA_n_120,
      q_reg_74(3) => regA_n_121,
      q_reg_74(2) => regA_n_122,
      q_reg_74(1) => regA_n_123,
      q_reg_74(0) => regA_n_124,
      q_reg_75(3) => regA_n_125,
      q_reg_75(2) => regA_n_126,
      q_reg_75(1) => regA_n_127,
      q_reg_75(0) => regA_n_128,
      q_reg_76(3) => regA_n_129,
      q_reg_76(2) => regA_n_130,
      q_reg_76(1) => regA_n_131,
      q_reg_76(0) => regA_n_132,
      q_reg_77(0) => \ALUComponent/L_3\(28),
      q_reg_78(0) => \ALUComponent/R_3\(12),
      q_reg_8 => regA_n_14,
      q_reg_9 => regA_n_15
    );
regB: entity work.Lab_4_CPU_0_0_Reg_7
     port map (
      Clock => Clock,
      MemoryDataOut(31 downto 0) => \^memorydataout\(31 downto 0),
      Reset => Reset,
      Wr_B => Wr_B,
      r2Out(31 downto 0) => r2Out(31 downto 0)
    );
regFile: entity work.Lab_4_CPU_0_0_RegisterFile
     port map (
      CLOResult(5 downto 0) => CLOResult(5 downto 0),
      Clock => Clock,
      DataIn(31 downto 0) => DataIn(31 downto 0),
      Reset => Reset,
      datIn(31) => controller_n_205,
      datIn(30) => controller_n_206,
      datIn(29) => controller_n_207,
      datIn(28) => controller_n_208,
      datIn(27) => controller_n_209,
      datIn(26) => controller_n_210,
      datIn(25) => controller_n_211,
      datIn(24) => controller_n_212,
      datIn(23) => controller_n_213,
      datIn(22) => controller_n_214,
      datIn(21) => controller_n_215,
      datIn(20) => controller_n_216,
      datIn(19) => controller_n_217,
      datIn(18) => controller_n_218,
      datIn(17) => controller_n_219,
      datIn(16) => controller_n_220,
      datIn(15) => controller_n_221,
      datIn(14) => controller_n_222,
      datIn(13) => controller_n_223,
      datIn(12) => controller_n_224,
      datIn(11) => controller_n_225,
      datIn(10) => controller_n_226,
      datIn(9) => controller_n_227,
      datIn(8) => controller_n_228,
      datIn(7) => controller_n_229,
      datIn(6) => controller_n_230,
      datIn(5) => controller_n_231,
      datIn(4) => controller_n_232,
      datIn(3) => controller_n_233,
      datIn(2) => controller_n_234,
      datIn(1) => controller_n_235,
      datIn(0) => controller_n_236,
      \q_reg_i_4__15\ => InstructionRegister_n_31,
      \q_reg_i_4__15_0\ => InstructionRegister_n_30,
      \q_reg_i_4__31\ => InstructionRegister_n_29,
      \q_reg_i_4__31_0\ => InstructionRegister_n_27,
      \q_reg_i_4__41\ => InstructionRegister_n_26,
      \q_reg_i_4__42\ => InstructionRegister_n_28,
      r1(4 downto 0) => r1(4 downto 0),
      r2(4 downto 0) => r2(4 downto 0),
      r2Out(31 downto 0) => r2Out(31 downto 0),
      \writeRd[0].writeReg_reg\(0) => \writeRd[0].writeReg_reg\,
      \writeRd[10].writeReg_reg\(10) => \writeRd[10].writeReg_reg\,
      \writeRd[11].writeReg_reg\(11) => \writeRd[11].writeReg_reg\,
      \writeRd[12].writeReg_reg\(12) => \writeRd[12].writeReg_reg\,
      \writeRd[13].writeReg_reg\(13) => \writeRd[13].writeReg_reg\,
      \writeRd[14].writeReg_reg\(14) => \writeRd[14].writeReg_reg\,
      \writeRd[15].writeReg_reg\(15) => \writeRd[15].writeReg_reg\,
      \writeRd[16].writeReg_reg\(16) => \writeRd[16].writeReg_reg\,
      \writeRd[17].writeReg_reg\(17) => \writeRd[17].writeReg_reg\,
      \writeRd[18].writeReg_reg\(18) => \writeRd[18].writeReg_reg\,
      \writeRd[19].writeReg_reg\(19) => \writeRd[19].writeReg_reg\,
      \writeRd[1].writeReg_reg\(1) => en,
      \writeRd[20].writeReg_reg\(20) => \writeRd[20].writeReg_reg\,
      \writeRd[21].writeReg_reg\(21) => \writeRd[21].writeReg_reg\,
      \writeRd[22].writeReg_reg\(22) => \writeRd[22].writeReg_reg\,
      \writeRd[23].writeReg_reg\(23) => \writeRd[23].writeReg_reg\,
      \writeRd[24].writeReg_reg\(24) => \writeRd[24].writeReg_reg\,
      \writeRd[25].writeReg_reg\(25) => \writeRd[25].writeReg_reg\,
      \writeRd[26].writeReg_reg\(26) => \writeRd[26].writeReg_reg\,
      \writeRd[27].writeReg_reg\(27) => \writeRd[27].writeReg_reg\,
      \writeRd[28].writeReg_reg\(28) => \writeRd[28].writeReg_reg\,
      \writeRd[29].writeReg_reg\(29) => \writeRd[29].writeReg_reg\,
      \writeRd[2].writeReg_reg\(2) => \writeRd[2].writeReg_reg\,
      \writeRd[30].writeReg_reg\(30) => \writeRd[30].writeReg_reg\,
      \writeRd[31].writeReg_reg\(31) => \writeRd[31].writeReg_reg\,
      \writeRd[3].writeReg_reg\(3) => \writeRd[3].writeReg_reg\,
      \writeRd[4].writeReg_reg\(4) => \writeRd[4].writeReg_reg\,
      \writeRd[5].writeReg_reg\(5) => \writeRd[5].writeReg_reg\,
      \writeRd[6].writeReg_reg\(6) => \writeRd[6].writeReg_reg\,
      \writeRd[7].writeReg_reg\(7) => \writeRd[7].writeReg_reg\,
      \writeRd[8].writeReg_reg\(8) => \writeRd[8].writeReg_reg\,
      \writeRd[9].writeReg_reg\(9) => \writeRd[9].writeReg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_CPU_0_0 is
  port (
    Reset : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MemoryDataOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MemWrite : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Lab_4_CPU_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Lab_4_CPU_0_0 : entity is "Lab_4_CPU_0_0,CPU,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Lab_4_CPU_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of Lab_4_CPU_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of Lab_4_CPU_0_0 : entity is "CPU,Vivado 2018.3";
end Lab_4_CPU_0_0;

architecture STRUCTURE of Lab_4_CPU_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of Clock : signal is "xilinx.com:signal:clock:1.0 Clock CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clock : signal is "XIL_INTERFACENAME Clock, ASSOCIATED_RESET Reset, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN Lab_4_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 Reset RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME Reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.Lab_4_CPU_0_0_CPU
     port map (
      Clock => Clock,
      MemWrite => MemWrite,
      MemoryAddress(31 downto 0) => MemoryAddress(31 downto 0),
      MemoryDataIn(31 downto 0) => MemoryDataIn(31 downto 0),
      MemoryDataOut(31 downto 0) => MemoryDataOut(31 downto 0),
      Reset => Reset
    );
end STRUCTURE;
