[INFO]: Run Directory: /openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00
[WARNING]: The variable name DESIGN_IS_CORE was renamed to FP_PDN_MULTILAYER. Update your configuration file.
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 738.76 and height 1226.72.
[INFO]: Running IO Placement (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/floorplan/4-io.log)...
[INFO]: Running Global Placement (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/4-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/6-gpl_sta.log)...
[INFO]: Running basic macro placement (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/7-basic_mp.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/floorplan/8-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/floorplan/9-pdn.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/9-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/11-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/12-io.log)...
[INFO]: Running Global Placement (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/12-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/14-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/15-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/16-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/placement/17-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/cts/18-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/cts/19-cts_sta.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/routing/20-resizer_design.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/resizer_routing_design.tcl
[ERROR]: Log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/logs/routing/20-resizer_design.log
[ERROR]: Last 10 lines:
[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0103] Extra Run for hard benchmark.
[INFO GRT-0197] Via related to pin nodes: 2650
[INFO GRT-0198] Via related Steiner nodes: 73
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 5464
[INFO GRT-0112] Final usage 3D: 38033
[ERROR GRT-0119] Routing congestion too high. Check the congestion heatmap in the GUI and load /openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/tmp/routing/resizer-routing-design-congestion.rpt in the DRC viewer.
Error: resizer_routing_design.tcl, 46 GRT-0119
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged at 'designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.33.00/issue_reproducible'.
