$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 @! clk $end
  $var wire 1 A! reset $end
  $var wire 32 B! WriteData [31:0] $end
  $var wire 32 C! DataAdr [31:0] $end
  $var wire 1 D! MemWrite $end
  $scope module rv32i $end
   $var wire 1 @! clk $end
   $var wire 1 A! reset $end
   $var wire 32 B! WriteData [31:0] $end
   $var wire 32 C! DataAdr [31:0] $end
   $var wire 1 D! MemWrite $end
   $var wire 32 5! PC [31:0] $end
   $var wire 32 6! Instr [31:0] $end
   $var wire 32 # ReadData [31:0] $end
   $var wire 32 $ mask [31:0] $end
   $scope module dmem $end
    $var wire 1 @! clk $end
    $var wire 1 D! we $end
    $var wire 32 C! a [31:0] $end
    $var wire 32 B! wd [31:0] $end
    $var wire 32 $ write_mask [31:0] $end
    $var wire 32 # rd [31:0] $end
    $scope module unnamedblk1 $end
     $var wire 32 E! masked_data [31:0] $end
    $upscope $end
   $upscope $end
   $scope module imem $end
    $var wire 32 5! a [31:0] $end
    $var wire 32 6! rd [31:0] $end
   $upscope $end
   $scope module rv $end
    $var wire 1 @! clk $end
    $var wire 1 A! reset $end
    $var wire 32 5! PCF [31:0] $end
    $var wire 32 6! Instr [31:0] $end
    $var wire 1 D! MemWrite $end
    $var wire 32 C! ALUResultM [31:0] $end
    $var wire 32 B! WriteData [31:0] $end
    $var wire 32 $ mask [31:0] $end
    $var wire 32 # ReadData [31:0] $end
    $var wire 1 % ALUSrcE $end
    $var wire 1 & RegWriteW $end
    $var wire 1 ' RegWriteM $end
    $var wire 1 ( Zero $end
    $var wire 1 9! stallD $end
    $var wire 1 :! stallF $end
    $var wire 1 7! FlushD $end
    $var wire 1 ;! FlushE $end
    $var wire 1 ) ResultSrcE0 $end
    $var wire 1 * loadW $end
    $var wire 1 + less $end
    $var wire 1 , jarlW $end
    $var wire 1 7! PCSrcE $end
    $var wire 2 - ResultSrcW [1:0] $end
    $var wire 3 Z ImmSrcD [2:0] $end
    $var wire 4 . ALUControlE [3:0] $end
    $var wire 2 / SDypeSecM [1:0] $end
    $var wire 2 0 ForWordAE [1:0] $end
    $var wire 2 1 ForWordBE [1:0] $end
    $var wire 5 2 RdW [4:0] $end
    $var wire 5 3 RdM [4:0] $end
    $var wire 5 4 RdE [4:0] $end
    $var wire 5 [ Rs1D [4:0] $end
    $var wire 5 \ Rs2D [4:0] $end
    $var wire 5 5 Rs1E [4:0] $end
    $var wire 5 6 Rs2E [4:0] $end
    $var wire 32 ] InstrD [31:0] $end
    $scope module c $end
     $var wire 1 @! clk $end
     $var wire 1 A! reset $end
     $var wire 7 ^ op [6:0] $end
     $var wire 3 _ funct3 [2:0] $end
     $var wire 1 ` funct7b5 $end
     $var wire 1 ( ZeroE $end
     $var wire 1 + l $end
     $var wire 1 ) ResultSrcE0 $end
     $var wire 2 - ResultSrcW [1:0] $end
     $var wire 1 D! MemWriteM $end
     $var wire 1 7! PCSrcE $end
     $var wire 1 % ALUSrcE $end
     $var wire 1 * loadW $end
     $var wire 1 , jarlW $end
     $var wire 1 & RegWriteW $end
     $var wire 1 ' RegWriteM $end
     $var wire 3 Z ImmSrcD [2:0] $end
     $var wire 4 . ALUControlE [3:0] $end
     $var wire 2 / SDypeSecM [1:0] $end
     $var wire 1 ;! FlushE $end
     $var wire 2 a ALUOp [1:0] $end
     $var wire 2 b ResultSrcD [1:0] $end
     $var wire 2 7 ResultSrcE [1:0] $end
     $var wire 2 8 ResultSrcM [1:0] $end
     $var wire 1 c BranchD $end
     $var wire 1 d JumpD $end
     $var wire 1 9 JumpE $end
     $var wire 1 e ALUSrcD $end
     $var wire 1 : BranchE $end
     $var wire 1 f jarlD $end
     $var wire 1 ; jarlE $end
     $var wire 1 < jarlM $end
     $var wire 4 g ALUControlD [3:0] $end
     $var wire 2 h SDypeSec [1:0] $end
     $var wire 2 = SDypeSecE [1:0] $end
     $var wire 3 > funct3E [2:0] $end
     $var wire 1 ? RegWriteE $end
     $var wire 1 i RegWriteD $end
     $var wire 1 @ MemWriteE $end
     $var wire 1 j MemWriteD $end
     $var wire 1 k loadD $end
     $var wire 1 A loadE $end
     $var wire 1 B loadM $end
     $var wire 1 C branchScr $end
     $scope module Ereg10 $end
      $var wire 32 K! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 2 b d [1:0] $end
      $var wire 2 7 q [1:0] $end
     $upscope $end
     $scope module Ereg11 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 j d [0:0] $end
      $var wire 1 @ q [0:0] $end
     $upscope $end
     $scope module Ereg12 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 d d [0:0] $end
      $var wire 1 9 q [0:0] $end
     $upscope $end
     $scope module Ereg13 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 c d [0:0] $end
      $var wire 1 : q [0:0] $end
     $upscope $end
     $scope module Ereg14 $end
      $var wire 32 M! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 4 g d [3:0] $end
      $var wire 4 . q [3:0] $end
     $upscope $end
     $scope module Ereg15 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 e d [0:0] $end
      $var wire 1 % q [0:0] $end
     $upscope $end
     $scope module Ereg16 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 k d [0:0] $end
      $var wire 1 A q [0:0] $end
     $upscope $end
     $scope module Ereg17 $end
      $var wire 32 K! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 2 h d [1:0] $end
      $var wire 2 = q [1:0] $end
     $upscope $end
     $scope module Ereg18 $end
      $var wire 32 N! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 3 _ d [2:0] $end
      $var wire 3 > q [2:0] $end
     $upscope $end
     $scope module Ereg19 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 f d [0:0] $end
      $var wire 1 ; q [0:0] $end
     $upscope $end
     $scope module Ereg9 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 1 i d [0:0] $end
      $var wire 1 ? q [0:0] $end
     $upscope $end
     $scope module Mreg10 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ; d [0:0] $end
      $var wire 1 < q [0:0] $end
     $upscope $end
     $scope module Mreg5 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ? d [0:0] $end
      $var wire 1 ' q [0:0] $end
     $upscope $end
     $scope module Mreg6 $end
      $var wire 32 K! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 2 7 d [1:0] $end
      $var wire 2 8 q [1:0] $end
     $upscope $end
     $scope module Mreg7 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 @ d [0:0] $end
      $var wire 1 D! q [0:0] $end
     $upscope $end
     $scope module Mreg8 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 A d [0:0] $end
      $var wire 1 B q [0:0] $end
     $upscope $end
     $scope module Mreg9 $end
      $var wire 32 K! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 2 = d [1:0] $end
      $var wire 2 / q [1:0] $end
     $upscope $end
     $scope module SD $end
      $var wire 3 _ funct3 [2:0] $end
      $var wire 2 h SDypeSec [1:0] $end
     $upscope $end
     $scope module Wreg5 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ' d [0:0] $end
      $var wire 1 & q [0:0] $end
     $upscope $end
     $scope module Wreg6 $end
      $var wire 32 K! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 2 8 d [1:0] $end
      $var wire 2 - q [1:0] $end
     $upscope $end
     $scope module Wreg7 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 B d [0:0] $end
      $var wire 1 * q [0:0] $end
     $upscope $end
     $scope module Wreg8 $end
      $var wire 32 L! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 < d [0:0] $end
      $var wire 1 , q [0:0] $end
     $upscope $end
     $scope module ad $end
      $var wire 1 l opb5 $end
      $var wire 3 _ funct3 [2:0] $end
      $var wire 1 ` funct7b5 $end
      $var wire 2 a ALUOp [1:0] $end
      $var wire 4 g ALUControl [3:0] $end
      $var wire 1 m RtypeSub $end
      $var wire 1 m RtypeSra $end
     $upscope $end
     $scope module blu $end
      $var wire 3 > funct3 [2:0] $end
      $var wire 1 ( l $end
      $var wire 1 + Zero $end
      $var wire 1 C conti $end
     $upscope $end
     $scope module md $end
      $var wire 7 ^ op [6:0] $end
      $var wire 2 b ResultSrcD [1:0] $end
      $var wire 1 j MemWriteD $end
      $var wire 1 c BranchD $end
      $var wire 1 e ALUSrcD $end
      $var wire 1 i RegWriteD $end
      $var wire 1 d JumpD $end
      $var wire 1 k load $end
      $var wire 1 f jarl $end
      $var wire 3 Z ImmSrcD [2:0] $end
      $var wire 2 a ALUOp [1:0] $end
      $var wire 14 n controls [13:0] $end
     $upscope $end
    $upscope $end
    $scope module dp $end
     $var wire 1 @! clk $end
     $var wire 1 A! reset $end
     $var wire 2 - ResultSrc [1:0] $end
     $var wire 1 7! PCSrc $end
     $var wire 1 % ALUSrc $end
     $var wire 1 & RegWrite $end
     $var wire 1 * loadW $end
     $var wire 1 , jarlW $end
     $var wire 3 Z ImmSrc [2:0] $end
     $var wire 4 . ALUControl [3:0] $end
     $var wire 2 / SDypeSecM [1:0] $end
     $var wire 1 ( Zero $end
     $var wire 1 + l $end
     $var wire 32 5! PCF [31:0] $end
     $var wire 32 6! Instr [31:0] $end
     $var wire 32 C! ALUResultM [31:0] $end
     $var wire 32 B! WriteData [31:0] $end
     $var wire 32 # ReadData [31:0] $end
     $var wire 1 9! stallD $end
     $var wire 1 :! stallF $end
     $var wire 1 7! FlushD $end
     $var wire 1 ;! FlushE $end
     $var wire 2 0 ForWordAE [1:0] $end
     $var wire 2 1 ForWordBE [1:0] $end
     $var wire 5 2 RdW [4:0] $end
     $var wire 5 3 RdM [4:0] $end
     $var wire 5 4 RdE [4:0] $end
     $var wire 5 [ Rs1D [4:0] $end
     $var wire 5 \ Rs2D [4:0] $end
     $var wire 5 5 Rs1E [4:0] $end
     $var wire 5 6 Rs2E [4:0] $end
     $var wire 32 ] InstrD [31:0] $end
     $var wire 32 $ mask [31:0] $end
     $var wire 32 F! PCFNext [31:0] $end
     $var wire 32 8! PCPlus4F [31:0] $end
     $var wire 32 D PCTargetE [31:0] $end
     $var wire 32 E PCTargetW [31:0] $end
     $var wire 32 F PCTargetM [31:0] $end
     $var wire 32 G PCD [31:0] $end
     $var wire 32 o PCPlus4D [31:0] $end
     $var wire 32 H PCE [31:0] $end
     $var wire 32 I PCPlus4E [31:0] $end
     $var wire 32 J PCPlus4M [31:0] $end
     $var wire 32 K PCPlus4W [31:0] $end
     $var wire 32 L PCJamp [31:0] $end
     $var wire 32 p ImmExtD [31:0] $end
     $var wire 32 M ImmExtE [31:0] $end
     $var wire 32 N ALUResult [31:0] $end
     $var wire 32 O ALUResultW [31:0] $end
     $var wire 32 P WriteDataM [31:0] $end
     $var wire 32 Q SrcAE [31:0] $end
     $var wire 32 R SrcBE [31:0] $end
     $var wire 32 G! RD1D [31:0] $end
     $var wire 32 H! RD2D [31:0] $end
     $var wire 32 S RD1E [31:0] $end
     $var wire 32 T RD2E [31:0] $end
     $var wire 5 q RdD [4:0] $end
     $var wire 32 U ResultW [31:0] $end
     $var wire 32 V WriteDataE [31:0] $end
     $var wire 32 W ReadDataW [31:0] $end
     $var wire 32 <! writeReg [31:0] $end
     $var wire 2 I! offset [1:0] $end
     $scope module Dreg1 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 P! reset $end
      $var wire 1 7! clr $end
      $var wire 1 =! en $end
      $var wire 32 6! d [31:0] $end
      $var wire 32 ] q [31:0] $end
     $upscope $end
     $scope module Dreg2 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 7! clr $end
      $var wire 1 =! en $end
      $var wire 32 5! d [31:0] $end
      $var wire 32 G q [31:0] $end
     $upscope $end
     $scope module Dreg3 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 P! reset $end
      $var wire 1 7! clr $end
      $var wire 1 =! en $end
      $var wire 32 8! d [31:0] $end
      $var wire 32 o q [31:0] $end
     $upscope $end
     $scope module Ereg1 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 32 G d [31:0] $end
      $var wire 32 H q [31:0] $end
     $upscope $end
     $scope module Ereg2 $end
      $var wire 32 Q! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 5 [ d [4:0] $end
      $var wire 5 5 q [4:0] $end
     $upscope $end
     $scope module Ereg3 $end
      $var wire 32 Q! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 5 \ d [4:0] $end
      $var wire 5 6 q [4:0] $end
     $upscope $end
     $scope module Ereg4 $end
      $var wire 32 Q! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 5 q d [4:0] $end
      $var wire 5 4 q [4:0] $end
     $upscope $end
     $scope module Ereg5 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 32 p d [31:0] $end
      $var wire 32 M q [31:0] $end
     $upscope $end
     $scope module Ereg6 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 32 o d [31:0] $end
      $var wire 32 I q [31:0] $end
     $upscope $end
     $scope module Ereg7 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 32 H! d [31:0] $end
      $var wire 32 T q [31:0] $end
     $upscope $end
     $scope module Ereg8 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 ;! clr $end
      $var wire 32 G! d [31:0] $end
      $var wire 32 S q [31:0] $end
     $upscope $end
     $scope module Mreg1 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 N d [31:0] $end
      $var wire 32 C! q [31:0] $end
     $upscope $end
     $scope module Mreg11 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 D d [31:0] $end
      $var wire 32 F q [31:0] $end
     $upscope $end
     $scope module Mreg2 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 V d [31:0] $end
      $var wire 32 P q [31:0] $end
     $upscope $end
     $scope module Mreg3 $end
      $var wire 32 Q! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 5 4 d [4:0] $end
      $var wire 5 3 q [4:0] $end
     $upscope $end
     $scope module Mreg4 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 I d [31:0] $end
      $var wire 32 J q [31:0] $end
     $upscope $end
     $scope module Wreg1 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 C! d [31:0] $end
      $var wire 32 O q [31:0] $end
     $upscope $end
     $scope module Wreg2 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 # d [31:0] $end
      $var wire 32 W q [31:0] $end
     $upscope $end
     $scope module Wreg3 $end
      $var wire 32 Q! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 5 3 d [4:0] $end
      $var wire 5 2 q [4:0] $end
     $upscope $end
     $scope module Wreg4 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 J d [31:0] $end
      $var wire 32 K q [31:0] $end
     $upscope $end
     $scope module Wreg9 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 32 F d [31:0] $end
      $var wire 32 E q [31:0] $end
     $upscope $end
     $scope module alu $end
      $var wire 32 Q a [31:0] $end
      $var wire 32 R b [31:0] $end
      $var wire 4 . alucontrol [3:0] $end
      $var wire 32 N result [31:0] $end
      $var wire 1 ( zero $end
      $var wire 1 + l $end
      $var wire 32 X condinvb [31:0] $end
      $var wire 32 Y sum [31:0] $end
     $upscope $end
     $scope module ext $end
      $var wire 25 r instr [31:7] $end
      $var wire 3 Z immsrc [2:0] $end
      $var wire 32 p immext [31:0] $end
     $upscope $end
     $scope module lc $end
      $var wire 32 U ResultW [31:0] $end
      $var wire 3 _ funct3 [2:0] $end
      $var wire 1 * load $end
      $var wire 32 <! lData [31:0] $end
     $upscope $end
     $scope module pcadd4 $end
      $var wire 32 5! a [31:0] $end
      $var wire 32 R! b [31:0] $end
      $var wire 32 8! y [31:0] $end
     $upscope $end
     $scope module pcaddbranch $end
      $var wire 32 H a [31:0] $end
      $var wire 32 M b [31:0] $end
      $var wire 32 D y [31:0] $end
     $upscope $end
     $scope module pcmux $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 32 8! d0 [31:0] $end
      $var wire 32 L d1 [31:0] $end
      $var wire 1 7! s $end
      $var wire 32 F! y [31:0] $end
     $upscope $end
     $scope module pcmux2 $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 32 O d0 [31:0] $end
      $var wire 32 D d1 [31:0] $end
      $var wire 1 , s $end
      $var wire 32 L y [31:0] $end
     $upscope $end
     $scope module pcreg $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 1 @! clk $end
      $var wire 1 A! reset $end
      $var wire 1 >! en $end
      $var wire 32 F! d [31:0] $end
      $var wire 32 5! q [31:0] $end
     $upscope $end
     $scope module resultmux $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 32 O d0 [31:0] $end
      $var wire 32 W d1 [31:0] $end
      $var wire 32 K d2 [31:0] $end
      $var wire 32 E d3 [31:0] $end
      $var wire 2 - s [1:0] $end
      $var wire 32 U y [31:0] $end
     $upscope $end
     $scope module rff $end
      $var wire 1 J! clk $end
      $var wire 1 & we3 $end
      $var wire 5 [ a1 [4:0] $end
      $var wire 5 \ a2 [4:0] $end
      $var wire 5 2 a3 [4:0] $end
      $var wire 32 <! wd3 [31:0] $end
      $var wire 32 G! rd1 [31:0] $end
      $var wire 32 H! rd2 [31:0] $end
      $var wire 32 s rf[0] [31:0] $end
      $var wire 32 t rf[1] [31:0] $end
      $var wire 32 u rf[2] [31:0] $end
      $var wire 32 v rf[3] [31:0] $end
      $var wire 32 w rf[4] [31:0] $end
      $var wire 32 x rf[5] [31:0] $end
      $var wire 32 y rf[6] [31:0] $end
      $var wire 32 z rf[7] [31:0] $end
      $var wire 32 { rf[8] [31:0] $end
      $var wire 32 | rf[9] [31:0] $end
      $var wire 32 } rf[10] [31:0] $end
      $var wire 32 ~ rf[11] [31:0] $end
      $var wire 32 !! rf[12] [31:0] $end
      $var wire 32 "! rf[13] [31:0] $end
      $var wire 32 #! rf[14] [31:0] $end
      $var wire 32 $! rf[15] [31:0] $end
      $var wire 32 %! rf[16] [31:0] $end
      $var wire 32 &! rf[17] [31:0] $end
      $var wire 32 '! rf[18] [31:0] $end
      $var wire 32 (! rf[19] [31:0] $end
      $var wire 32 )! rf[20] [31:0] $end
      $var wire 32 *! rf[21] [31:0] $end
      $var wire 32 +! rf[22] [31:0] $end
      $var wire 32 ,! rf[23] [31:0] $end
      $var wire 32 -! rf[24] [31:0] $end
      $var wire 32 .! rf[25] [31:0] $end
      $var wire 32 /! rf[26] [31:0] $end
      $var wire 32 0! rf[27] [31:0] $end
      $var wire 32 1! rf[28] [31:0] $end
      $var wire 32 2! rf[29] [31:0] $end
      $var wire 32 3! rf[30] [31:0] $end
      $var wire 32 4! rf[31] [31:0] $end
     $upscope $end
     $scope module srcAmux $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 32 S d0 [31:0] $end
      $var wire 32 U d1 [31:0] $end
      $var wire 32 C! d2 [31:0] $end
      $var wire 2 0 s [1:0] $end
      $var wire 32 Q y [31:0] $end
     $upscope $end
     $scope module srcBmux $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 32 T d0 [31:0] $end
      $var wire 32 U d1 [31:0] $end
      $var wire 32 C! d2 [31:0] $end
      $var wire 2 1 s [1:0] $end
      $var wire 32 V y [31:0] $end
     $upscope $end
     $scope module srcbmux $end
      $var wire 32 O! WIDTH [31:0] $end
      $var wire 32 V d0 [31:0] $end
      $var wire 32 M d1 [31:0] $end
      $var wire 1 % s $end
      $var wire 32 R y [31:0] $end
     $upscope $end
     $scope module wc $end
      $var wire 32 P WriteDataM [31:0] $end
      $var wire 2 / WDypesrc [1:0] $end
      $var wire 2 I! a [1:0] $end
      $var wire 32 $ write_mask [31:0] $end
      $var wire 32 B! WData [31:0] $end
     $upscope $end
    $upscope $end
    $scope module hu $end
     $var wire 1 & RegWriteW $end
     $var wire 1 ' RegWriteM $end
     $var wire 5 2 rdw [4:0] $end
     $var wire 5 3 rdm [4:0] $end
     $var wire 5 4 rde [4:0] $end
     $var wire 1 ) ResultSrcE0 $end
     $var wire 1 7! PCsrc $end
     $var wire 5 5 rs1e [4:0] $end
     $var wire 5 6 rs2e [4:0] $end
     $var wire 5 [ rs1d [4:0] $end
     $var wire 5 \ rs2d [4:0] $end
     $var wire 2 0 forwardae [1:0] $end
     $var wire 2 1 forwardbe [1:0] $end
     $var wire 1 ;! flushe $end
     $var wire 1 7! flushd $end
     $var wire 1 :! stallf $end
     $var wire 1 9! stalld $end
     $var wire 1 ?! lwStall $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000000000 #
b11111111111111111111111111111111 $
0%
0&
0'
1(
0)
0*
0+
0,
b00 -
b0000 .
b00 /
b00 0
b00 1
b00000 2
b00000 3
b00000 4
b00000 5
b00000 6
b00 7
b00 8
09
0:
0;
0<
b00 =
b000 >
0?
0@
0A
0B
0C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 S
b00000000000000000000000000000000 T
b00000000000000000000000000000000 U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
b000 Z
b00000 [
b00000 \
b00000000000000000000000000000000 ]
b0000000 ^
b000 _
0`
b00 a
b00 b
0c
0d
0e
0f
b0000 g
b00 h
0i
0j
0k
0l
0m
b00000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000 q
b0000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000000000 !!
b00000000000000000000000000000000 "!
b00000000000000000000000000000000 #!
b00000000000000000000000000000000 $!
b00000000000000000000000000000000 %!
b00000000000000000000000000000000 &!
b00000000000000000000000000000000 '!
b00000000000000000000000000000000 (!
b00000000000000000000000000000000 )!
b00000000000000000000000000000000 *!
b00000000000000000000000000000000 +!
b00000000000000000000000000000000 ,!
b00000000000000000000000000000000 -!
b00000000000000000000000000000000 .!
b00000000000000000000000000000000 /!
b00000000000000000000000000000000 0!
b00000000000000000000000000000000 1!
b00000000000000000000000000000000 2!
b00000000000000000000000000000000 3!
b00000000000000000000000000000000 4!
b00000000000000000000000000000000 5!
b00000000000000000000010000010011 6!
07!
b00000000000000000000000000000100 8!
09!
0:!
0;!
b00000000000000000000000000000000 <!
1=!
1>!
0?!
1@!
0A!
b00000000000000000000000000000000 B!
b00000000000000000000000000000000 C!
0D!
b00000000000000000000000000000000 E!
b00000000000000000000000000000100 F!
b00000000000000000000000000000000 G!
b00000000000000000000000000000000 H!
b00 I!
0J!
b00000000000000000000000000000010 K!
b00000000000000000000000000000001 L!
b00000000000000000000000000000100 M!
b00000000000000000000000000000011 N!
b00000000000000000000000000100000 O!
0P!
b00000000000000000000000000000101 Q!
b00000000000000000000000000000100 R!
#2
b00000000000000000000010000010011 ]
b0010011 ^
b10 a
1e
1i
b10001000010000 n
b00000000000000000000000000000100 o
b01000 q
b0000000000000000000001000 r
b00000000000000000000000000000100 5!
b00000000000000001001000100010111 6!
b00000000000000000000000000001000 8!
b00000000000000000000000000001000 F!
#3
0@!
1J!
#4
1%
b01000 4
1?
b00000000000000000000000000000100 G
b00000000000000000000000000000100 I
b100 Z
b00001 [
b00000000000000001001000100010111 ]
b0010111 ^
b001 _
b00 a
b11 b
b01 h
b11001011000000 n
b00000000000000000000000000001000 o
b00000000000000001001000000000000 p
b00010 q
b0000000000000000100100010 r
b00000000000000000000000000001000 5!
b11111111110000010000000100010011 6!
b00000000000000000000000000001100 8!
1@!
b00000000000000000000000000001100 F!
0J!
#5
0@!
1J!
#6
1'
0(
1)
b01000 3
b00010 4
b00001 5
b11 7
b01 =
b001 >
1C
b00000000000000001001000000000100 D
b00000000000000000000000000001000 G
b00000000000000000000000000000100 H
b00000000000000000000000000001000 I
b00000000000000000000000000000100 J
b00000000000000001001000000000000 M
b00000000000000001001000000000000 N
b00000000000000001001000000000000 R
b00000000000000001001000000000000 X
b00000000000000001001000000000000 Y
b000 Z
b00010 [
b11100 \
b11111111110000010000000100010011 ]
b0010011 ^
b000 _
1`
b10 a
b00 b
b00 h
b10001000010000 n
b00000000000000000000000000001100 o
b11111111111111111111111111111100 p
b1111111111000001000000010 r
b00000000000000000000000000001100 5!
b00000000110000000000000011101111 6!
b00000000000000000000000000010000 8!
19!
1:!
1;!
0=!
0>!
1?!
1@!
b00000000000000000000000000010000 F!
0J!
#7
0@!
1J!
#8
b00000000000000001111111111111111 $
0%
1&
1(
0)
b01 /
b01000 2
b00010 3
b00000 4
b00000 5
b00 7
b11 8
b00 =
b000 >
0?
0C
b00000000000000000000000000000000 D
b00000000000000001001000000000100 F
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000001000 J
b00000000000000000000000000000100 K
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 R
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
09!
0:!
0;!
1=!
1>!
0?!
1@!
b00000000000000001001000000000000 C!
0J!
#9
0@!
1J!
#10
b11111111111111111111111111111111 $
1%
0'
0(
b11 -
b00 /
b01 0
b00010 2
b00000 3
b00010 4
b00010 5
b11100 6
b00 8
1?
b00000000000000000000000000000100 D
b00000000000000001001000000000100 E
b00000000000000000000000000000000 F
b00000000000000000000000000001100 G
b00000000000000000000000000001000 H
b00000000000000000000000000001100 I
b00000000000000000000000000000000 J
b00000000000000000000000000001000 K
b00000000000000001001000000000000 L
b11111111111111111111111111111100 M
b00000000000000001001000000000000 N
b00000000000000001001000000000000 O
b00000000000000001001000000000100 Q
b11111111111111111111111111111100 R
b00000000000000001001000000000100 U
b11111111111111111111111111111100 X
b00000000000000001001000000000000 Y
b011 Z
b00000 [
b01100 \
b00000000110000000000000011101111 ]
b1101111 ^
0`
b00 a
b10 b
1d
0e
1l
b10110010000100 n
b00000000000000000000000000010000 o
b00000000000000000000000000001100 p
b00001 q
b0000000011000000000000001 r
b00000000000000000000000000010000 5!
b00000000000000000000010100010011 6!
b00000000000000000000000000010100 8!
b00000000000000001001000000000100 <!
1@!
b00000000000000000000000000000000 C!
b00000000000000000000000000010100 F!
0J!
#11
0@!
1J!
#12
0%
0&
1'
1(
b00 -
b00 0
b00000 2
b00010 3
b00001 4
b00000 5
b01100 6
b10 7
19
b00000000000000000000000000011000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000100 F
b00000000000000000000000000010000 G
b00000000000000000000000000001100 H
b00000000000000000000000000010000 I
b00000000000000000000000000001100 J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000001100 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 U
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
b000 Z
b00000 \
b00000000000000000000010100010011 ]
b0010011 ^
b10 a
b00 b
0d
1e
0l
b10001000010000 n
b00000000000000000000000000010100 o
b00000000000000000000000000000000 p
b01010 q
b0000000000000000000001010 r
b00000000000000001001000000000100 u
b00000000000000000000000000010100 5!
b00000000000000001000000001100111 6!
17!
b00000000000000000000000000011000 8!
1;!
b00000000000000000000000000000000 <!
1@!
b00000000000000001001000000000000 C!
b00000000000000000000000000000000 F!
0J!
#13
0@!
1J!
#14
1&
b00010 2
b00001 3
b00000 4
b00000 6
b00 7
b10 8
09
0?
b00000000000000000000000000000000 D
b00000000000000000000000000000100 E
b00000000000000000000000000011000 F
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000010000 J
b00000000000000000000000000001100 K
b00000000000000001001000000000000 L
b00000000000000000000000000000000 M
b00000000000000001001000000000000 O
b00000000000000001001000000000000 U
b00000000000000000000000000010011 ]
b10000000000000000000000000000100 o
b00000 q
b0000000000000000000000000 r
b00000000000000000000000000000000 5!
b00000000000000000000010000010011 6!
07!
b00000000000000000000000000000100 8!
0;!
b00000000000000001001000000000000 <!
1@!
b00000000000000000000000000000000 C!
b00000000000000000000000000000100 F!
0J!
