# 2:1 Multiplexer (MUX) in Verilog

## A 2:1 multiplexer (MUX) is a combinational circuit that selects one of two input signals (i0, i1) based on a select signal (s) and forwards it to the output (out).


### 2:1 Multiplexer Truth Table

| Select (`S`) | Input `I0` | Input `I1` | Output `Y` |
|-------------|-----------|-----------|-----------|
| 0           | 0         | 0         | 0         |
| 0           | 1         | 0         | 1         |
| 1           | 0         | 1         | 1         |
| 1           | 1         | 1         | 1         |
