# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do VectorProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Mem_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:35 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Mem_tb.sv 
# -- Compiling module Mem_tb
# 
# Top level modules:
# 	Mem_tb
# End time: 14:46:35 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_MEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:36 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_MEM.sv 
# -- Compiling module MUX_MEM
# 
# Top level modules:
# 	MUX_MEM
# End time: 14:46:36 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:36 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv 
# -- Compiling module MEM_Stage
# 
# Top level modules:
# 	MEM_Stage
# End time: 14:46:36 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Mem_tb
# vsim work.Mem_tb 
# Start time: 14:46:40 on Jun 02,2021
# Loading sv_std.std
# Loading work.Mem_tb
# Loading work.MEM_Stage
# Loading work.MUX_MEM
add wave -position end  sim:/Mem_tb/clk
add wave -position end  sim:/Mem_tb/dirMem
add wave -position end  sim:/Mem_tb/data
add wave -position end  sim:/Mem_tb/mem
add wave -position end  sim:/Mem_tb/resALUve
add wave -position end  sim:/Mem_tb/resSum
add wave -position end  sim:/Mem_tb/data_out
add wave -position end  sim:/Mem_tb/mux_out
run
# LoAD
# Store
# Store
# Store
# Store
restart
run
# LoAD
# Store
# Store
# Store
# Store
# End time: 14:48:34 on Jun 02,2021, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
