{"vcs1":{"timestamp_begin":1740398753.233013033, "rt":0.14, "ut":0.04, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740398752.946546283}
{"VCS_COMP_START_TIME": 1740398752.946546283}
{"VCS_COMP_END_TIME": 1740398753.417445996}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
