verilog work "src/Ctr_UART.v"
verilog work "tb_project/tb_Ctr_uart.v"
verilog work "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
