****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Fri Dec 16 14:22:09 2022
****************************************


  Startpoint: inp[3] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[3] (in)                             0.000      0.000 r
  U541/Y (AND2X1)                      2212692.000
                                                  2212692.000 r
  U542/Y (INVX1)                       709772.000 2922464.000 f
  U477/Y (AND2X1)                      2034904.000
                                                  4957368.000 f
  U478/Y (INVX1)                       -1177488.000
                                                  3779880.000 r
  U515/Y (AND2X1)                      2201744.000
                                                  5981624.000 r
  U516/Y (INVX1)                       712320.000 6693944.000 f
  U401/Y (AND2X1)                      2034872.000
                                                  8728816.000 f
  U402/Y (INVX1)                       -1189736.000
                                                  7539080.000 r
  U598/Y (AND2X1)                      1979144.000
                                                  9518224.000 r
  U403/Y (AND2X1)                      2190812.000
                                                  11709036.000 r
  U404/Y (INVX1)                       710276.000 12419312.000 f
  U600/Y (AND2X1)                      2238240.000
                                                  14657552.000 f
  U449/Y (AND2X1)                      2433716.000
                                                  17091268.000 f
  U545/Y (INVX1)                       -1337996.000
                                                  15753272.000 r
  U469/Y (AND2X1)                      2198726.000
                                                  17951998.000 r
  U470/Y (INVX1)                       707920.000 18659918.000 f
  U601/Y (NAND2X1)                     1285772.000
                                                  19945690.000 r
  U499/Y (AND2X1)                      1842162.000
                                                  21787852.000 r
  U608/Y (NOR2X1)                      90606.000  21878458.000 f
  U546/Y (AND2X1)                      2449358.000
                                                  24327816.000 f
  U609/Y (NOR2X1)                      1220196.000
                                                  25548012.000 r
  U537/Y (AND2X1)                      1844144.000
                                                  27392156.000 r
  U538/Y (INVX1)                       712486.000 28104642.000 f
  U616/Y (NOR2X1)                      1157570.000
                                                  29262212.000 r
  U617/Y (NOR2X1)                      156922.000 29419134.000 f
  U618/Y (NAND2X1)                     886060.000 30305194.000 r
  U409/Y (AND2X1)                      1818740.000
                                                  32123934.000 r
  U410/Y (INVX1)                       715552.000 32839486.000 f
  U365/Y (AND2X1)                      2034874.000
                                                  34874360.000 f
  U366/Y (INVX1)                       -1175224.000
                                                  33699136.000 r
  U437/Y (AND2X1)                      1881336.000
                                                  35580472.000 r
  U438/Y (INVX1)                       707704.000 36288176.000 f
  U378/Y (NAND2X1)                     1285628.000
                                                  37573804.000 r
  U450/Y (AND2X1)                      1818784.000
                                                  39392588.000 r
  U451/Y (INVX1)                       708316.000 40100904.000 f
  U622/Y (NAND2X1)                     918852.000 41019756.000 r
  U511/Y (AND2X1)                      1842092.000
                                                  42861848.000 r
  U512/Y (INVX1)                       716944.000 43578792.000 f
  U627/Y (AND2X1)                      2241096.000
                                                  45819888.000 f
  U628/Y (NAND2X1)                     864344.000 46684232.000 r
  U425/Y (AND2X1)                      1818904.000
                                                  48503136.000 r
  U426/Y (INVX1)                       707580.000 49210716.000 f
  U363/Y (OR2X1)                       2316124.000
                                                  51526840.000 f
  U364/Y (INVX1)                       -983652.000
                                                  50543188.000 r
  U630/Y (NOR2X1)                      542828.000 51086016.000 f
  out[0] (out)                            0.000   51086016.000 f
  data arrival time                               51086016.000

  clock clk (rise edge)                250000000.000
                                                  250000000.000
  clock network delay (ideal)             0.000   250000000.000
  clock reconvergence pessimism           0.000   250000000.000
  output external delay                   0.000   250000000.000
  data required time                              250000000.000
  ---------------------------------------------------------------
  data required time                              250000000.000
  data arrival time                               -51086016.000
  ---------------------------------------------------------------
  slack (MET)                                     198913984.000


1
