INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/caravel-soc_fpga-lab-main/lab-fir/project_1/project_1.sim/sim_1/synth/timing/xsim/fir_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
INFO: [VRFC 10-311] analyzing module glbl
