\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Field Programmable Gate Array}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{Cyclone V GT}{section.1.1}% 3
\BOOKMARK [1][-]{section.1.2}{Hardware Description Language}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.3}{Transceiver Technology}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.3.1}{Differential Signals}{section.1.3}% 6
\BOOKMARK [2][-]{subsection.1.3.2}{Low-Voltage Differential Signaling}{section.1.3}% 7
\BOOKMARK [2][-]{subsection.1.3.3}{Current-Mode Logic}{section.1.3}% 8
\BOOKMARK [2][-]{subsection.1.3.4}{CPRI}{section.1.3}% 9
\BOOKMARK [2][-]{subsection.1.3.5}{Phase-Locked Loops}{section.1.3}% 10
\BOOKMARK [0][-]{chapter.2}{The Gigabit Transceiver}{}% 11
\BOOKMARK [1][-]{section.2.1}{Encoding modes}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.2}{GBT-FPGA Core}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.2.1}{GBT Bank}{section.2.2}% 14
\BOOKMARK [2][-]{subsection.2.2.2}{GBT Link}{section.2.2}% 15
