# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../comparator_B_22_R_19.srcs/sources_1/new/comparator_8_bit.v" \
"../../../../comparator_B_22_R_19.srcs/sources_1/new/comparator_4_bit.v" \
"../../../../comparator_B_22_R_19.srcs/sources_1/new/comparator_2_bit.v" \
"../../../../comparator_B_22_R_19.srcs/sim_1/new/comparator_4_bit_tb.v" \
"../../../../comparator_B_22_R_19.srcs/sim_1/new/comparataor_2_bit_tb.v" \
"../../../../comparator_B_22_R_19.srcs/sim_1/new/comparator_8_biit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
