// Seed: 1213567681
macromodule module_0 (
    input wor id_0,
    input tri0 id_1
    , id_5,
    input supply0 id_2,
    input wire id_3
);
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    input  wand id_2,
    output tri0 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_0.id_0 = 0;
  logic [-1 : -1] id_3;
endmodule
module module_3 (
    output supply0 id_0,
    inout tri id_1,
    input wand id_2
    , id_7,
    input uwire id_3,
    input tri0 id_4,
    output supply1 id_5
);
  module_2 modCall_1 (
      id_7,
      id_7
  );
endmodule
