// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_0_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_0_x117_dout,
        fifo_C_C_IO_L2_in_0_x117_empty_n,
        fifo_C_C_IO_L2_in_0_x117_read,
        fifo_C_C_IO_L2_in_1_x118_din,
        fifo_C_C_IO_L2_in_1_x118_full_n,
        fifo_C_C_IO_L2_in_1_x118_write,
        fifo_C_PE_0_0_x1101_din,
        fifo_C_PE_0_0_x1101_full_n,
        fifo_C_PE_0_0_x1101_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage0 = 28'd2048;
parameter    ap_ST_fsm_state14 = 28'd4096;
parameter    ap_ST_fsm_state15 = 28'd8192;
parameter    ap_ST_fsm_state16 = 28'd16384;
parameter    ap_ST_fsm_state17 = 28'd32768;
parameter    ap_ST_fsm_state18 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_state21 = 28'd524288;
parameter    ap_ST_fsm_state22 = 28'd1048576;
parameter    ap_ST_fsm_pp1_stage0 = 28'd2097152;
parameter    ap_ST_fsm_state25 = 28'd4194304;
parameter    ap_ST_fsm_state26 = 28'd8388608;
parameter    ap_ST_fsm_state27 = 28'd16777216;
parameter    ap_ST_fsm_state28 = 28'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state31 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_0_x117_dout;
input   fifo_C_C_IO_L2_in_0_x117_empty_n;
output   fifo_C_C_IO_L2_in_0_x117_read;
output  [511:0] fifo_C_C_IO_L2_in_1_x118_din;
input   fifo_C_C_IO_L2_in_1_x118_full_n;
output   fifo_C_C_IO_L2_in_1_x118_write;
output  [255:0] fifo_C_PE_0_0_x1101_din;
input   fifo_C_PE_0_0_x1101_full_n;
output   fifo_C_PE_0_0_x1101_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_0_x117_read;
reg fifo_C_C_IO_L2_in_1_x118_write;
reg[255:0] fifo_C_PE_0_0_x1101_din;
reg fifo_C_PE_0_0_x1101_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_0_x117_blk_n;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state18;
reg    fifo_C_C_IO_L2_in_1_x118_blk_n;
reg    fifo_C_PE_0_0_x1101_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_27_reg_2208;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln878_26_reg_2319;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_25_reg_2406;
reg   [5:0] indvar_flatten_reg_510;
reg   [1:0] n_V_16_reg_521;
reg   [511:0] p_Val2_s_reg_532;
reg   [5:0] indvar_flatten77_reg_596;
reg   [1:0] n_V_15_reg_607;
reg   [511:0] p_Val2_31_reg_618;
reg   [5:0] indvar_flatten163_reg_684;
reg   [1:0] n_V_reg_695;
reg   [511:0] p_Val2_32_reg_706;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_715;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state28;
wire   [4:0] add_ln890_300_fu_721_p2;
reg   [4:0] add_ln890_300_reg_1995;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890303_fu_733_p2;
reg   [0:0] icmp_ln890303_reg_2003;
wire   [0:0] icmp_ln890_fu_727_p2;
wire   [2:0] select_ln17103_fu_739_p3;
reg   [2:0] select_ln17103_reg_2008;
wire   [0:0] or_ln17103_fu_747_p2;
reg   [0:0] or_ln17103_reg_2013;
wire   [0:0] and_ln17103_fu_759_p2;
reg   [0:0] and_ln17103_reg_2017;
wire   [5:0] add_i_i780_cast_fu_773_p2;
reg   [5:0] add_i_i780_cast_reg_2021;
wire   [3:0] c3_57_fu_785_p2;
reg   [3:0] c3_57_reg_2042;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln17115_fu_800_p2;
reg   [0:0] icmp_ln17115_reg_2050;
wire   [0:0] icmp_ln17110_fu_779_p2;
wire   [0:0] icmp_ln886_13_fu_795_p2;
wire   [3:0] add_ln691_1355_fu_806_p2;
reg   [3:0] add_ln691_1355_reg_2054;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_1353_fu_818_p2;
reg   [3:0] add_ln691_1353_reg_2062;
wire   [6:0] tmp_626_cast_fu_828_p3;
reg   [6:0] tmp_626_cast_reg_2067;
wire   [4:0] add_ln691_1356_fu_842_p2;
reg   [4:0] add_ln691_1356_reg_2075;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln691_1354_fu_854_p2;
reg   [4:0] add_ln691_1354_reg_2083;
wire    ap_CS_fsm_state7;
reg   [6:0] local_C_pong_V_addr_reg_2088;
wire   [16:0] add_ln17151_fu_880_p2;
reg   [16:0] add_ln17151_reg_2096;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln890_1422_fu_896_p2;
reg   [0:0] icmp_ln890_1422_reg_2104;
wire   [0:0] icmp_ln17151_fu_890_p2;
wire   [0:0] or_ln17157_fu_938_p2;
reg   [0:0] or_ln17157_reg_2109;
wire   [3:0] select_ln17158_fu_994_p3;
reg   [3:0] select_ln17158_reg_2114;
wire   [0:0] select_ln17158_1_fu_1006_p3;
reg   [0:0] select_ln17158_1_reg_2120;
wire   [5:0] select_ln890_500_fu_1014_p3;
reg   [5:0] select_ln890_500_reg_2125;
wire   [3:0] select_ln17158_2_fu_1050_p3;
reg   [3:0] select_ln17158_2_reg_2130;
wire   [16:0] add_ln17225_fu_1058_p2;
reg   [16:0] add_ln17225_reg_2135;
wire   [0:0] icmp_ln890_1419_fu_1074_p2;
reg   [0:0] icmp_ln890_1419_reg_2143;
wire   [0:0] icmp_ln17225_fu_1068_p2;
wire   [0:0] or_ln17231_fu_1116_p2;
reg   [0:0] or_ln17231_reg_2148;
wire   [3:0] select_ln17232_fu_1172_p3;
reg   [3:0] select_ln17232_reg_2153;
wire   [0:0] select_ln17232_1_fu_1184_p3;
reg   [0:0] select_ln17232_1_reg_2159;
wire   [5:0] select_ln890_499_fu_1192_p3;
reg   [5:0] select_ln890_499_reg_2164;
wire   [3:0] select_ln17232_2_fu_1228_p3;
reg   [3:0] select_ln17232_2_reg_2169;
wire   [0:0] arb_fu_1242_p2;
wire   [2:0] add_ln691_1344_fu_1247_p2;
wire    ap_CS_fsm_state10;
wire   [5:0] add_ln890_306_fu_1261_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state12_pp0_stage0_iter0;
reg    ap_block_state13_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_1428_fu_1267_p2;
reg   [0:0] icmp_ln890_1428_reg_2194;
wire   [511:0] zext_ln1497_16_fu_1335_p1;
wire   [1:0] add_ln691_1352_fu_1339_p2;
reg   [1:0] add_ln691_1352_reg_2203;
wire   [0:0] icmp_ln878_27_fu_1345_p2;
wire   [255:0] select_ln17174_fu_1351_p3;
reg   [255:0] select_ln17174_reg_2212;
wire   [3:0] add_ln691_1351_fu_1368_p2;
wire    ap_CS_fsm_state14;
wire   [9:0] select_ln890_503_fu_1379_p3;
wire   [10:0] select_ln890_504_fu_1392_p3;
wire   [3:0] c3_56_fu_1405_p2;
reg   [3:0] c3_56_reg_2235;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln17189_fu_1420_p2;
reg   [0:0] icmp_ln17189_reg_2243;
wire   [0:0] icmp_ln17184_fu_1399_p2;
wire   [0:0] icmp_ln886_fu_1415_p2;
wire   [3:0] add_ln691_1349_fu_1426_p2;
reg   [3:0] add_ln691_1349_reg_2247;
wire    ap_CS_fsm_state16;
wire   [3:0] add_ln691_1347_fu_1438_p2;
reg   [3:0] add_ln691_1347_reg_2255;
wire   [6:0] tmp_625_cast_fu_1448_p3;
reg   [6:0] tmp_625_cast_reg_2260;
wire   [4:0] add_ln691_1350_fu_1462_p2;
reg   [4:0] add_ln691_1350_reg_2268;
wire    ap_CS_fsm_state17;
wire   [4:0] add_ln691_1348_fu_1474_p2;
reg   [4:0] add_ln691_1348_reg_2276;
wire    ap_CS_fsm_state19;
reg   [6:0] local_C_ping_V_addr_29_reg_2281;
wire    ap_CS_fsm_state21;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_73_reg_2294;
wire    ap_CS_fsm_state22;
wire   [5:0] add_ln890_305_fu_1509_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state23_pp1_stage0_iter0;
reg    ap_block_state24_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_1425_fu_1515_p2;
reg   [0:0] icmp_ln890_1425_reg_2305;
wire   [511:0] zext_ln1497_15_fu_1582_p1;
wire   [1:0] add_ln691_1346_fu_1586_p2;
reg   [1:0] add_ln691_1346_reg_2314;
wire   [0:0] icmp_ln878_26_fu_1592_p2;
wire   [255:0] select_ln17248_fu_1598_p3;
reg   [255:0] select_ln17248_reg_2323;
wire   [3:0] add_ln691_1345_fu_1615_p2;
wire    ap_CS_fsm_state25;
wire   [9:0] select_ln890_501_fu_1626_p3;
wire   [10:0] select_ln890_502_fu_1639_p3;
wire   [16:0] add_ln17269_fu_1646_p2;
reg   [16:0] add_ln17269_reg_2343;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln890_1411_fu_1662_p2;
reg   [0:0] icmp_ln890_1411_reg_2351;
wire   [0:0] icmp_ln17269_fu_1656_p2;
wire   [0:0] or_ln17275_fu_1704_p2;
reg   [0:0] or_ln17275_reg_2356;
wire   [3:0] select_ln17276_fu_1760_p3;
reg   [3:0] select_ln17276_reg_2361;
wire   [0:0] select_ln17276_1_fu_1772_p3;
reg   [0:0] select_ln17276_1_reg_2367;
wire   [5:0] select_ln890_fu_1780_p3;
reg   [5:0] select_ln890_reg_2372;
wire   [3:0] select_ln17276_2_fu_1816_p3;
reg   [3:0] select_ln17276_2_reg_2377;
wire    ap_CS_fsm_state27;
wire   [5:0] add_ln890_299_fu_1833_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state29_pp2_stage0_iter0;
reg    ap_block_state30_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln890_1414_fu_1839_p2;
reg   [0:0] icmp_ln890_1414_reg_2392;
wire   [511:0] zext_ln1497_fu_1907_p1;
wire   [1:0] add_ln691_1341_fu_1911_p2;
reg   [1:0] add_ln691_1341_reg_2401;
wire   [0:0] icmp_ln878_25_fu_1917_p2;
wire   [255:0] select_ln17292_fu_1923_p3;
reg   [255:0] select_ln17292_reg_2410;
wire   [3:0] add_ln691_1340_fu_1940_p2;
wire    ap_CS_fsm_state31;
wire   [9:0] select_ln890_497_fu_1951_p3;
wire   [10:0] select_ln890_498_fu_1964_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state12;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state23;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state29;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_ce1;
reg    local_C_ping_V_we1;
wire   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_ce1;
reg    local_C_pong_V_we1;
reg   [4:0] indvar_flatten151_reg_294;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_305;
reg   [0:0] intra_trans_en_reg_316;
reg   [0:0] arb_15_reg_329;
reg   [3:0] c3_55_reg_341;
wire   [0:0] icmp_ln890_1417_fu_836_p2;
wire   [0:0] icmp_ln890_1418_fu_812_p2;
reg   [3:0] c4_V_55_reg_352;
wire   [0:0] icmp_ln890_1430_fu_848_p2;
reg   [3:0] c4_V_54_reg_363;
wire   [0:0] icmp_ln890_1429_fu_874_p2;
reg   [4:0] c5_V_103_reg_374;
reg    ap_block_state6;
reg   [4:0] c5_V_102_reg_385;
reg   [16:0] indvar_flatten65_reg_396;
reg   [10:0] indvar_flatten31_reg_407;
reg   [9:0] indvar_flatten7_reg_419;
reg   [5:0] c6_V_156_reg_431;
reg   [3:0] c7_V_94_reg_442;
reg   [16:0] indvar_flatten143_reg_453;
reg   [10:0] indvar_flatten109_reg_464;
reg   [9:0] indvar_flatten85_reg_476;
reg   [5:0] c6_V_155_reg_488;
reg   [3:0] c7_V_93_reg_499;
reg   [1:0] ap_phi_mux_n_V_16_phi_fu_525_p4;
reg   [3:0] c3_reg_541;
wire   [0:0] icmp_ln890_1415_fu_1456_p2;
wire   [0:0] icmp_ln890_1416_fu_1432_p2;
reg   [3:0] c4_V_53_reg_552;
wire   [0:0] icmp_ln890_1427_fu_1468_p2;
reg   [3:0] c4_V_reg_563;
wire   [0:0] icmp_ln890_1426_fu_1494_p2;
reg   [4:0] c5_V_101_reg_574;
reg    ap_block_state18;
reg   [4:0] c5_V_reg_585;
reg   [1:0] ap_phi_mux_n_V_15_phi_fu_611_p4;
reg   [16:0] indvar_flatten229_reg_627;
reg   [10:0] indvar_flatten195_reg_638;
reg   [9:0] indvar_flatten171_reg_650;
reg   [5:0] c6_V_reg_662;
reg   [3:0] c7_V_reg_673;
reg   [1:0] ap_phi_mux_n_V_phi_fu_699_p4;
wire   [63:0] zext_ln17125_1_fu_869_p1;
wire   [63:0] tmp_36_fu_1252_p4;
wire   [63:0] zext_ln17199_1_fu_1489_p1;
wire   [63:0] tmp_35_fu_1500_p4;
wire   [63:0] tmp_s_fu_1824_p4;
reg   [255:0] data_split_V_1_fu_188;
wire   [255:0] data_split_V_1_131_fu_1317_p3;
reg   [255:0] data_split_V_1_118_fu_192;
wire   [255:0] data_split_V_1_130_fu_1309_p3;
reg   [255:0] data_split_V_1_119_fu_196;
wire   [255:0] data_split_V_1_128_fu_1564_p3;
reg   [255:0] data_split_V_1_120_fu_200;
wire   [255:0] data_split_V_1_127_fu_1556_p3;
reg   [255:0] data_split_V_1_121_fu_212;
wire   [255:0] data_split_V_1_125_fu_1889_p3;
reg   [255:0] data_split_V_1_122_fu_216;
wire   [255:0] data_split_V_1_124_fu_1881_p3;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] xor_ln17103_fu_753_p2;
wire   [5:0] p_shl_fu_765_p3;
wire   [5:0] zext_ln886_13_fu_791_p1;
wire   [2:0] trunc_ln17125_fu_824_p1;
wire   [6:0] zext_ln17125_fu_860_p1;
wire   [6:0] add_ln17125_fu_864_p2;
wire   [0:0] empty_fu_886_p1;
wire   [0:0] xor_ln17151_fu_902_p2;
wire   [0:0] icmp_ln890_1423_fu_914_p2;
wire   [0:0] icmp_ln890_1424_fu_926_p2;
wire   [0:0] and_ln17151_2_fu_932_p2;
wire   [0:0] xor_ln17157_fu_952_p2;
wire   [0:0] and_ln17151_fu_908_p2;
wire   [0:0] or_ln17157_1_fu_958_p2;
wire   [0:0] and_ln17151_1_fu_920_p2;
wire   [5:0] select_ln17157_fu_944_p3;
wire   [0:0] and_ln17157_1_fu_970_p2;
wire   [0:0] or_ln17158_fu_982_p2;
wire   [0:0] or_ln17158_1_fu_988_p2;
wire   [5:0] add_ln691_1343_fu_976_p2;
wire   [0:0] empty_2507_fu_1002_p1;
wire   [0:0] and_ln17157_fu_964_p2;
wire   [3:0] tmp_542_fu_1032_p4;
wire   [3:0] tmp_541_fu_1022_p4;
wire   [3:0] select_ln17157_1_fu_1042_p3;
wire   [0:0] empty_2508_fu_1064_p1;
wire   [0:0] xor_ln17225_fu_1080_p2;
wire   [0:0] icmp_ln890_1420_fu_1092_p2;
wire   [0:0] icmp_ln890_1421_fu_1104_p2;
wire   [0:0] and_ln17225_2_fu_1110_p2;
wire   [0:0] xor_ln17231_fu_1130_p2;
wire   [0:0] and_ln17225_fu_1086_p2;
wire   [0:0] or_ln17231_1_fu_1136_p2;
wire   [0:0] and_ln17225_1_fu_1098_p2;
wire   [5:0] select_ln17231_fu_1122_p3;
wire   [0:0] and_ln17231_1_fu_1148_p2;
wire   [0:0] or_ln17232_fu_1160_p2;
wire   [0:0] or_ln17232_1_fu_1166_p2;
wire   [5:0] add_ln691_1342_fu_1154_p2;
wire   [0:0] empty_2509_fu_1180_p1;
wire   [0:0] and_ln17231_fu_1142_p2;
wire   [3:0] tmp_540_fu_1210_p4;
wire   [3:0] tmp_539_fu_1200_p4;
wire   [3:0] select_ln17231_1_fu_1220_p3;
wire   [0:0] xor_ln17258_fu_1236_p2;
wire   [0:0] icmp_ln878_28_fu_1279_p2;
wire   [511:0] select_ln17162_1_fu_1293_p3;
wire   [1:0] select_ln17162_fu_1285_p3;
wire   [0:0] trunc_ln17170_fu_1305_p1;
wire   [255:0] data_split_V_0_fu_1301_p1;
wire   [255:0] r_fu_1325_p4;
wire   [9:0] add_ln890_303_fu_1373_p2;
wire   [10:0] add_ln890_304_fu_1386_p2;
wire   [5:0] zext_ln886_fu_1411_p1;
wire   [2:0] trunc_ln17199_fu_1444_p1;
wire   [6:0] zext_ln17199_fu_1480_p1;
wire   [6:0] add_ln17199_fu_1484_p2;
wire   [0:0] icmp_ln878_fu_1527_p2;
wire   [511:0] select_ln17236_1_fu_1541_p3;
wire   [1:0] select_ln17236_fu_1533_p3;
wire   [0:0] trunc_ln17244_fu_1552_p1;
wire   [255:0] data_split_V_0_93_fu_1548_p1;
wire   [255:0] r_25_fu_1572_p4;
wire   [9:0] add_ln890_301_fu_1620_p2;
wire   [10:0] add_ln890_302_fu_1633_p2;
wire   [0:0] empty_2510_fu_1652_p1;
wire   [0:0] xor_ln17269_fu_1668_p2;
wire   [0:0] icmp_ln890_1412_fu_1680_p2;
wire   [0:0] icmp_ln890_1413_fu_1692_p2;
wire   [0:0] and_ln17269_2_fu_1698_p2;
wire   [0:0] xor_ln17275_fu_1718_p2;
wire   [0:0] and_ln17269_fu_1674_p2;
wire   [0:0] or_ln17275_1_fu_1724_p2;
wire   [0:0] and_ln17269_1_fu_1686_p2;
wire   [5:0] select_ln17275_fu_1710_p3;
wire   [0:0] and_ln17275_1_fu_1736_p2;
wire   [0:0] or_ln17276_fu_1748_p2;
wire   [0:0] or_ln17276_1_fu_1754_p2;
wire   [5:0] add_ln691_fu_1742_p2;
wire   [0:0] empty_2511_fu_1768_p1;
wire   [0:0] and_ln17275_fu_1730_p2;
wire   [3:0] tmp_538_fu_1798_p4;
wire   [3:0] tmp_fu_1788_p4;
wire   [3:0] select_ln17275_1_fu_1808_p3;
wire   [0:0] icmp_ln878305_fu_1851_p2;
wire   [511:0] select_ln17280_1_fu_1865_p3;
wire   [1:0] select_ln17280_fu_1857_p3;
wire   [0:0] trunc_ln17288_fu_1877_p1;
wire   [255:0] data_split_V_0_94_fu_1873_p1;
wire   [255:0] r_26_fu_1897_p4;
wire   [9:0] add_ln890_fu_1945_p2;
wire   [10:0] add_ln890_298_fu_1958_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .q0(local_C_ping_V_q0),
    .address1(local_C_ping_V_addr_29_reg_2281),
    .ce1(local_C_ping_V_ce1),
    .we1(local_C_ping_V_we1),
    .d1(fifo_C_C_IO_L2_in_0_x117_dout)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .q0(local_C_pong_V_q0),
    .address1(local_C_pong_V_addr_reg_2088),
    .ce1(local_C_pong_V_ce1),
    .we1(local_C_pong_V_we1),
    .d1(fifo_C_C_IO_L2_in_0_x117_dout)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln17269_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state12);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state23);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state29);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17103_reg_2013 == 1'd0) | ((icmp_ln17225_fu_1068_p2 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) | ((icmp_ln17151_fu_890_p2 == 1'd1) & (1'd0 == and_ln17103_reg_2017))))) begin
        arb_15_reg_329 <= arb_fu_1242_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        arb_15_reg_329 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17103_reg_2013 == 1'd0) | ((icmp_ln17225_fu_1068_p2 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) | ((icmp_ln17151_fu_890_p2 == 1'd1) & (1'd0 == and_ln17103_reg_2017))))) begin
        c1_V_reg_305 <= add_ln691_1344_fu_1247_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_305 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln17103_fu_759_p2) & (icmp_ln890_fu_727_p2 == 1'd0))) begin
        c3_55_reg_341 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1418_fu_812_p2 == 1'd1) & (icmp_ln17115_reg_2050 == 1'd0)) | ((icmp_ln890_1417_fu_836_p2 == 1'd1) & (icmp_ln17115_reg_2050 == 1'd1))))) begin
        c3_55_reg_341 <= c3_57_reg_2042;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd0) & (1'd1 == and_ln17103_fu_759_p2))) begin
        c3_reg_541 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1416_fu_1432_p2 == 1'd1) & (icmp_ln17189_reg_2243 == 1'd0)) | ((icmp_ln890_1415_fu_1456_p2 == 1'd1) & (icmp_ln17189_reg_2243 == 1'd1))))) begin
        c3_reg_541 <= c3_56_reg_2235;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1415_p2 == 1'd0) & (icmp_ln17184_fu_1399_p2 == 1'd0) & (icmp_ln17189_fu_1420_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_53_reg_552 <= 4'd0;
    end else if (((icmp_ln890_1427_fu_1468_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_53_reg_552 <= add_ln691_1349_reg_2247;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_13_fu_795_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln17110_fu_779_p2 == 1'd0) & (icmp_ln17115_fu_800_p2 == 1'd1))) begin
        c4_V_54_reg_363 <= 4'd0;
    end else if (((icmp_ln890_1429_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_54_reg_363 <= add_ln691_1353_reg_2062;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_13_fu_795_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln17110_fu_779_p2 == 1'd0) & (icmp_ln17115_fu_800_p2 == 1'd0))) begin
        c4_V_55_reg_352 <= 4'd0;
    end else if (((icmp_ln890_1430_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c4_V_55_reg_352 <= add_ln691_1355_reg_2054;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1415_p2 == 1'd0) & (icmp_ln17184_fu_1399_p2 == 1'd0) & (icmp_ln17189_fu_1420_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_563 <= 4'd0;
    end else if (((icmp_ln890_1426_fu_1494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_reg_563 <= add_ln691_1347_reg_2255;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1416_fu_1432_p2 == 1'd0) & (icmp_ln17189_reg_2243 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_101_reg_574 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_101_reg_574 <= add_ln691_1350_reg_2268;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1417_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17115_reg_2050 == 1'd1))) begin
        c5_V_102_reg_385 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_102_reg_385 <= add_ln691_1354_reg_2083;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1418_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17115_reg_2050 == 1'd0))) begin
        c5_V_103_reg_374 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_103_reg_374 <= add_ln691_1356_reg_2075;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1415_fu_1456_p2 == 1'd0) & (icmp_ln17189_reg_2243 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_reg_585 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_reg_585 <= add_ln691_1348_reg_2276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln17184_fu_1399_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_fu_1415_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        c6_V_155_reg_488 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c6_V_155_reg_488 <= select_ln890_499_reg_2164;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln17110_fu_779_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_13_fu_795_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        c6_V_156_reg_431 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c6_V_156_reg_431 <= select_ln890_500_reg_2125;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd1))) begin
        c6_V_reg_662 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c6_V_reg_662 <= select_ln890_reg_2372;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln17184_fu_1399_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_fu_1415_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        c7_V_93_reg_499 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c7_V_93_reg_499 <= add_ln691_1345_fu_1615_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln17110_fu_779_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_13_fu_795_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        c7_V_94_reg_442 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c7_V_94_reg_442 <= add_ln691_1351_fu_1368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd1))) begin
        c7_V_reg_673 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c7_V_reg_673 <= add_ln691_1340_fu_1940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln17184_fu_1399_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_fu_1415_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        indvar_flatten109_reg_464 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten109_reg_464 <= select_ln890_502_fu_1639_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln17184_fu_1399_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_fu_1415_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        indvar_flatten143_reg_453 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten143_reg_453 <= add_ln17225_reg_2135;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17103_reg_2013 == 1'd0) | ((icmp_ln17225_fu_1068_p2 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) | ((icmp_ln17151_fu_890_p2 == 1'd1) & (1'd0 == and_ln17103_reg_2017))))) begin
        indvar_flatten151_reg_294 <= add_ln890_300_reg_1995;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten151_reg_294 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1414_fu_1839_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten163_reg_684 <= add_ln890_299_fu_1833_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar_flatten163_reg_684 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd1))) begin
        indvar_flatten171_reg_650 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten171_reg_650 <= select_ln890_497_fu_1951_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd1))) begin
        indvar_flatten195_reg_638 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten195_reg_638 <= select_ln890_498_fu_1964_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd1))) begin
        indvar_flatten229_reg_627 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten229_reg_627 <= add_ln17269_reg_2343;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln17110_fu_779_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_13_fu_795_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        indvar_flatten31_reg_407 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten31_reg_407 <= select_ln890_504_fu_1392_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln17110_fu_779_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_13_fu_795_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        indvar_flatten65_reg_396 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten65_reg_396 <= add_ln17151_reg_2096;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1425_fu_1515_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten77_reg_596 <= add_ln890_305_fu_1509_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten77_reg_596 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln17110_fu_779_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_13_fu_795_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        indvar_flatten7_reg_419 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten7_reg_419 <= select_ln890_503_fu_1379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln17184_fu_1399_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1)) | ((icmp_ln886_fu_1415_p2 == 1'd1) & (or_ln17103_reg_2013 == 1'd1))))) begin
        indvar_flatten85_reg_476 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten85_reg_476 <= select_ln890_501_fu_1626_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1428_fu_1267_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_510 <= add_ln890_306_fu_1261_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten_reg_510 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17103_reg_2013 == 1'd0) | ((icmp_ln17225_fu_1068_p2 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) | ((icmp_ln17151_fu_890_p2 == 1'd1) & (1'd0 == and_ln17103_reg_2017))))) begin
        intra_trans_en_reg_316 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_316 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1425_reg_2305 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        n_V_15_reg_607 <= add_ln691_1346_reg_2314;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        n_V_15_reg_607 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1428_reg_2194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_V_16_reg_521 <= add_ln691_1352_reg_2203;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        n_V_16_reg_521 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1414_reg_2392 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        n_V_reg_695 <= add_ln691_1341_reg_2401;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        n_V_reg_695 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1425_fu_1515_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_31_reg_618 <= zext_ln1497_15_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_31_reg_618 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1414_fu_1839_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_Val2_32_reg_706 <= zext_ln1497_fu_1907_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Val2_32_reg_706 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1428_fu_1267_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_532 <= zext_ln1497_16_fu_1335_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_s_reg_532 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd0))) begin
        add_i_i780_cast_reg_2021[5 : 3] <= add_i_i780_cast_fu_773_p2[5 : 3];
        and_ln17103_reg_2017 <= and_ln17103_fu_759_p2;
        icmp_ln890303_reg_2003 <= icmp_ln890303_fu_733_p2;
        or_ln17103_reg_2013 <= or_ln17103_fu_747_p2;
        select_ln17103_reg_2008 <= select_ln17103_fu_739_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17103_reg_2013 == 1'd1) & (1'd0 == and_ln17103_reg_2017))) begin
        add_ln17151_reg_2096 <= add_ln17151_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17103_reg_2013 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) begin
        add_ln17225_reg_2135 <= add_ln17225_fu_1058_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln17269_reg_2343 <= add_ln17269_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1414_fu_1839_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln691_1341_reg_2401 <= add_ln691_1341_fu_1911_p2;
        data_split_V_1_121_fu_212 <= data_split_V_1_125_fu_1889_p3;
        data_split_V_1_122_fu_216 <= data_split_V_1_124_fu_1881_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1425_fu_1515_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_1346_reg_2314 <= add_ln691_1346_fu_1586_p2;
        data_split_V_1_119_fu_196 <= data_split_V_1_128_fu_1564_p3;
        data_split_V_1_120_fu_200 <= data_split_V_1_127_fu_1556_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17189_reg_2243 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_1347_reg_2255 <= add_ln691_1347_fu_1438_p2;
        tmp_625_cast_reg_2260[6 : 4] <= tmp_625_cast_fu_1448_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1348_reg_2276 <= add_ln691_1348_fu_1474_p2;
        local_C_ping_V_addr_29_reg_2281 <= zext_ln17199_1_fu_1489_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17189_reg_2243 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_1349_reg_2247 <= add_ln691_1349_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln691_1350_reg_2268 <= add_ln691_1350_fu_1462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1428_fu_1267_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln691_1352_reg_2203 <= add_ln691_1352_fu_1339_p2;
        data_split_V_1_118_fu_192 <= data_split_V_1_130_fu_1309_p3;
        data_split_V_1_fu_188 <= data_split_V_1_131_fu_1317_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17115_reg_2050 == 1'd1))) begin
        add_ln691_1353_reg_2062 <= add_ln691_1353_fu_818_p2;
        tmp_626_cast_reg_2067[6 : 4] <= tmp_626_cast_fu_828_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1354_reg_2083 <= add_ln691_1354_fu_854_p2;
        local_C_pong_V_addr_reg_2088 <= zext_ln17125_1_fu_869_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17115_reg_2050 == 1'd0))) begin
        add_ln691_1355_reg_2054 <= add_ln691_1355_fu_806_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1356_reg_2075 <= add_ln691_1356_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_300_reg_1995 <= add_ln890_300_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        c3_56_reg_2235 <= c3_56_fu_1405_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c3_57_reg_2042 <= c3_57_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_13_fu_795_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln17110_fu_779_p2 == 1'd0))) begin
        icmp_ln17115_reg_2050 <= icmp_ln17115_fu_800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1415_p2 == 1'd0) & (icmp_ln17184_fu_1399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln17189_reg_2243 <= icmp_ln17189_fu_1420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1414_fu_1839_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_25_reg_2406 <= icmp_ln878_25_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1425_fu_1515_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_26_reg_2319 <= icmp_ln878_26_fu_1592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1428_fu_1267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_27_reg_2208 <= icmp_ln878_27_fu_1345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17269_fu_1656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        icmp_ln890_1411_reg_2351 <= icmp_ln890_1411_fu_1662_p2;
        or_ln17275_reg_2356 <= or_ln17275_fu_1704_p2;
        select_ln17276_1_reg_2367 <= select_ln17276_1_fu_1772_p3;
        select_ln17276_2_reg_2377 <= select_ln17276_2_fu_1816_p3;
        select_ln17276_reg_2361 <= select_ln17276_fu_1760_p3;
        select_ln890_reg_2372 <= select_ln890_fu_1780_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln890_1414_reg_2392 <= icmp_ln890_1414_fu_1839_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17225_fu_1068_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17103_reg_2013 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) begin
        icmp_ln890_1419_reg_2143 <= icmp_ln890_1419_fu_1074_p2;
        or_ln17231_reg_2148 <= or_ln17231_fu_1116_p2;
        select_ln17232_1_reg_2159 <= select_ln17232_1_fu_1184_p3;
        select_ln17232_2_reg_2169 <= select_ln17232_2_fu_1228_p3;
        select_ln17232_reg_2153 <= select_ln17232_fu_1172_p3;
        select_ln890_499_reg_2164 <= select_ln890_499_fu_1192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17151_fu_890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17103_reg_2013 == 1'd1) & (1'd0 == and_ln17103_reg_2017))) begin
        icmp_ln890_1422_reg_2104 <= icmp_ln890_1422_fu_896_p2;
        or_ln17157_reg_2109 <= or_ln17157_fu_938_p2;
        select_ln17158_1_reg_2120 <= select_ln17158_1_fu_1006_p3;
        select_ln17158_2_reg_2130 <= select_ln17158_2_fu_1050_p3;
        select_ln17158_reg_2114 <= select_ln17158_fu_994_p3;
        select_ln890_500_reg_2125 <= select_ln890_500_fu_1014_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_1425_reg_2305 <= icmp_ln890_1425_fu_1515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_1428_reg_2194 <= icmp_ln890_1428_fu_1267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_V_73_reg_2294 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_715 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln878_27_fu_1345_p2 == 1'd1) & (icmp_ln890_1428_fu_1267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln17174_reg_2212 <= select_ln17174_fu_1351_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln878_26_fu_1592_p2 == 1'd1) & (icmp_ln890_1425_fu_1515_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln17248_reg_2323 <= select_ln17248_fu_1598_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln878_25_fu_1917_p2 == 1'd1) & (icmp_ln890_1414_fu_1839_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln17292_reg_2410 <= select_ln17292_fu_1923_p3;
    end
end

always @ (*) begin
    if ((icmp_ln890_1428_fu_1267_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1425_fu_1515_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1414_fu_1839_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17269_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln890_1425_reg_2305 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_15_phi_fu_611_p4 = add_ln691_1346_reg_2314;
    end else begin
        ap_phi_mux_n_V_15_phi_fu_611_p4 = n_V_15_reg_607;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1428_reg_2194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n_V_16_phi_fu_525_p4 = add_ln691_1352_reg_2203;
    end else begin
        ap_phi_mux_n_V_16_phi_fu_525_p4 = n_V_16_reg_521;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln890_1414_reg_2392 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_phi_fu_699_p4 = add_ln691_1341_reg_2401;
    end else begin
        ap_phi_mux_n_V_phi_fu_699_p4 = n_V_reg_695;
    end
end

always @ (*) begin
    if (((icmp_ln17269_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8))) begin
        fifo_C_C_IO_L2_in_0_x117_blk_n = fifo_C_C_IO_L2_in_0_x117_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_0_x117_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_0_x117_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_0_x117_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_C_C_IO_L2_in_1_x118_blk_n = fifo_C_C_IO_L2_in_1_x118_full_n;
    end else begin
        fifo_C_C_IO_L2_in_1_x118_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_1_x118_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_1_x118_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_25_reg_2406 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_26_reg_2319 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_27_reg_2208 == 1'd1)))) begin
        fifo_C_PE_0_0_x1101_blk_n = fifo_C_PE_0_0_x1101_full_n;
    end else begin
        fifo_C_PE_0_0_x1101_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_01001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_25_reg_2406 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        fifo_C_PE_0_0_x1101_din = select_ln17292_reg_2410;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_26_reg_2319 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        fifo_C_PE_0_0_x1101_din = select_ln17248_reg_2323;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_27_reg_2208 == 1'd1))) begin
        fifo_C_PE_0_0_x1101_din = select_ln17174_reg_2212;
    end else begin
        fifo_C_PE_0_0_x1101_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_25_reg_2406 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_26_reg_2319 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_27_reg_2208 == 1'd1)))) begin
        fifo_C_PE_0_0_x1101_write = 1'b1;
    end else begin
        fifo_C_PE_0_0_x1101_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        local_C_ping_V_address0 = tmp_s_fu_1824_p4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_C_ping_V_address0 = tmp_36_fu_1252_p4;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        local_C_ping_V_ce1 = 1'b1;
    end else begin
        local_C_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        local_C_ping_V_we1 = 1'b1;
    end else begin
        local_C_ping_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_ce1 = 1'b1;
    end else begin
        local_C_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_we1 = 1'b1;
    end else begin
        local_C_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_727_p2 == 1'd0) & (1'd1 == and_ln17103_fu_759_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln886_13_fu_795_p2 == 1'd1) | (icmp_ln17110_fu_779_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1418_fu_812_p2 == 1'd1) & (icmp_ln17115_reg_2050 == 1'd0)) | ((icmp_ln890_1417_fu_836_p2 == 1'd1) & (icmp_ln17115_reg_2050 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln890_1417_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17115_reg_2050 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1430_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln890_1429_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17103_reg_2013 == 1'd0) | ((icmp_ln17225_fu_1068_p2 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) | ((icmp_ln17151_fu_890_p2 == 1'd1) & (1'd0 == and_ln17103_reg_2017))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln17225_fu_1068_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17103_reg_2013 == 1'd1) & (1'd1 == and_ln17103_reg_2017))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1428_fu_1267_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1428_fu_1267_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln886_fu_1415_p2 == 1'd1) | (icmp_ln17184_fu_1399_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1416_fu_1432_p2 == 1'd1) & (icmp_ln17189_reg_2243 == 1'd0)) | ((icmp_ln890_1415_fu_1456_p2 == 1'd1) & (icmp_ln17189_reg_2243 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln890_1415_fu_1456_p2 == 1'd0) & (icmp_ln17189_reg_2243 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln890_1427_fu_1468_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1426_fu_1494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1425_fu_1515_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1425_fu_1515_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln17269_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1414_fu_1839_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1414_fu_1839_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_773_p2 = ($signed(6'd41) - $signed(p_shl_fu_765_p3));

assign add_ln17125_fu_864_p2 = (tmp_626_cast_reg_2067 + zext_ln17125_fu_860_p1);

assign add_ln17151_fu_880_p2 = (indvar_flatten65_reg_396 + 17'd1);

assign add_ln17199_fu_1484_p2 = (tmp_625_cast_reg_2260 + zext_ln17199_fu_1480_p1);

assign add_ln17225_fu_1058_p2 = (indvar_flatten143_reg_453 + 17'd1);

assign add_ln17269_fu_1646_p2 = (indvar_flatten229_reg_627 + 17'd1);

assign add_ln691_1340_fu_1940_p2 = (select_ln17276_reg_2361 + 4'd1);

assign add_ln691_1341_fu_1911_p2 = (select_ln17280_fu_1857_p3 + 2'd1);

assign add_ln691_1342_fu_1154_p2 = (select_ln17231_fu_1122_p3 + 6'd1);

assign add_ln691_1343_fu_976_p2 = (select_ln17157_fu_944_p3 + 6'd1);

assign add_ln691_1344_fu_1247_p2 = (select_ln17103_reg_2008 + 3'd1);

assign add_ln691_1345_fu_1615_p2 = (select_ln17232_reg_2153 + 4'd1);

assign add_ln691_1346_fu_1586_p2 = (select_ln17236_fu_1533_p3 + 2'd1);

assign add_ln691_1347_fu_1438_p2 = (c4_V_reg_563 + 4'd1);

assign add_ln691_1348_fu_1474_p2 = (c5_V_reg_585 + 5'd1);

assign add_ln691_1349_fu_1426_p2 = (c4_V_53_reg_552 + 4'd1);

assign add_ln691_1350_fu_1462_p2 = (c5_V_101_reg_574 + 5'd1);

assign add_ln691_1351_fu_1368_p2 = (select_ln17158_reg_2114 + 4'd1);

assign add_ln691_1352_fu_1339_p2 = (select_ln17162_fu_1285_p3 + 2'd1);

assign add_ln691_1353_fu_818_p2 = (c4_V_54_reg_363 + 4'd1);

assign add_ln691_1354_fu_854_p2 = (c5_V_102_reg_385 + 5'd1);

assign add_ln691_1355_fu_806_p2 = (c4_V_55_reg_352 + 4'd1);

assign add_ln691_1356_fu_842_p2 = (c5_V_103_reg_374 + 5'd1);

assign add_ln691_fu_1742_p2 = (select_ln17275_fu_1710_p3 + 6'd1);

assign add_ln890_298_fu_1958_p2 = (indvar_flatten195_reg_638 + 11'd1);

assign add_ln890_299_fu_1833_p2 = (indvar_flatten163_reg_684 + 6'd1);

assign add_ln890_300_fu_721_p2 = (indvar_flatten151_reg_294 + 5'd1);

assign add_ln890_301_fu_1620_p2 = (indvar_flatten85_reg_476 + 10'd1);

assign add_ln890_302_fu_1633_p2 = (indvar_flatten109_reg_464 + 11'd1);

assign add_ln890_303_fu_1373_p2 = (indvar_flatten7_reg_419 + 10'd1);

assign add_ln890_304_fu_1386_p2 = (indvar_flatten31_reg_407 + 11'd1);

assign add_ln890_305_fu_1509_p2 = (indvar_flatten77_reg_596 + 6'd1);

assign add_ln890_306_fu_1261_p2 = (indvar_flatten_reg_510 + 6'd1);

assign add_ln890_fu_1945_p2 = (indvar_flatten171_reg_650 + 10'd1);

assign and_ln17103_fu_759_p2 = (xor_ln17103_fu_753_p2 & arb_15_reg_329);

assign and_ln17151_1_fu_920_p2 = (xor_ln17151_fu_902_p2 & icmp_ln890_1423_fu_914_p2);

assign and_ln17151_2_fu_932_p2 = (xor_ln17151_fu_902_p2 & icmp_ln890_1424_fu_926_p2);

assign and_ln17151_fu_908_p2 = (xor_ln17151_fu_902_p2 & empty_fu_886_p1);

assign and_ln17157_1_fu_970_p2 = (or_ln17157_1_fu_958_p2 & and_ln17151_1_fu_920_p2);

assign and_ln17157_fu_964_p2 = (or_ln17157_1_fu_958_p2 & and_ln17151_fu_908_p2);

assign and_ln17225_1_fu_1098_p2 = (xor_ln17225_fu_1080_p2 & icmp_ln890_1420_fu_1092_p2);

assign and_ln17225_2_fu_1110_p2 = (xor_ln17225_fu_1080_p2 & icmp_ln890_1421_fu_1104_p2);

assign and_ln17225_fu_1086_p2 = (xor_ln17225_fu_1080_p2 & empty_2508_fu_1064_p1);

assign and_ln17231_1_fu_1148_p2 = (or_ln17231_1_fu_1136_p2 & and_ln17225_1_fu_1098_p2);

assign and_ln17231_fu_1142_p2 = (or_ln17231_1_fu_1136_p2 & and_ln17225_fu_1086_p2);

assign and_ln17269_1_fu_1686_p2 = (xor_ln17269_fu_1668_p2 & icmp_ln890_1412_fu_1680_p2);

assign and_ln17269_2_fu_1698_p2 = (xor_ln17269_fu_1668_p2 & icmp_ln890_1413_fu_1692_p2);

assign and_ln17269_fu_1674_p2 = (xor_ln17269_fu_1668_p2 & empty_2510_fu_1652_p1);

assign and_ln17275_1_fu_1736_p2 = (or_ln17275_1_fu_1724_p2 & and_ln17269_1_fu_1686_p2);

assign and_ln17275_fu_1730_p2 = (or_ln17275_1_fu_1724_p2 & and_ln17269_fu_1674_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_27_reg_2208 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_27_reg_2208 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_27_reg_2208 == 1'd1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_26_reg_2319 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_26_reg_2319 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_26_reg_2319 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_25_reg_2406 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_25_reg_2406 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_25_reg_2406 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter1 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_27_reg_2208 == 1'd1));
end

always @ (*) begin
    ap_block_state18 = ((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0));
end

assign ap_block_state23_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp1_stage0_iter1 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_26_reg_2319 == 1'd1));
end

assign ap_block_state29_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp2_stage0_iter1 = ((fifo_C_PE_0_0_x1101_full_n == 1'b0) & (icmp_ln878_25_reg_2406 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_C_C_IO_L2_in_1_x118_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x117_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign arb_fu_1242_p2 = (xor_ln17258_fu_1236_p2 | icmp_ln890303_reg_2003);

assign c3_56_fu_1405_p2 = (c3_reg_541 + 4'd1);

assign c3_57_fu_785_p2 = (c3_55_reg_341 + 4'd1);

assign data_split_V_0_93_fu_1548_p1 = select_ln17236_1_fu_1541_p3[255:0];

assign data_split_V_0_94_fu_1873_p1 = select_ln17280_1_fu_1865_p3[255:0];

assign data_split_V_0_fu_1301_p1 = select_ln17162_1_fu_1293_p3[255:0];

assign data_split_V_1_124_fu_1881_p3 = ((trunc_ln17288_fu_1877_p1[0:0] == 1'b1) ? data_split_V_0_94_fu_1873_p1 : data_split_V_1_122_fu_216);

assign data_split_V_1_125_fu_1889_p3 = ((trunc_ln17288_fu_1877_p1[0:0] == 1'b1) ? data_split_V_1_121_fu_212 : data_split_V_0_94_fu_1873_p1);

assign data_split_V_1_127_fu_1556_p3 = ((trunc_ln17244_fu_1552_p1[0:0] == 1'b1) ? data_split_V_0_93_fu_1548_p1 : data_split_V_1_120_fu_200);

assign data_split_V_1_128_fu_1564_p3 = ((trunc_ln17244_fu_1552_p1[0:0] == 1'b1) ? data_split_V_1_119_fu_196 : data_split_V_0_93_fu_1548_p1);

assign data_split_V_1_130_fu_1309_p3 = ((trunc_ln17170_fu_1305_p1[0:0] == 1'b1) ? data_split_V_0_fu_1301_p1 : data_split_V_1_118_fu_192);

assign data_split_V_1_131_fu_1317_p3 = ((trunc_ln17170_fu_1305_p1[0:0] == 1'b1) ? data_split_V_1_fu_188 : data_split_V_0_fu_1301_p1);

assign empty_2507_fu_1002_p1 = add_ln691_1343_fu_976_p2[0:0];

assign empty_2508_fu_1064_p1 = c6_V_155_reg_488[0:0];

assign empty_2509_fu_1180_p1 = add_ln691_1342_fu_1154_p2[0:0];

assign empty_2510_fu_1652_p1 = c6_V_reg_662[0:0];

assign empty_2511_fu_1768_p1 = add_ln691_fu_1742_p2[0:0];

assign empty_fu_886_p1 = c6_V_156_reg_431[0:0];

assign fifo_C_C_IO_L2_in_1_x118_din = fifo_C_C_IO_L2_in_0_x117_dout;

assign icmp_ln17110_fu_779_p2 = ((c3_55_reg_341 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln17115_fu_800_p2 = ((c3_55_reg_341 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln17151_fu_890_p2 = ((indvar_flatten65_reg_396 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17184_fu_1399_p2 = ((c3_reg_541 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln17189_fu_1420_p2 = ((c3_reg_541 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln17225_fu_1068_p2 = ((indvar_flatten143_reg_453 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17269_fu_1656_p2 = ((indvar_flatten229_reg_627 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln878305_fu_1851_p2 = ((ap_phi_mux_n_V_phi_fu_699_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_25_fu_1917_p2 = ((add_ln691_1341_fu_1911_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_26_fu_1592_p2 = ((add_ln691_1346_fu_1586_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_27_fu_1345_p2 = ((add_ln691_1352_fu_1339_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_28_fu_1279_p2 = ((ap_phi_mux_n_V_16_phi_fu_525_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1527_p2 = ((ap_phi_mux_n_V_15_phi_fu_611_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_13_fu_795_p2 = ((zext_ln886_13_fu_791_p1 > add_i_i780_cast_reg_2021) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1415_p2 = ((zext_ln886_fu_1411_p1 > add_i_i780_cast_reg_2021) ? 1'b1 : 1'b0);

assign icmp_ln890303_fu_733_p2 = ((c1_V_reg_305 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1411_fu_1662_p2 = ((indvar_flatten195_reg_638 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1412_fu_1680_p2 = ((c7_V_reg_673 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1413_fu_1692_p2 = ((indvar_flatten171_reg_650 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1414_fu_1839_p2 = ((indvar_flatten163_reg_684 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1415_fu_1456_p2 = ((c4_V_reg_563 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1416_fu_1432_p2 = ((c4_V_53_reg_552 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1417_fu_836_p2 = ((c4_V_54_reg_363 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1418_fu_812_p2 = ((c4_V_55_reg_352 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1419_fu_1074_p2 = ((indvar_flatten109_reg_464 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1420_fu_1092_p2 = ((c7_V_93_reg_499 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1421_fu_1104_p2 = ((indvar_flatten85_reg_476 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1422_fu_896_p2 = ((indvar_flatten31_reg_407 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1423_fu_914_p2 = ((c7_V_94_reg_442 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1424_fu_926_p2 = ((indvar_flatten7_reg_419 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1425_fu_1515_p2 = ((indvar_flatten77_reg_596 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1426_fu_1494_p2 = ((c5_V_reg_585 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1427_fu_1468_p2 = ((c5_V_101_reg_574 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1428_fu_1267_p2 = ((indvar_flatten_reg_510 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1429_fu_874_p2 = ((c5_V_102_reg_385 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1430_fu_848_p2 = ((c5_V_103_reg_374 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_727_p2 = ((indvar_flatten151_reg_294 == 5'd24) ? 1'b1 : 1'b0);

assign local_C_pong_V_address0 = tmp_35_fu_1500_p4;

assign or_ln17103_fu_747_p2 = (intra_trans_en_reg_316 | icmp_ln890303_fu_733_p2);

assign or_ln17157_1_fu_958_p2 = (xor_ln17157_fu_952_p2 | icmp_ln890_1422_fu_896_p2);

assign or_ln17157_fu_938_p2 = (icmp_ln890_1422_fu_896_p2 | and_ln17151_2_fu_932_p2);

assign or_ln17158_1_fu_988_p2 = (or_ln17158_fu_982_p2 | icmp_ln890_1422_fu_896_p2);

assign or_ln17158_fu_982_p2 = (and_ln17157_1_fu_970_p2 | and_ln17151_2_fu_932_p2);

assign or_ln17231_1_fu_1136_p2 = (xor_ln17231_fu_1130_p2 | icmp_ln890_1419_fu_1074_p2);

assign or_ln17231_fu_1116_p2 = (icmp_ln890_1419_fu_1074_p2 | and_ln17225_2_fu_1110_p2);

assign or_ln17232_1_fu_1166_p2 = (or_ln17232_fu_1160_p2 | icmp_ln890_1419_fu_1074_p2);

assign or_ln17232_fu_1160_p2 = (and_ln17231_1_fu_1148_p2 | and_ln17225_2_fu_1110_p2);

assign or_ln17275_1_fu_1724_p2 = (xor_ln17275_fu_1718_p2 | icmp_ln890_1411_fu_1662_p2);

assign or_ln17275_fu_1704_p2 = (icmp_ln890_1411_fu_1662_p2 | and_ln17269_2_fu_1698_p2);

assign or_ln17276_1_fu_1754_p2 = (or_ln17276_fu_1748_p2 | icmp_ln890_1411_fu_1662_p2);

assign or_ln17276_fu_1748_p2 = (and_ln17275_1_fu_1736_p2 | and_ln17269_2_fu_1698_p2);

assign p_shl_fu_765_p3 = {{select_ln17103_fu_739_p3}, {3'd0}};

assign r_25_fu_1572_p4 = {{select_ln17236_1_fu_1541_p3[511:256]}};

assign r_26_fu_1897_p4 = {{select_ln17280_1_fu_1865_p3[511:256]}};

assign r_fu_1325_p4 = {{select_ln17162_1_fu_1293_p3[511:256]}};

assign select_ln17103_fu_739_p3 = ((icmp_ln890303_fu_733_p2[0:0] == 1'b1) ? 3'd0 : c1_V_reg_305);

assign select_ln17157_1_fu_1042_p3 = ((or_ln17157_fu_938_p2[0:0] == 1'b1) ? 4'd0 : tmp_542_fu_1032_p4);

assign select_ln17157_fu_944_p3 = ((or_ln17157_fu_938_p2[0:0] == 1'b1) ? 6'd0 : c6_V_156_reg_431);

assign select_ln17158_1_fu_1006_p3 = ((and_ln17157_1_fu_970_p2[0:0] == 1'b1) ? empty_2507_fu_1002_p1 : and_ln17157_fu_964_p2);

assign select_ln17158_2_fu_1050_p3 = ((and_ln17157_1_fu_970_p2[0:0] == 1'b1) ? tmp_541_fu_1022_p4 : select_ln17157_1_fu_1042_p3);

assign select_ln17158_fu_994_p3 = ((or_ln17158_1_fu_988_p2[0:0] == 1'b1) ? 4'd0 : c7_V_94_reg_442);

assign select_ln17162_1_fu_1293_p3 = ((icmp_ln878_28_fu_1279_p2[0:0] == 1'b1) ? reg_715 : p_Val2_s_reg_532);

assign select_ln17162_fu_1285_p3 = ((icmp_ln878_28_fu_1279_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_16_phi_fu_525_p4);

assign select_ln17174_fu_1351_p3 = ((select_ln17158_1_reg_2120[0:0] == 1'b1) ? data_split_V_1_130_fu_1309_p3 : data_split_V_1_131_fu_1317_p3);

assign select_ln17231_1_fu_1220_p3 = ((or_ln17231_fu_1116_p2[0:0] == 1'b1) ? 4'd0 : tmp_540_fu_1210_p4);

assign select_ln17231_fu_1122_p3 = ((or_ln17231_fu_1116_p2[0:0] == 1'b1) ? 6'd0 : c6_V_155_reg_488);

assign select_ln17232_1_fu_1184_p3 = ((and_ln17231_1_fu_1148_p2[0:0] == 1'b1) ? empty_2509_fu_1180_p1 : and_ln17231_fu_1142_p2);

assign select_ln17232_2_fu_1228_p3 = ((and_ln17231_1_fu_1148_p2[0:0] == 1'b1) ? tmp_539_fu_1200_p4 : select_ln17231_1_fu_1220_p3);

assign select_ln17232_fu_1172_p3 = ((or_ln17232_1_fu_1166_p2[0:0] == 1'b1) ? 4'd0 : c7_V_93_reg_499);

assign select_ln17236_1_fu_1541_p3 = ((icmp_ln878_fu_1527_p2[0:0] == 1'b1) ? in_data_V_73_reg_2294 : p_Val2_31_reg_618);

assign select_ln17236_fu_1533_p3 = ((icmp_ln878_fu_1527_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_15_phi_fu_611_p4);

assign select_ln17248_fu_1598_p3 = ((select_ln17232_1_reg_2159[0:0] == 1'b1) ? data_split_V_1_127_fu_1556_p3 : data_split_V_1_128_fu_1564_p3);

assign select_ln17275_1_fu_1808_p3 = ((or_ln17275_fu_1704_p2[0:0] == 1'b1) ? 4'd0 : tmp_538_fu_1798_p4);

assign select_ln17275_fu_1710_p3 = ((or_ln17275_fu_1704_p2[0:0] == 1'b1) ? 6'd0 : c6_V_reg_662);

assign select_ln17276_1_fu_1772_p3 = ((and_ln17275_1_fu_1736_p2[0:0] == 1'b1) ? empty_2511_fu_1768_p1 : and_ln17275_fu_1730_p2);

assign select_ln17276_2_fu_1816_p3 = ((and_ln17275_1_fu_1736_p2[0:0] == 1'b1) ? tmp_fu_1788_p4 : select_ln17275_1_fu_1808_p3);

assign select_ln17276_fu_1760_p3 = ((or_ln17276_1_fu_1754_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_673);

assign select_ln17280_1_fu_1865_p3 = ((icmp_ln878305_fu_1851_p2[0:0] == 1'b1) ? reg_715 : p_Val2_32_reg_706);

assign select_ln17280_fu_1857_p3 = ((icmp_ln878305_fu_1851_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_phi_fu_699_p4);

assign select_ln17292_fu_1923_p3 = ((select_ln17276_1_reg_2367[0:0] == 1'b1) ? data_split_V_1_124_fu_1881_p3 : data_split_V_1_125_fu_1889_p3);

assign select_ln890_497_fu_1951_p3 = ((or_ln17275_reg_2356[0:0] == 1'b1) ? 10'd1 : add_ln890_fu_1945_p2);

assign select_ln890_498_fu_1964_p3 = ((icmp_ln890_1411_reg_2351[0:0] == 1'b1) ? 11'd1 : add_ln890_298_fu_1958_p2);

assign select_ln890_499_fu_1192_p3 = ((and_ln17231_1_fu_1148_p2[0:0] == 1'b1) ? add_ln691_1342_fu_1154_p2 : select_ln17231_fu_1122_p3);

assign select_ln890_500_fu_1014_p3 = ((and_ln17157_1_fu_970_p2[0:0] == 1'b1) ? add_ln691_1343_fu_976_p2 : select_ln17157_fu_944_p3);

assign select_ln890_501_fu_1626_p3 = ((or_ln17231_reg_2148[0:0] == 1'b1) ? 10'd1 : add_ln890_301_fu_1620_p2);

assign select_ln890_502_fu_1639_p3 = ((icmp_ln890_1419_reg_2143[0:0] == 1'b1) ? 11'd1 : add_ln890_302_fu_1633_p2);

assign select_ln890_503_fu_1379_p3 = ((or_ln17157_reg_2109[0:0] == 1'b1) ? 10'd1 : add_ln890_303_fu_1373_p2);

assign select_ln890_504_fu_1392_p3 = ((icmp_ln890_1422_reg_2104[0:0] == 1'b1) ? 11'd1 : add_ln890_304_fu_1386_p2);

assign select_ln890_fu_1780_p3 = ((and_ln17275_1_fu_1736_p2[0:0] == 1'b1) ? add_ln691_fu_1742_p2 : select_ln17275_fu_1710_p3);

assign tmp_35_fu_1500_p4 = {{{{56'd0}, {select_ln17232_reg_2153}}}, {select_ln17232_2_reg_2169}};

assign tmp_36_fu_1252_p4 = {{{{56'd0}, {select_ln17158_reg_2114}}}, {select_ln17158_2_reg_2130}};

assign tmp_538_fu_1798_p4 = {{c6_V_reg_662[4:1]}};

assign tmp_539_fu_1200_p4 = {{add_ln691_1342_fu_1154_p2[4:1]}};

assign tmp_540_fu_1210_p4 = {{c6_V_155_reg_488[4:1]}};

assign tmp_541_fu_1022_p4 = {{add_ln691_1343_fu_976_p2[4:1]}};

assign tmp_542_fu_1032_p4 = {{c6_V_156_reg_431[4:1]}};

assign tmp_625_cast_fu_1448_p3 = {{trunc_ln17199_fu_1444_p1}, {4'd0}};

assign tmp_626_cast_fu_828_p3 = {{trunc_ln17125_fu_824_p1}, {4'd0}};

assign tmp_fu_1788_p4 = {{add_ln691_fu_1742_p2[4:1]}};

assign tmp_s_fu_1824_p4 = {{{{56'd0}, {select_ln17276_reg_2361}}}, {select_ln17276_2_reg_2377}};

assign trunc_ln17125_fu_824_p1 = c4_V_54_reg_363[2:0];

assign trunc_ln17170_fu_1305_p1 = select_ln17162_fu_1285_p3[0:0];

assign trunc_ln17199_fu_1444_p1 = c4_V_reg_563[2:0];

assign trunc_ln17244_fu_1552_p1 = select_ln17236_fu_1533_p3[0:0];

assign trunc_ln17288_fu_1877_p1 = select_ln17280_fu_1857_p3[0:0];

assign xor_ln17103_fu_753_p2 = (icmp_ln890303_fu_733_p2 ^ 1'd1);

assign xor_ln17151_fu_902_p2 = (icmp_ln890_1422_fu_896_p2 ^ 1'd1);

assign xor_ln17157_fu_952_p2 = (icmp_ln890_1424_fu_926_p2 ^ 1'd1);

assign xor_ln17225_fu_1080_p2 = (icmp_ln890_1419_fu_1074_p2 ^ 1'd1);

assign xor_ln17231_fu_1130_p2 = (icmp_ln890_1421_fu_1104_p2 ^ 1'd1);

assign xor_ln17258_fu_1236_p2 = (arb_15_reg_329 ^ 1'd1);

assign xor_ln17269_fu_1668_p2 = (icmp_ln890_1411_fu_1662_p2 ^ 1'd1);

assign xor_ln17275_fu_1718_p2 = (icmp_ln890_1413_fu_1692_p2 ^ 1'd1);

assign zext_ln1497_15_fu_1582_p1 = r_25_fu_1572_p4;

assign zext_ln1497_16_fu_1335_p1 = r_fu_1325_p4;

assign zext_ln1497_fu_1907_p1 = r_26_fu_1897_p4;

assign zext_ln17125_1_fu_869_p1 = add_ln17125_fu_864_p2;

assign zext_ln17125_fu_860_p1 = c5_V_102_reg_385;

assign zext_ln17199_1_fu_1489_p1 = add_ln17199_fu_1484_p2;

assign zext_ln17199_fu_1480_p1 = c5_V_reg_585;

assign zext_ln886_13_fu_791_p1 = c3_55_reg_341;

assign zext_ln886_fu_1411_p1 = c3_reg_541;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_2021[2:0] <= 3'b001;
    tmp_626_cast_reg_2067[3:0] <= 4'b0000;
    tmp_625_cast_reg_2260[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_0_x1
