#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002265a71f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002265a75d9f0_0 .net "PC", 31 0, v000002265a757e20_0;  1 drivers
v000002265a75dd10_0 .var "clk", 0 0;
v000002265a75ddb0_0 .net "clkout", 0 0, L_000002265a796040;  1 drivers
v000002265a75c370_0 .net "cycles_consumed", 31 0, v000002265a75d4f0_0;  1 drivers
v000002265a75c410_0 .var "rst", 0 0;
S_000002265a71f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002265a71f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002265a731810 .param/l "RType" 0 4 2, C4<000000>;
P_000002265a731848 .param/l "add" 0 4 5, C4<100000>;
P_000002265a731880 .param/l "addi" 0 4 8, C4<001000>;
P_000002265a7318b8 .param/l "addu" 0 4 5, C4<100001>;
P_000002265a7318f0 .param/l "and_" 0 4 5, C4<100100>;
P_000002265a731928 .param/l "andi" 0 4 8, C4<001100>;
P_000002265a731960 .param/l "beq" 0 4 10, C4<000100>;
P_000002265a731998 .param/l "bne" 0 4 10, C4<000101>;
P_000002265a7319d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002265a731a08 .param/l "j" 0 4 12, C4<000010>;
P_000002265a731a40 .param/l "jal" 0 4 12, C4<000011>;
P_000002265a731a78 .param/l "jr" 0 4 6, C4<001000>;
P_000002265a731ab0 .param/l "lw" 0 4 8, C4<100011>;
P_000002265a731ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002265a731b20 .param/l "or_" 0 4 5, C4<100101>;
P_000002265a731b58 .param/l "ori" 0 4 8, C4<001101>;
P_000002265a731b90 .param/l "sgt" 0 4 6, C4<101011>;
P_000002265a731bc8 .param/l "sll" 0 4 6, C4<000000>;
P_000002265a731c00 .param/l "slt" 0 4 5, C4<101010>;
P_000002265a731c38 .param/l "slti" 0 4 8, C4<101010>;
P_000002265a731c70 .param/l "srl" 0 4 6, C4<000010>;
P_000002265a731ca8 .param/l "sub" 0 4 5, C4<100010>;
P_000002265a731ce0 .param/l "subu" 0 4 5, C4<100011>;
P_000002265a731d18 .param/l "sw" 0 4 8, C4<101011>;
P_000002265a731d50 .param/l "xor_" 0 4 5, C4<100110>;
P_000002265a731d88 .param/l "xori" 0 4 8, C4<001110>;
L_000002265a795ef0 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a7967b0 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a795fd0 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a796ba0 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a796430 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a796c10 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a7964a0 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a7960b0 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a796040 .functor OR 1, v000002265a75dd10_0, v000002265a726be0_0, C4<0>, C4<0>;
L_000002265a795e10 .functor OR 1, L_000002265a7dfc90, L_000002265a7e0a50, C4<0>, C4<0>;
L_000002265a796cf0 .functor AND 1, L_000002265a7df290, L_000002265a7df650, C4<1>, C4<1>;
L_000002265a795f60 .functor NOT 1, v000002265a75c410_0, C4<0>, C4<0>, C4<0>;
L_000002265a7963c0 .functor OR 1, L_000002265a7e0230, L_000002265a7df830, C4<0>, C4<0>;
L_000002265a796580 .functor OR 1, L_000002265a7963c0, L_000002265a7e0370, C4<0>, C4<0>;
L_000002265a796200 .functor OR 1, L_000002265a7e05f0, L_000002265a7f2110, C4<0>, C4<0>;
L_000002265a796900 .functor AND 1, L_000002265a7e0550, L_000002265a796200, C4<1>, C4<1>;
L_000002265a7966d0 .functor OR 1, L_000002265a7f1490, L_000002265a7f2390, C4<0>, C4<0>;
L_000002265a796270 .functor AND 1, L_000002265a7f2070, L_000002265a7966d0, C4<1>, C4<1>;
L_000002265a796820 .functor NOT 1, L_000002265a796040, C4<0>, C4<0>, C4<0>;
v000002265a756160_0 .net "ALUOp", 3 0, v000002265a726820_0;  1 drivers
v000002265a756200_0 .net "ALUResult", 31 0, v000002265a757b00_0;  1 drivers
v000002265a756340_0 .net "ALUSrc", 0 0, v000002265a7272c0_0;  1 drivers
v000002265a759430_0 .net "ALUin2", 31 0, L_000002265a7f2b10;  1 drivers
v000002265a7588f0_0 .net "MemReadEn", 0 0, v000002265a727360_0;  1 drivers
v000002265a7591b0_0 .net "MemWriteEn", 0 0, v000002265a728300_0;  1 drivers
v000002265a758990_0 .net "MemtoReg", 0 0, v000002265a7284e0_0;  1 drivers
v000002265a759070_0 .net "PC", 31 0, v000002265a757e20_0;  alias, 1 drivers
v000002265a759610_0 .net "PCPlus1", 31 0, L_000002265a7e0af0;  1 drivers
v000002265a7587b0_0 .net "PCsrc", 0 0, v000002265a756e80_0;  1 drivers
v000002265a7582b0_0 .net "RegDst", 0 0, v000002265a727d60_0;  1 drivers
v000002265a759c50_0 .net "RegWriteEn", 0 0, v000002265a7283a0_0;  1 drivers
v000002265a758e90_0 .net "WriteRegister", 4 0, L_000002265a7e0050;  1 drivers
v000002265a758530_0 .net *"_ivl_0", 0 0, L_000002265a795ef0;  1 drivers
L_000002265a796e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002265a7594d0_0 .net/2u *"_ivl_10", 4 0, L_000002265a796e20;  1 drivers
L_000002265a797210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a758a30_0 .net *"_ivl_101", 15 0, L_000002265a797210;  1 drivers
v000002265a7597f0_0 .net *"_ivl_102", 31 0, L_000002265a7deed0;  1 drivers
L_000002265a797258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a758c10_0 .net *"_ivl_105", 25 0, L_000002265a797258;  1 drivers
L_000002265a7972a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a759110_0 .net/2u *"_ivl_106", 31 0, L_000002265a7972a0;  1 drivers
v000002265a759bb0_0 .net *"_ivl_108", 0 0, L_000002265a7df290;  1 drivers
L_000002265a7972e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002265a758ad0_0 .net/2u *"_ivl_110", 5 0, L_000002265a7972e8;  1 drivers
v000002265a759250_0 .net *"_ivl_112", 0 0, L_000002265a7df650;  1 drivers
v000002265a758b70_0 .net *"_ivl_115", 0 0, L_000002265a796cf0;  1 drivers
v000002265a758cb0_0 .net *"_ivl_116", 47 0, L_000002265a7e0690;  1 drivers
L_000002265a797330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a758d50_0 .net *"_ivl_119", 15 0, L_000002265a797330;  1 drivers
L_000002265a796e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002265a758f30_0 .net/2u *"_ivl_12", 5 0, L_000002265a796e68;  1 drivers
v000002265a758350_0 .net *"_ivl_120", 47 0, L_000002265a7dfe70;  1 drivers
L_000002265a797378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a759a70_0 .net *"_ivl_123", 15 0, L_000002265a797378;  1 drivers
v000002265a758850_0 .net *"_ivl_125", 0 0, L_000002265a7df1f0;  1 drivers
v000002265a7583f0_0 .net *"_ivl_126", 31 0, L_000002265a7dfb50;  1 drivers
v000002265a7592f0_0 .net *"_ivl_128", 47 0, L_000002265a7def70;  1 drivers
v000002265a759570_0 .net *"_ivl_130", 47 0, L_000002265a7df010;  1 drivers
v000002265a759390_0 .net *"_ivl_132", 47 0, L_000002265a7e0730;  1 drivers
v000002265a7585d0_0 .net *"_ivl_134", 47 0, L_000002265a7dfdd0;  1 drivers
v000002265a758670_0 .net *"_ivl_14", 0 0, L_000002265a75c550;  1 drivers
v000002265a759b10_0 .net *"_ivl_140", 0 0, L_000002265a795f60;  1 drivers
L_000002265a797408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a7596b0_0 .net/2u *"_ivl_142", 31 0, L_000002265a797408;  1 drivers
L_000002265a7974e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002265a758df0_0 .net/2u *"_ivl_146", 5 0, L_000002265a7974e0;  1 drivers
v000002265a759750_0 .net *"_ivl_148", 0 0, L_000002265a7e0230;  1 drivers
L_000002265a797528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002265a759cf0_0 .net/2u *"_ivl_150", 5 0, L_000002265a797528;  1 drivers
v000002265a758fd0_0 .net *"_ivl_152", 0 0, L_000002265a7df830;  1 drivers
v000002265a759d90_0 .net *"_ivl_155", 0 0, L_000002265a7963c0;  1 drivers
L_000002265a797570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002265a759890_0 .net/2u *"_ivl_156", 5 0, L_000002265a797570;  1 drivers
v000002265a759930_0 .net *"_ivl_158", 0 0, L_000002265a7e0370;  1 drivers
L_000002265a796eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002265a7599d0_0 .net/2u *"_ivl_16", 4 0, L_000002265a796eb0;  1 drivers
v000002265a759e30_0 .net *"_ivl_161", 0 0, L_000002265a796580;  1 drivers
L_000002265a7975b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a757f90_0 .net/2u *"_ivl_162", 15 0, L_000002265a7975b8;  1 drivers
v000002265a758030_0 .net *"_ivl_164", 31 0, L_000002265a7e0410;  1 drivers
v000002265a758710_0 .net *"_ivl_167", 0 0, L_000002265a7e04b0;  1 drivers
v000002265a7580d0_0 .net *"_ivl_168", 15 0, L_000002265a7df8d0;  1 drivers
v000002265a758170_0 .net *"_ivl_170", 31 0, L_000002265a7df970;  1 drivers
v000002265a758210_0 .net *"_ivl_174", 31 0, L_000002265a7dfa10;  1 drivers
L_000002265a797600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a758490_0 .net *"_ivl_177", 25 0, L_000002265a797600;  1 drivers
L_000002265a797648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75a180_0 .net/2u *"_ivl_178", 31 0, L_000002265a797648;  1 drivers
v000002265a75b260_0 .net *"_ivl_180", 0 0, L_000002265a7e0550;  1 drivers
L_000002265a797690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002265a75a7c0_0 .net/2u *"_ivl_182", 5 0, L_000002265a797690;  1 drivers
v000002265a75a2c0_0 .net *"_ivl_184", 0 0, L_000002265a7e05f0;  1 drivers
L_000002265a7976d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002265a75b4e0_0 .net/2u *"_ivl_186", 5 0, L_000002265a7976d8;  1 drivers
v000002265a75b080_0 .net *"_ivl_188", 0 0, L_000002265a7f2110;  1 drivers
v000002265a75ad60_0 .net *"_ivl_19", 4 0, L_000002265a75c690;  1 drivers
v000002265a75aa40_0 .net *"_ivl_191", 0 0, L_000002265a796200;  1 drivers
v000002265a75a360_0 .net *"_ivl_193", 0 0, L_000002265a796900;  1 drivers
L_000002265a797720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002265a75aae0_0 .net/2u *"_ivl_194", 5 0, L_000002265a797720;  1 drivers
v000002265a75a860_0 .net *"_ivl_196", 0 0, L_000002265a7f2250;  1 drivers
L_000002265a797768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002265a75ab80_0 .net/2u *"_ivl_198", 31 0, L_000002265a797768;  1 drivers
L_000002265a796dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002265a75ae00_0 .net/2u *"_ivl_2", 5 0, L_000002265a796dd8;  1 drivers
v000002265a75a220_0 .net *"_ivl_20", 4 0, L_000002265a75c870;  1 drivers
v000002265a75ba80_0 .net *"_ivl_200", 31 0, L_000002265a7f15d0;  1 drivers
v000002265a75a040_0 .net *"_ivl_204", 31 0, L_000002265a7f13f0;  1 drivers
L_000002265a7977b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75b300_0 .net *"_ivl_207", 25 0, L_000002265a7977b0;  1 drivers
L_000002265a7977f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75b940_0 .net/2u *"_ivl_208", 31 0, L_000002265a7977f8;  1 drivers
v000002265a75a720_0 .net *"_ivl_210", 0 0, L_000002265a7f2070;  1 drivers
L_000002265a797840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002265a75a900_0 .net/2u *"_ivl_212", 5 0, L_000002265a797840;  1 drivers
v000002265a75b6c0_0 .net *"_ivl_214", 0 0, L_000002265a7f1490;  1 drivers
L_000002265a797888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002265a75b440_0 .net/2u *"_ivl_216", 5 0, L_000002265a797888;  1 drivers
v000002265a75a400_0 .net *"_ivl_218", 0 0, L_000002265a7f2390;  1 drivers
v000002265a75acc0_0 .net *"_ivl_221", 0 0, L_000002265a7966d0;  1 drivers
v000002265a75b760_0 .net *"_ivl_223", 0 0, L_000002265a796270;  1 drivers
L_000002265a7978d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002265a75bc60_0 .net/2u *"_ivl_224", 5 0, L_000002265a7978d0;  1 drivers
v000002265a75bda0_0 .net *"_ivl_226", 0 0, L_000002265a7f2430;  1 drivers
v000002265a75a540_0 .net *"_ivl_228", 31 0, L_000002265a7f1990;  1 drivers
v000002265a75bd00_0 .net *"_ivl_24", 0 0, L_000002265a795fd0;  1 drivers
L_000002265a796ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002265a75b580_0 .net/2u *"_ivl_26", 4 0, L_000002265a796ef8;  1 drivers
v000002265a75aea0_0 .net *"_ivl_29", 4 0, L_000002265a75c910;  1 drivers
v000002265a75a4a0_0 .net *"_ivl_32", 0 0, L_000002265a796ba0;  1 drivers
L_000002265a796f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002265a75be40_0 .net/2u *"_ivl_34", 4 0, L_000002265a796f40;  1 drivers
v000002265a759fa0_0 .net *"_ivl_37", 4 0, L_000002265a75ca50;  1 drivers
v000002265a75a5e0_0 .net *"_ivl_40", 0 0, L_000002265a796430;  1 drivers
L_000002265a796f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75af40_0 .net/2u *"_ivl_42", 15 0, L_000002265a796f88;  1 drivers
v000002265a75afe0_0 .net *"_ivl_45", 15 0, L_000002265a7dfd30;  1 drivers
v000002265a75b3a0_0 .net *"_ivl_48", 0 0, L_000002265a796c10;  1 drivers
v000002265a75a9a0_0 .net *"_ivl_5", 5 0, L_000002265a75c7d0;  1 drivers
L_000002265a796fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75ac20_0 .net/2u *"_ivl_50", 36 0, L_000002265a796fd0;  1 drivers
L_000002265a797018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75b620_0 .net/2u *"_ivl_52", 31 0, L_000002265a797018;  1 drivers
v000002265a75b120_0 .net *"_ivl_55", 4 0, L_000002265a7df3d0;  1 drivers
v000002265a75b800_0 .net *"_ivl_56", 36 0, L_000002265a7e09b0;  1 drivers
v000002265a75a0e0_0 .net *"_ivl_58", 36 0, L_000002265a7e0b90;  1 drivers
v000002265a75a680_0 .net *"_ivl_62", 0 0, L_000002265a7964a0;  1 drivers
L_000002265a797060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002265a75b9e0_0 .net/2u *"_ivl_64", 5 0, L_000002265a797060;  1 drivers
v000002265a75b8a0_0 .net *"_ivl_67", 5 0, L_000002265a7e00f0;  1 drivers
v000002265a75bb20_0 .net *"_ivl_70", 0 0, L_000002265a7960b0;  1 drivers
L_000002265a7970a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75b1c0_0 .net/2u *"_ivl_72", 57 0, L_000002265a7970a8;  1 drivers
L_000002265a7970f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a75bbc0_0 .net/2u *"_ivl_74", 31 0, L_000002265a7970f0;  1 drivers
v000002265a75d090_0 .net *"_ivl_77", 25 0, L_000002265a7e0c30;  1 drivers
v000002265a75c190_0 .net *"_ivl_78", 57 0, L_000002265a7e0190;  1 drivers
v000002265a75de50_0 .net *"_ivl_8", 0 0, L_000002265a7967b0;  1 drivers
v000002265a75cd70_0 .net *"_ivl_80", 57 0, L_000002265a7e0cd0;  1 drivers
L_000002265a797138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002265a75c230_0 .net/2u *"_ivl_84", 31 0, L_000002265a797138;  1 drivers
L_000002265a797180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002265a75da90_0 .net/2u *"_ivl_88", 5 0, L_000002265a797180;  1 drivers
v000002265a75c050_0 .net *"_ivl_90", 0 0, L_000002265a7dfc90;  1 drivers
L_000002265a7971c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002265a75cff0_0 .net/2u *"_ivl_92", 5 0, L_000002265a7971c8;  1 drivers
v000002265a75d3b0_0 .net *"_ivl_94", 0 0, L_000002265a7e0a50;  1 drivers
v000002265a75c2d0_0 .net *"_ivl_97", 0 0, L_000002265a795e10;  1 drivers
v000002265a75c730_0 .net *"_ivl_98", 47 0, L_000002265a7e0870;  1 drivers
v000002265a75db30_0 .net "adderResult", 31 0, L_000002265a7df150;  1 drivers
v000002265a75cb90_0 .net "address", 31 0, L_000002265a7df470;  1 drivers
v000002265a75d130_0 .net "clk", 0 0, L_000002265a796040;  alias, 1 drivers
v000002265a75d4f0_0 .var "cycles_consumed", 31 0;
v000002265a75d770_0 .net "extImm", 31 0, L_000002265a7e0910;  1 drivers
v000002265a75d590_0 .net "funct", 5 0, L_000002265a7dfbf0;  1 drivers
v000002265a75ce10_0 .net "hlt", 0 0, v000002265a726be0_0;  1 drivers
v000002265a75d950_0 .net "imm", 15 0, L_000002265a7dfab0;  1 drivers
v000002265a75d6d0_0 .net "immediate", 31 0, L_000002265a7f1a30;  1 drivers
v000002265a75dc70_0 .net "input_clk", 0 0, v000002265a75dd10_0;  1 drivers
v000002265a75cc30_0 .net "instruction", 31 0, L_000002265a7dffb0;  1 drivers
v000002265a75d1d0_0 .net "memoryReadData", 31 0, v000002265a757380_0;  1 drivers
v000002265a75cf50_0 .net "nextPC", 31 0, L_000002265a7df330;  1 drivers
v000002265a75d270_0 .net "opcode", 5 0, L_000002265a75c4b0;  1 drivers
v000002265a75ceb0_0 .net "rd", 4 0, L_000002265a75caf0;  1 drivers
v000002265a75c5f0_0 .net "readData1", 31 0, L_000002265a796740;  1 drivers
v000002265a75d310_0 .net "readData1_w", 31 0, L_000002265a7f1b70;  1 drivers
v000002265a75bfb0_0 .net "readData2", 31 0, L_000002265a796510;  1 drivers
v000002265a75d630_0 .net "rs", 4 0, L_000002265a75c9b0;  1 drivers
v000002265a75d8b0_0 .net "rst", 0 0, v000002265a75c410_0;  1 drivers
v000002265a75ccd0_0 .net "rt", 4 0, L_000002265a7dee30;  1 drivers
v000002265a75d450_0 .net "shamt", 31 0, L_000002265a7df0b0;  1 drivers
v000002265a75dbd0_0 .net "wire_instruction", 31 0, L_000002265a796120;  1 drivers
v000002265a75c0f0_0 .net "writeData", 31 0, L_000002265a7f1f30;  1 drivers
v000002265a75d810_0 .net "zero", 0 0, L_000002265a7f1530;  1 drivers
L_000002265a75c7d0 .part L_000002265a7dffb0, 26, 6;
L_000002265a75c4b0 .functor MUXZ 6, L_000002265a75c7d0, L_000002265a796dd8, L_000002265a795ef0, C4<>;
L_000002265a75c550 .cmp/eq 6, L_000002265a75c4b0, L_000002265a796e68;
L_000002265a75c690 .part L_000002265a7dffb0, 11, 5;
L_000002265a75c870 .functor MUXZ 5, L_000002265a75c690, L_000002265a796eb0, L_000002265a75c550, C4<>;
L_000002265a75caf0 .functor MUXZ 5, L_000002265a75c870, L_000002265a796e20, L_000002265a7967b0, C4<>;
L_000002265a75c910 .part L_000002265a7dffb0, 21, 5;
L_000002265a75c9b0 .functor MUXZ 5, L_000002265a75c910, L_000002265a796ef8, L_000002265a795fd0, C4<>;
L_000002265a75ca50 .part L_000002265a7dffb0, 16, 5;
L_000002265a7dee30 .functor MUXZ 5, L_000002265a75ca50, L_000002265a796f40, L_000002265a796ba0, C4<>;
L_000002265a7dfd30 .part L_000002265a7dffb0, 0, 16;
L_000002265a7dfab0 .functor MUXZ 16, L_000002265a7dfd30, L_000002265a796f88, L_000002265a796430, C4<>;
L_000002265a7df3d0 .part L_000002265a7dffb0, 6, 5;
L_000002265a7e09b0 .concat [ 5 32 0 0], L_000002265a7df3d0, L_000002265a797018;
L_000002265a7e0b90 .functor MUXZ 37, L_000002265a7e09b0, L_000002265a796fd0, L_000002265a796c10, C4<>;
L_000002265a7df0b0 .part L_000002265a7e0b90, 0, 32;
L_000002265a7e00f0 .part L_000002265a7dffb0, 0, 6;
L_000002265a7dfbf0 .functor MUXZ 6, L_000002265a7e00f0, L_000002265a797060, L_000002265a7964a0, C4<>;
L_000002265a7e0c30 .part L_000002265a7dffb0, 0, 26;
L_000002265a7e0190 .concat [ 26 32 0 0], L_000002265a7e0c30, L_000002265a7970f0;
L_000002265a7e0cd0 .functor MUXZ 58, L_000002265a7e0190, L_000002265a7970a8, L_000002265a7960b0, C4<>;
L_000002265a7df470 .part L_000002265a7e0cd0, 0, 32;
L_000002265a7e0af0 .arith/sum 32, v000002265a757e20_0, L_000002265a797138;
L_000002265a7dfc90 .cmp/eq 6, L_000002265a75c4b0, L_000002265a797180;
L_000002265a7e0a50 .cmp/eq 6, L_000002265a75c4b0, L_000002265a7971c8;
L_000002265a7e0870 .concat [ 32 16 0 0], L_000002265a7df470, L_000002265a797210;
L_000002265a7deed0 .concat [ 6 26 0 0], L_000002265a75c4b0, L_000002265a797258;
L_000002265a7df290 .cmp/eq 32, L_000002265a7deed0, L_000002265a7972a0;
L_000002265a7df650 .cmp/eq 6, L_000002265a7dfbf0, L_000002265a7972e8;
L_000002265a7e0690 .concat [ 32 16 0 0], L_000002265a796740, L_000002265a797330;
L_000002265a7dfe70 .concat [ 32 16 0 0], v000002265a757e20_0, L_000002265a797378;
L_000002265a7df1f0 .part L_000002265a7dfab0, 15, 1;
LS_000002265a7dfb50_0_0 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_4 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_8 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_12 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_16 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_20 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_24 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_0_28 .concat [ 1 1 1 1], L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0, L_000002265a7df1f0;
LS_000002265a7dfb50_1_0 .concat [ 4 4 4 4], LS_000002265a7dfb50_0_0, LS_000002265a7dfb50_0_4, LS_000002265a7dfb50_0_8, LS_000002265a7dfb50_0_12;
LS_000002265a7dfb50_1_4 .concat [ 4 4 4 4], LS_000002265a7dfb50_0_16, LS_000002265a7dfb50_0_20, LS_000002265a7dfb50_0_24, LS_000002265a7dfb50_0_28;
L_000002265a7dfb50 .concat [ 16 16 0 0], LS_000002265a7dfb50_1_0, LS_000002265a7dfb50_1_4;
L_000002265a7def70 .concat [ 16 32 0 0], L_000002265a7dfab0, L_000002265a7dfb50;
L_000002265a7df010 .arith/sum 48, L_000002265a7dfe70, L_000002265a7def70;
L_000002265a7e0730 .functor MUXZ 48, L_000002265a7df010, L_000002265a7e0690, L_000002265a796cf0, C4<>;
L_000002265a7dfdd0 .functor MUXZ 48, L_000002265a7e0730, L_000002265a7e0870, L_000002265a795e10, C4<>;
L_000002265a7df150 .part L_000002265a7dfdd0, 0, 32;
L_000002265a7df330 .functor MUXZ 32, L_000002265a7e0af0, L_000002265a7df150, v000002265a756e80_0, C4<>;
L_000002265a7dffb0 .functor MUXZ 32, L_000002265a796120, L_000002265a797408, L_000002265a795f60, C4<>;
L_000002265a7e0230 .cmp/eq 6, L_000002265a75c4b0, L_000002265a7974e0;
L_000002265a7df830 .cmp/eq 6, L_000002265a75c4b0, L_000002265a797528;
L_000002265a7e0370 .cmp/eq 6, L_000002265a75c4b0, L_000002265a797570;
L_000002265a7e0410 .concat [ 16 16 0 0], L_000002265a7dfab0, L_000002265a7975b8;
L_000002265a7e04b0 .part L_000002265a7dfab0, 15, 1;
LS_000002265a7df8d0_0_0 .concat [ 1 1 1 1], L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0;
LS_000002265a7df8d0_0_4 .concat [ 1 1 1 1], L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0;
LS_000002265a7df8d0_0_8 .concat [ 1 1 1 1], L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0;
LS_000002265a7df8d0_0_12 .concat [ 1 1 1 1], L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0, L_000002265a7e04b0;
L_000002265a7df8d0 .concat [ 4 4 4 4], LS_000002265a7df8d0_0_0, LS_000002265a7df8d0_0_4, LS_000002265a7df8d0_0_8, LS_000002265a7df8d0_0_12;
L_000002265a7df970 .concat [ 16 16 0 0], L_000002265a7dfab0, L_000002265a7df8d0;
L_000002265a7e0910 .functor MUXZ 32, L_000002265a7df970, L_000002265a7e0410, L_000002265a796580, C4<>;
L_000002265a7dfa10 .concat [ 6 26 0 0], L_000002265a75c4b0, L_000002265a797600;
L_000002265a7e0550 .cmp/eq 32, L_000002265a7dfa10, L_000002265a797648;
L_000002265a7e05f0 .cmp/eq 6, L_000002265a7dfbf0, L_000002265a797690;
L_000002265a7f2110 .cmp/eq 6, L_000002265a7dfbf0, L_000002265a7976d8;
L_000002265a7f2250 .cmp/eq 6, L_000002265a75c4b0, L_000002265a797720;
L_000002265a7f15d0 .functor MUXZ 32, L_000002265a7e0910, L_000002265a797768, L_000002265a7f2250, C4<>;
L_000002265a7f1a30 .functor MUXZ 32, L_000002265a7f15d0, L_000002265a7df0b0, L_000002265a796900, C4<>;
L_000002265a7f13f0 .concat [ 6 26 0 0], L_000002265a75c4b0, L_000002265a7977b0;
L_000002265a7f2070 .cmp/eq 32, L_000002265a7f13f0, L_000002265a7977f8;
L_000002265a7f1490 .cmp/eq 6, L_000002265a7dfbf0, L_000002265a797840;
L_000002265a7f2390 .cmp/eq 6, L_000002265a7dfbf0, L_000002265a797888;
L_000002265a7f2430 .cmp/eq 6, L_000002265a75c4b0, L_000002265a7978d0;
L_000002265a7f1990 .functor MUXZ 32, L_000002265a796740, v000002265a757e20_0, L_000002265a7f2430, C4<>;
L_000002265a7f1b70 .functor MUXZ 32, L_000002265a7f1990, L_000002265a796510, L_000002265a796270, C4<>;
S_000002265a71f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002265a714f50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002265a7965f0 .functor NOT 1, v000002265a7272c0_0, C4<0>, C4<0>, C4<0>;
v000002265a728120_0 .net *"_ivl_0", 0 0, L_000002265a7965f0;  1 drivers
v000002265a727b80_0 .net "in1", 31 0, L_000002265a796510;  alias, 1 drivers
v000002265a7274a0_0 .net "in2", 31 0, L_000002265a7f1a30;  alias, 1 drivers
v000002265a726f00_0 .net "out", 31 0, L_000002265a7f2b10;  alias, 1 drivers
v000002265a7281c0_0 .net "s", 0 0, v000002265a7272c0_0;  alias, 1 drivers
L_000002265a7f2b10 .functor MUXZ 32, L_000002265a7f1a30, L_000002265a796510, L_000002265a7965f0, C4<>;
S_000002265a730b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002265a790090 .param/l "RType" 0 4 2, C4<000000>;
P_000002265a7900c8 .param/l "add" 0 4 5, C4<100000>;
P_000002265a790100 .param/l "addi" 0 4 8, C4<001000>;
P_000002265a790138 .param/l "addu" 0 4 5, C4<100001>;
P_000002265a790170 .param/l "and_" 0 4 5, C4<100100>;
P_000002265a7901a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002265a7901e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002265a790218 .param/l "bne" 0 4 10, C4<000101>;
P_000002265a790250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002265a790288 .param/l "j" 0 4 12, C4<000010>;
P_000002265a7902c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002265a7902f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002265a790330 .param/l "lw" 0 4 8, C4<100011>;
P_000002265a790368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002265a7903a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002265a7903d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002265a790410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002265a790448 .param/l "sll" 0 4 6, C4<000000>;
P_000002265a790480 .param/l "slt" 0 4 5, C4<101010>;
P_000002265a7904b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002265a7904f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002265a790528 .param/l "sub" 0 4 5, C4<100010>;
P_000002265a790560 .param/l "subu" 0 4 5, C4<100011>;
P_000002265a790598 .param/l "sw" 0 4 8, C4<101011>;
P_000002265a7905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002265a790608 .param/l "xori" 0 4 8, C4<001110>;
v000002265a726820_0 .var "ALUOp", 3 0;
v000002265a7272c0_0 .var "ALUSrc", 0 0;
v000002265a727360_0 .var "MemReadEn", 0 0;
v000002265a728300_0 .var "MemWriteEn", 0 0;
v000002265a7284e0_0 .var "MemtoReg", 0 0;
v000002265a727d60_0 .var "RegDst", 0 0;
v000002265a7283a0_0 .var "RegWriteEn", 0 0;
v000002265a726fa0_0 .net "funct", 5 0, L_000002265a7dfbf0;  alias, 1 drivers
v000002265a726be0_0 .var "hlt", 0 0;
v000002265a727400_0 .net "opcode", 5 0, L_000002265a75c4b0;  alias, 1 drivers
v000002265a727540_0 .net "rst", 0 0, v000002265a75c410_0;  alias, 1 drivers
E_000002265a714bd0 .event anyedge, v000002265a727540_0, v000002265a727400_0, v000002265a726fa0_0;
S_000002265a730d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002265a715590 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002265a796120 .functor BUFZ 32, L_000002265a7df510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002265a7275e0_0 .net "Data_Out", 31 0, L_000002265a796120;  alias, 1 drivers
v000002265a726780 .array "InstMem", 0 1023, 31 0;
v000002265a727720_0 .net *"_ivl_0", 31 0, L_000002265a7df510;  1 drivers
v000002265a726c80_0 .net *"_ivl_3", 9 0, L_000002265a7df5b0;  1 drivers
v000002265a727ea0_0 .net *"_ivl_4", 11 0, L_000002265a7dff10;  1 drivers
L_000002265a7973c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002265a727e00_0 .net *"_ivl_7", 1 0, L_000002265a7973c0;  1 drivers
v000002265a7277c0_0 .net "addr", 31 0, v000002265a757e20_0;  alias, 1 drivers
v000002265a726a00_0 .var/i "i", 31 0;
L_000002265a7df510 .array/port v000002265a726780, L_000002265a7dff10;
L_000002265a7df5b0 .part v000002265a757e20_0, 0, 10;
L_000002265a7dff10 .concat [ 10 2 0 0], L_000002265a7df5b0, L_000002265a7973c0;
S_000002265a6c6550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002265a796740 .functor BUFZ 32, L_000002265a7e07d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002265a796510 .functor BUFZ 32, L_000002265a7e02d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002265a726960_0 .net *"_ivl_0", 31 0, L_000002265a7e07d0;  1 drivers
v000002265a726b40_0 .net *"_ivl_10", 6 0, L_000002265a7df790;  1 drivers
L_000002265a797498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002265a705b40_0 .net *"_ivl_13", 1 0, L_000002265a797498;  1 drivers
v000002265a705d20_0 .net *"_ivl_2", 6 0, L_000002265a7df6f0;  1 drivers
L_000002265a797450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002265a757740_0 .net *"_ivl_5", 1 0, L_000002265a797450;  1 drivers
v000002265a757100_0 .net *"_ivl_8", 31 0, L_000002265a7e02d0;  1 drivers
v000002265a7571a0_0 .net "clk", 0 0, L_000002265a796040;  alias, 1 drivers
v000002265a756520_0 .var/i "i", 31 0;
v000002265a756c00_0 .net "readData1", 31 0, L_000002265a796740;  alias, 1 drivers
v000002265a756020_0 .net "readData2", 31 0, L_000002265a796510;  alias, 1 drivers
v000002265a756ca0_0 .net "readRegister1", 4 0, L_000002265a75c9b0;  alias, 1 drivers
v000002265a757060_0 .net "readRegister2", 4 0, L_000002265a7dee30;  alias, 1 drivers
v000002265a757600 .array "registers", 31 0, 31 0;
v000002265a757920_0 .net "rst", 0 0, v000002265a75c410_0;  alias, 1 drivers
v000002265a7567a0_0 .net "we", 0 0, v000002265a7283a0_0;  alias, 1 drivers
v000002265a7562a0_0 .net "writeData", 31 0, L_000002265a7f1f30;  alias, 1 drivers
v000002265a756a20_0 .net "writeRegister", 4 0, L_000002265a7e0050;  alias, 1 drivers
E_000002265a715750/0 .event negedge, v000002265a727540_0;
E_000002265a715750/1 .event posedge, v000002265a7571a0_0;
E_000002265a715750 .event/or E_000002265a715750/0, E_000002265a715750/1;
L_000002265a7e07d0 .array/port v000002265a757600, L_000002265a7df6f0;
L_000002265a7df6f0 .concat [ 5 2 0 0], L_000002265a75c9b0, L_000002265a797450;
L_000002265a7e02d0 .array/port v000002265a757600, L_000002265a7df790;
L_000002265a7df790 .concat [ 5 2 0 0], L_000002265a7dee30, L_000002265a797498;
S_000002265a6c66e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002265a6c6550;
 .timescale 0 0;
v000002265a7279a0_0 .var/i "i", 31 0;
S_000002265a6569c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002265a715790 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002265a796190 .functor NOT 1, v000002265a727d60_0, C4<0>, C4<0>, C4<0>;
v000002265a7574c0_0 .net *"_ivl_0", 0 0, L_000002265a796190;  1 drivers
v000002265a756de0_0 .net "in1", 4 0, L_000002265a7dee30;  alias, 1 drivers
v000002265a756980_0 .net "in2", 4 0, L_000002265a75caf0;  alias, 1 drivers
v000002265a757880_0 .net "out", 4 0, L_000002265a7e0050;  alias, 1 drivers
v000002265a756d40_0 .net "s", 0 0, v000002265a727d60_0;  alias, 1 drivers
L_000002265a7e0050 .functor MUXZ 5, L_000002265a75caf0, L_000002265a7dee30, L_000002265a796190, C4<>;
S_000002265a656b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002265a716650 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002265a796890 .functor NOT 1, v000002265a7284e0_0, C4<0>, C4<0>, C4<0>;
v000002265a756ac0_0 .net *"_ivl_0", 0 0, L_000002265a796890;  1 drivers
v000002265a756480_0 .net "in1", 31 0, v000002265a757b00_0;  alias, 1 drivers
v000002265a7563e0_0 .net "in2", 31 0, v000002265a757380_0;  alias, 1 drivers
v000002265a757a60_0 .net "out", 31 0, L_000002265a7f1f30;  alias, 1 drivers
v000002265a756840_0 .net "s", 0 0, v000002265a7284e0_0;  alias, 1 drivers
L_000002265a7f1f30 .functor MUXZ 32, v000002265a757380_0, v000002265a757b00_0, L_000002265a796890, C4<>;
S_000002265a6c4c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002265a6c4d90 .param/l "ADD" 0 9 12, C4<0000>;
P_000002265a6c4dc8 .param/l "AND" 0 9 12, C4<0010>;
P_000002265a6c4e00 .param/l "NOR" 0 9 12, C4<0101>;
P_000002265a6c4e38 .param/l "OR" 0 9 12, C4<0011>;
P_000002265a6c4e70 .param/l "SGT" 0 9 12, C4<0111>;
P_000002265a6c4ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002265a6c4ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002265a6c4f18 .param/l "SRL" 0 9 12, C4<1001>;
P_000002265a6c4f50 .param/l "SUB" 0 9 12, C4<0001>;
P_000002265a6c4f88 .param/l "XOR" 0 9 12, C4<0100>;
P_000002265a6c4fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002265a6c4ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002265a797918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002265a757240_0 .net/2u *"_ivl_0", 31 0, L_000002265a797918;  1 drivers
v000002265a7565c0_0 .net "opSel", 3 0, v000002265a726820_0;  alias, 1 drivers
v000002265a757ba0_0 .net "operand1", 31 0, L_000002265a7f1b70;  alias, 1 drivers
v000002265a756660_0 .net "operand2", 31 0, L_000002265a7f2b10;  alias, 1 drivers
v000002265a757b00_0 .var "result", 31 0;
v000002265a7576a0_0 .net "zero", 0 0, L_000002265a7f1530;  alias, 1 drivers
E_000002265a716610 .event anyedge, v000002265a726820_0, v000002265a757ba0_0, v000002265a726f00_0;
L_000002265a7f1530 .cmp/eq 32, v000002265a757b00_0, L_000002265a797918;
S_000002265a6aed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002265a791660 .param/l "RType" 0 4 2, C4<000000>;
P_000002265a791698 .param/l "add" 0 4 5, C4<100000>;
P_000002265a7916d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002265a791708 .param/l "addu" 0 4 5, C4<100001>;
P_000002265a791740 .param/l "and_" 0 4 5, C4<100100>;
P_000002265a791778 .param/l "andi" 0 4 8, C4<001100>;
P_000002265a7917b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002265a7917e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002265a791820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002265a791858 .param/l "j" 0 4 12, C4<000010>;
P_000002265a791890 .param/l "jal" 0 4 12, C4<000011>;
P_000002265a7918c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002265a791900 .param/l "lw" 0 4 8, C4<100011>;
P_000002265a791938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002265a791970 .param/l "or_" 0 4 5, C4<100101>;
P_000002265a7919a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002265a7919e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002265a791a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002265a791a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002265a791a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002265a791ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002265a791af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002265a791b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002265a791b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002265a791ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002265a791bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002265a756e80_0 .var "PCsrc", 0 0;
v000002265a756700_0 .net "funct", 5 0, L_000002265a7dfbf0;  alias, 1 drivers
v000002265a756b60_0 .net "opcode", 5 0, L_000002265a75c4b0;  alias, 1 drivers
v000002265a757420_0 .net "operand1", 31 0, L_000002265a796740;  alias, 1 drivers
v000002265a7577e0_0 .net "operand2", 31 0, L_000002265a7f2b10;  alias, 1 drivers
v000002265a7572e0_0 .net "rst", 0 0, v000002265a75c410_0;  alias, 1 drivers
E_000002265a716050/0 .event anyedge, v000002265a727540_0, v000002265a727400_0, v000002265a756c00_0, v000002265a726f00_0;
E_000002265a716050/1 .event anyedge, v000002265a726fa0_0;
E_000002265a716050 .event/or E_000002265a716050/0, E_000002265a716050/1;
S_000002265a6aef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002265a756f20 .array "DataMem", 0 1023, 31 0;
v000002265a7568e0_0 .net "address", 31 0, v000002265a757b00_0;  alias, 1 drivers
v000002265a7579c0_0 .net "clock", 0 0, L_000002265a796820;  1 drivers
v000002265a756fc0_0 .net "data", 31 0, L_000002265a796510;  alias, 1 drivers
v000002265a757c40_0 .var/i "i", 31 0;
v000002265a757380_0 .var "q", 31 0;
v000002265a757560_0 .net "rden", 0 0, v000002265a727360_0;  alias, 1 drivers
v000002265a757ce0_0 .net "wren", 0 0, v000002265a728300_0;  alias, 1 drivers
E_000002265a716290 .event posedge, v000002265a7579c0_0;
S_000002265a791c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002265a71f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002265a715f90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002265a757d80_0 .net "PCin", 31 0, L_000002265a7df330;  alias, 1 drivers
v000002265a757e20_0 .var "PCout", 31 0;
v000002265a755f80_0 .net "clk", 0 0, L_000002265a796040;  alias, 1 drivers
v000002265a7560c0_0 .net "rst", 0 0, v000002265a75c410_0;  alias, 1 drivers
    .scope S_000002265a6aed90;
T_0 ;
    %wait E_000002265a716050;
    %load/vec4 v000002265a7572e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002265a756e80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002265a756b60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002265a757420_0;
    %load/vec4 v000002265a7577e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002265a756b60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002265a757420_0;
    %load/vec4 v000002265a7577e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002265a756b60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002265a756b60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002265a756b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002265a756700_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002265a756e80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002265a791c20;
T_1 ;
    %wait E_000002265a715750;
    %load/vec4 v000002265a7560c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002265a757e20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002265a757d80_0;
    %assign/vec4 v000002265a757e20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002265a730d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002265a726a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002265a726a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002265a726a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %load/vec4 v000002265a726a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002265a726a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a726780, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002265a730b80;
T_3 ;
    %wait E_000002265a714bd0;
    %load/vec4 v000002265a727540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002265a726be0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002265a726820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002265a728300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002265a7284e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002265a727360_0, 0;
    %assign/vec4 v000002265a727d60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002265a726be0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002265a726820_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002265a7272c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002265a7283a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002265a728300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002265a7284e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002265a727360_0, 0, 1;
    %store/vec4 v000002265a727d60_0, 0, 1;
    %load/vec4 v000002265a727400_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a726be0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a727d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %load/vec4 v000002265a726fa0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a727d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002265a727d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a727360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7283a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7284e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a728300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002265a7272c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002265a726820_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002265a6c6550;
T_4 ;
    %wait E_000002265a715750;
    %fork t_1, S_000002265a6c66e0;
    %jmp t_0;
    .scope S_000002265a6c66e0;
t_1 ;
    %load/vec4 v000002265a757920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002265a7279a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002265a7279a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002265a7279a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a757600, 0, 4;
    %load/vec4 v000002265a7279a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002265a7279a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002265a7567a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002265a7562a0_0;
    %load/vec4 v000002265a756a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a757600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a757600, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002265a6c6550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002265a6c6550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002265a756520_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002265a756520_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002265a756520_0;
    %ix/getv/s 4, v000002265a756520_0;
    %load/vec4a v000002265a757600, 4;
    %ix/getv/s 4, v000002265a756520_0;
    %load/vec4a v000002265a757600, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002265a756520_0;
    %addi 1, 0, 32;
    %store/vec4 v000002265a756520_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002265a6c4c00;
T_6 ;
    %wait E_000002265a716610;
    %load/vec4 v000002265a7565c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %add;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %sub;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %and;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %or;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %xor;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %or;
    %inv;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002265a757ba0_0;
    %load/vec4 v000002265a756660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002265a756660_0;
    %load/vec4 v000002265a757ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002265a757ba0_0;
    %ix/getv 4, v000002265a756660_0;
    %shiftl 4;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002265a757ba0_0;
    %ix/getv 4, v000002265a756660_0;
    %shiftr 4;
    %assign/vec4 v000002265a757b00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002265a6aef20;
T_7 ;
    %wait E_000002265a716290;
    %load/vec4 v000002265a757560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002265a7568e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002265a756f20, 4;
    %assign/vec4 v000002265a757380_0, 0;
T_7.0 ;
    %load/vec4 v000002265a757ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002265a756fc0_0;
    %ix/getv 3, v000002265a7568e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a756f20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002265a6aef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002265a757c40_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002265a757c40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002265a757c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002265a756f20, 0, 4;
    %load/vec4 v000002265a757c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002265a757c40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002265a6aef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002265a757c40_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002265a757c40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002265a757c40_0;
    %load/vec4a v000002265a756f20, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002265a757c40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002265a757c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002265a757c40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002265a71f570;
T_10 ;
    %wait E_000002265a715750;
    %load/vec4 v000002265a75d8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002265a75d4f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002265a75d4f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002265a75d4f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002265a71f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002265a75dd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002265a75c410_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002265a71f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002265a75dd10_0;
    %inv;
    %assign/vec4 v000002265a75dd10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002265a71f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002265a75c410_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002265a75c410_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002265a75c370_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
